
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.195692                       # Number of seconds simulated
sim_ticks                                3195691700000                       # Number of ticks simulated
final_tick                               3195691700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1497012                       # Simulator instruction rate (inst/s)
host_op_rate                                  1704408                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2552648001                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879716                       # Number of bytes of host memory used
host_seconds                                  1251.91                       # Real time elapsed on the host
sim_insts                                  1874127340                       # Number of instructions simulated
sim_ops                                    2133769716                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              111                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          111                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       316096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        74816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        66368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        5008036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       39748592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        64512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        66560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1682592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       15703035                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        91392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        94336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      161912244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       67745815                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        29824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321159416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      112753923                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        74048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        71936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      482382548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      173604919                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        24704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        18304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640637920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      217646203                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        61376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        56896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      802077568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      281675035                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        74880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        78336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961694216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      335384476                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4622105434                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      5008036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1682592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    161912244                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321159416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    482382548                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640637920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    802077568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961694216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3376554540                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     96125248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     10911232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       107054908                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           86704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          621699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker         1008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker         1040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           26448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          245391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker         1428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40035666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13560436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker          383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker          466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80035664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26767608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker         1157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker         1124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120056012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40218817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160033240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53408458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200061502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66910831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker         1170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker         1224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240061274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80251955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1122401844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1501957                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       170488                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1677061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          98913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        23412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1567121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          12438181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        20187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        20828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            526519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4913814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        28599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        29520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50665790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          21199108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         7670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         9333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         100497622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          35283104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        23171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        22510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         150947774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          54324677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         7730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         5728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         200469251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          68106133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        19206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        17804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         250987155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          88142118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        23432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        24513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         300934604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         104948946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1446355239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1567121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       526519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50665790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    100497622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    150947774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    200469251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    250987155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    300934604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1056595835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        30079638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3414357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               13                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33499761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        30079638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3513270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        23412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1567121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         12443834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        20187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        20828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           526519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4913831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        28599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        29520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50665790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         21199125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         7670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         9333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        100497622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         35283121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        23171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        22510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        150947774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         54324694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         7730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         5728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        200469251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         68106150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        19206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        17804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        250987155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         88142135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        23432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        24513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        300934604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        104948959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1479855000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3088976468750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    106711020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        208726755120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        208726755120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69130271745                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69130271745                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1856771895750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1856771895750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2134628922615                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2134628922615                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1140616766                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1140616784                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             49766                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            49766                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4164336                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          299204                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        212805                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         512009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2340701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2340701                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7048078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5098418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       149746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       395658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3595944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2663856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       109308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       234264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     83668064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29709097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       135654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       308650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    161979222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     54586441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       145190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       278272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    243798534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     82490169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       214742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       479884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    321294278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    107767551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        51778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       130872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    402922868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    135820471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       110832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       242504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    483003618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    162406201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       100314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       262450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2291202928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    224997176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    186639989                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       299492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       791316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    115059408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94975306                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       218616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       468528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    277006948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    164846025                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       271308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       617300                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    382211304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    152527867                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       290380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       556544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    600350148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    251275516                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       429484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       959768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    679926736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    252909640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side       103556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       261744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    891672496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    357222926                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       221664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       485008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1053887736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    408257114                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       200628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       524900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6100466571                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181530                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27564089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.006481                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              27385437     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::48                178652      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27564089                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121281237                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121281255                       # Transaction distribution
system.membus.trans_dist::WriteReq              49766                       # Transaction distribution
system.membus.trans_dist::WriteResp             49766                       # Transaction distribution
system.membus.trans_dist::Writeback           1501957                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       170488                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       170488                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           304616                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         209495                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          141156                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1302729                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1178658                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       357304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       357304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       157530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        42352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2247084337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2247284397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2247641701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11433728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11433728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       192677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        84704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4717933014                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4718210751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4729644479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4522147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4522147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4522147                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      8                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      371712                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           314                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2439                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   10911232                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3180                       # Number of DMA write transactions.
system.l2.tags.replacements                   2185884                       # number of replacements
system.l2.tags.tagsinuse                 32130.098219                       # Cycle average of tags in use
system.l2.tags.total_refs                    14514652                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2185884                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.640175                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17232.168440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.258722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.450127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4905.862160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4345.781370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.234912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.339974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       532.054847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3463.685240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.293441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.493366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       116.778906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        80.293482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.348190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.395304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        30.316065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        20.765324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     2.344326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.711759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        92.574774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        87.510942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.709364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.172127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       406.774313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        77.909838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.271193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.281090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       437.648282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       155.416354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.271631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.324604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        77.889203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        52.768547                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.525884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.149715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.132623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.105703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.002825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.013356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.004743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.002377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.001610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980533                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6317                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001373                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.920441                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 211688100                       # Number of tag accesses
system.l2.tags.data_accesses                211688100                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        147965                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         54301                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3437330                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              823035                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker         81561                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         35523                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             1771512                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              447220                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        106604                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         43679                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             1798354                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              614455                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker        119809                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         61490                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              953935                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              254991                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker        206788                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         92323                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1843243                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              527897                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker         48534                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         17242                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              613887                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              225732                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker         84753                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         36596                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1399920                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              460842                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker         99334                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         34517                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             1440523                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              450281                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18334176                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4164336                       # number of Writeback hits
system.l2.Writeback_hits::total               4164336                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             3403                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             3757                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             1382                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             2524                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1041                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             3779                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             2324                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                21650                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            932                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            382                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            474                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            367                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            415                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            415                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3310                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            196107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            114860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            188623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             71041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            120580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             73516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            128327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            117856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1010910                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         147965                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          54301                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3437330                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1019142                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          81561                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          35523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              1771512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               562080                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         106604                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          43679                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              1798354                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               803078                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker         119809                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          61490                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               953935                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               326032                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker         206788                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          92323                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1843243                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               648477                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker          48534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          17242                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               613887                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               299248                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker          84753                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          36596                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1399920                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               589169                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker          99334                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          34517                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              1440523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               568137                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19345086                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        147965                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         54301                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3437330                       # number of overall hits
system.l2.overall_hits::cpu0.data             1019142                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         81561                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         35523                       # number of overall hits
system.l2.overall_hits::cpu1.inst             1771512                       # number of overall hits
system.l2.overall_hits::cpu1.data              562080                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        106604                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         43679                       # number of overall hits
system.l2.overall_hits::cpu2.inst             1798354                       # number of overall hits
system.l2.overall_hits::cpu2.data              803078                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker        119809                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         61490                       # number of overall hits
system.l2.overall_hits::cpu3.inst              953935                       # number of overall hits
system.l2.overall_hits::cpu3.data              326032                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker        206788                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         92323                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1843243                       # number of overall hits
system.l2.overall_hits::cpu4.data              648477                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker         48534                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         17242                       # number of overall hits
system.l2.overall_hits::cpu5.inst              613887                       # number of overall hits
system.l2.overall_hits::cpu5.data              299248                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker         84753                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         36596                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1399920                       # number of overall hits
system.l2.overall_hits::cpu6.data              589169                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker         99334                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         34517                       # number of overall hits
system.l2.overall_hits::cpu7.inst             1440523                       # number of overall hits
system.l2.overall_hits::cpu7.data              568137                       # number of overall hits
system.l2.overall_hits::total                19345086                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1169                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1037                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             77687                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            268741                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker         1008                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker         1040                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             26280                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             86635                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker         1428                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1474                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             29493                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             86358                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker          383                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker          466                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             16946                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             32791                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker         1157                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker         1124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             35975                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             90730                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          386                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          286                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              8416                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             20950                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          959                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          889                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             30526                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             84765                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker         1170                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker         1224                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             24152                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             89053                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1024698                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          18216                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          14151                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          16085                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           6916                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          10913                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           6492                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          13692                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          11811                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              98276                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3358                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         2783                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         1013                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         2043                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          452                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1893                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         2061                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            15818                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          357161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          162036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          143897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           63642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          124172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           47956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data          153498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data          153358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1205720                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1169                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1037                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              77687                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             625902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker         1008                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker         1040                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              26280                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             248671                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker         1428                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1474                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              29493                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             230255                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker          383                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker          466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              16946                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              96433                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker         1157                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker         1124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              35975                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             214902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          386                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          286                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               8416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              68906                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          959                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          889                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              30526                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             238263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker         1170                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker         1224                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              24152                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             242411                       # number of demand (read+write) misses
system.l2.demand_misses::total                2230418                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1169                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1037                       # number of overall misses
system.l2.overall_misses::cpu0.inst             77687                       # number of overall misses
system.l2.overall_misses::cpu0.data            625902                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker         1008                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker         1040                       # number of overall misses
system.l2.overall_misses::cpu1.inst             26280                       # number of overall misses
system.l2.overall_misses::cpu1.data            248671                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker         1428                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1474                       # number of overall misses
system.l2.overall_misses::cpu2.inst             29493                       # number of overall misses
system.l2.overall_misses::cpu2.data            230255                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker          383                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker          466                       # number of overall misses
system.l2.overall_misses::cpu3.inst             16946                       # number of overall misses
system.l2.overall_misses::cpu3.data             96433                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker         1157                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker         1124                       # number of overall misses
system.l2.overall_misses::cpu4.inst             35975                       # number of overall misses
system.l2.overall_misses::cpu4.data            214902                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          386                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          286                       # number of overall misses
system.l2.overall_misses::cpu5.inst              8416                       # number of overall misses
system.l2.overall_misses::cpu5.data             68906                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          959                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          889                       # number of overall misses
system.l2.overall_misses::cpu6.inst             30526                       # number of overall misses
system.l2.overall_misses::cpu6.data            238263                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker         1170                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker         1224                       # number of overall misses
system.l2.overall_misses::cpu7.inst             24152                       # number of overall misses
system.l2.overall_misses::cpu7.data            242411                       # number of overall misses
system.l2.overall_misses::total               2230418                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       149134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        55338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3515017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1091776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker        82569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        36563                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         1797792                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          533855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       108032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        45153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         1827847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          700813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker       120192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        61956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          970881                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          287782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker       207945                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        93447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1879218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          618627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker        48920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        17528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          622303                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          246682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker        85712                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        37485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1430446                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          545607                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker       100504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        35741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         1464675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          539334                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            19358874                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4164336                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4164336                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        21656                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        17554                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        19842                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         8298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        13437                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         7533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        17471                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        14135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           119926                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4290                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2689                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         1219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2410                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          571                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         2308                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        553268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        276896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        332520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        134683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        244752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data        121472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        281825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        271214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2216630                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       149134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        55338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3515017                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1645044                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        82569                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        36563                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          1797792                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           810751                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       108032                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        45153                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          1827847                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1033333                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker       120192                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        61956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           970881                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           422465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker       207945                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        93447                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1879218                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           863379                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker        48920                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        17528                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           622303                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           368154                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker        85712                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        37485                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1430446                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           827432                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker       100504                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        35741                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          1464675                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           810548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21575504                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       149134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        55338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3515017                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1645044                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        82569                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        36563                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         1797792                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          810751                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       108032                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        45153                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         1827847                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1033333                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker       120192                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        61956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          970881                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          422465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker       207945                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        93447                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1879218                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          863379                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker        48920                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        17528                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          622303                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          368154                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker        85712                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        37485                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1430446                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          827432                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker       100504                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        35741                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         1464675                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          810548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21575504                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007839                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.018739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.022101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.246150                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.012208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.028444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.014618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.162282                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.013218                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.032645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.123225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.003187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.007521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.017454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.113944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.005564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.012028                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.019144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.146663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.007890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.016317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.013524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.084927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.011189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.023716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.021340                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.155359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.011641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.034246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.016490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.165117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052932                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.841153                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.806141                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.810654                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.833454                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.812160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.861808                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.783699                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.835585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.819472                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.782751                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.879305                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.823726                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.831009                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.847718                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.791594                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.820191                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.832391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.826955                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.645548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.585187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.432747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.472532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.507338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.394791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.544657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.565450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.543943                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007839                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.018739                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.022101                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.380477                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.012208                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.028444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.014618                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.306717                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.013218                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.032645                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.222827                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.003187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.007521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.017454                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.228263                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.005564                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.012028                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.019144                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.248908                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.007890                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.016317                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.013524                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.187166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.011189                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.023716                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.021340                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.287955                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.011641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.034246                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.016490                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.299071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103377                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007839                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.018739                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.022101                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.380477                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.012208                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.028444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.014618                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.306717                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.013218                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.032645                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.222827                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.003187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.007521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.017454                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.228263                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.005564                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.012028                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.019144                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.248908                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.007890                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.016317                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.013524                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.187166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.011189                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.023716                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.021340                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.287955                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.011641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.034246                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.016490                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.299071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103377                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1501957                       # number of writebacks
system.l2.writebacks::total                   1501957                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                51573                       # Transaction distribution
system.iobus.trans_dist::ReadResp               51573                       # Transaction distribution
system.iobus.trans_dist::WriteReq              205844                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35356                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       170488                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        54404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       157530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       357304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       357304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  514834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        74746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        31420                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       192677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11301792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11301792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11494469                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    74697636                       # DTB read hits
system.cpu0.dtb.read_misses                    103347                       # DTB read misses
system.cpu0.dtb.write_hits                   52051512                       # DTB write hits
system.cpu0.dtb.write_misses                    11396                       # DTB write misses
system.cpu0.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   54765                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  7181                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1548                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                74800983                       # DTB read accesses
system.cpu0.dtb.write_accesses               52062908                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        126749148                       # DTB hits
system.cpu0.dtb.misses                         114743                       # DTB misses
system.cpu0.dtb.accesses                    126863891                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   339824312                       # ITB inst hits
system.cpu0.itb.inst_misses                     39725                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   29610                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               339864037                       # ITB inst accesses
system.cpu0.itb.hits                        339824312                       # DTB hits
system.cpu0.itb.misses                          39725                       # DTB misses
system.cpu0.itb.accesses                    339864037                       # DTB accesses
system.cpu0.numCycles                      6391387359                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  325176498                       # Number of instructions committed
system.cpu0.committedOps                    396617757                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            348962354                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 35655                       # Number of float alu accesses
system.cpu0.num_func_calls                   31290864                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     45519658                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   348962354                       # number of integer instructions
system.cpu0.num_fp_insts                        35655                       # number of float instructions
system.cpu0.num_int_register_reads          626975316                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         243090588                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               29669                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               6537                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1193046348                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          153411435                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    129679520                       # number of memory refs
system.cpu0.num_load_insts                   75504386                       # Number of load instructions
system.cpu0.num_store_insts                  54175134                       # Number of store instructions
system.cpu0.num_idle_cycles              5980073969.809375                       # Number of idle cycles
system.cpu0.num_busy_cycles              411313389.190625                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.064354                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.935646                       # Percentage of idle cycles
system.cpu0.Branches                         79579282                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2688      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                271712828     67.57%     67.57% # Class of executed instruction
system.cpu0.op_class::IntMult                  720725      0.18%     67.75% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  8      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 71      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 17      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  6      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14349      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.75% # Class of executed instruction
system.cpu0.op_class::MemRead                75504386     18.78%     86.53% # Class of executed instruction
system.cpu0.op_class::MemWrite               54175134     13.47%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 402130220                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3958                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3514496                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.714249                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          336312208                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3514496                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            95.692870                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.714249                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999442                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999442                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        683233291                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       683233291                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    336344120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      336344120                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    336344120                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       336344120                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    336344120                       # number of overall hits
system.cpu0.icache.overall_hits::total      336344120                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3515017                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3515017                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3515017                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3515017                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3515017                       # number of overall misses
system.cpu0.icache.overall_misses::total      3515017                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    339859137                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    339859137                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    339859137                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    339859137                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    339859137                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    339859137                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010343                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010343                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010343                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010343                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010343                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010343                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1664882                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          953.143761                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          124742241                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1664882                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            74.925575                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   953.143761                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.930804                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.930804                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        255346900                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       255346900                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     71703740                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       71703740                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     50353752                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      50353752                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       804029                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       804029                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1024313                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1024313                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       983701                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       983701                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    122057492                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       122057492                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    122861521                       # number of overall hits
system.cpu0.dcache.overall_hits::total      122861521                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       971702                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       971702                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       640174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       640174                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       231937                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       231937                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        15310                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15310                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        46116                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        46116                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1611876                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1611876                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1843813                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1843813                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     72675442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     72675442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     50993926                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     50993926                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1035966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1035966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1039623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1039623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1029817                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1029817                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    123669368                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    123669368                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    124705334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    124705334                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.013370                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013370                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.012554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012554                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.223885                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.223885                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.014726                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014726                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.044781                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044781                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013034                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013034                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014785                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014785                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1115196                       # number of writebacks
system.cpu0.dcache.writebacks::total          1115196                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    21867977                       # DTB read hits
system.cpu1.dtb.read_misses                     59235                       # DTB read misses
system.cpu1.dtb.write_hits                   19552287                       # DTB write hits
system.cpu1.dtb.write_misses                     9496                       # DTB write misses
system.cpu1.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   36859                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  4323                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1801                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                21927212                       # DTB read accesses
system.cpu1.dtb.write_accesses               19561783                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         41420264                       # DTB hits
system.cpu1.dtb.misses                          68731                       # DTB misses
system.cpu1.dtb.accesses                     41488995                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    94652002                       # ITB inst hits
system.cpu1.itb.inst_misses                     28916                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   20465                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                94680918                       # ITB inst accesses
system.cpu1.itb.hits                         94652002                       # DTB hits
system.cpu1.itb.misses                          28916                       # DTB misses
system.cpu1.itb.accesses                     94680918                       # DTB accesses
system.cpu1.numCycles                      6390097473                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   91229729                       # Number of instructions committed
system.cpu1.committedOps                    114656314                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            100939610                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 19963                       # Number of float alu accesses
system.cpu1.num_func_calls                    5175881                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     12216758                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   100939610                       # number of integer instructions
system.cpu1.num_fp_insts                        19963                       # number of float instructions
system.cpu1.num_int_register_reads          178248577                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          68276777                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               14906                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               5056                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           341211113                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           43424743                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     42589810                       # number of memory refs
system.cpu1.num_load_insts                   22272320                       # Number of load instructions
system.cpu1.num_store_insts                  20317490                       # Number of store instructions
system.cpu1.num_idle_cycles              6272014898.921599                       # Number of idle cycles
system.cpu1.num_busy_cycles              118082574.078401                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.018479                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.981521                       # Percentage of idle cycles
system.cpu1.Branches                         18426423                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  561      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 72266652     62.87%     62.87% # Class of executed instruction
system.cpu1.op_class::IntMult                   87400      0.08%     62.94% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              5995      0.01%     62.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.95% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.95% # Class of executed instruction
system.cpu1.op_class::MemRead                22272320     19.38%     82.32% # Class of executed instruction
system.cpu1.op_class::MemWrite               20317490     17.68%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 114950418                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4339                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          1797279                       # number of replacements
system.cpu1.icache.tags.tagsinuse          497.925214                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           92815468                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1797279                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            51.642215                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   497.925214                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.972510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        191150010                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       191150010                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     92878317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92878317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     92878317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92878317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     92878317                       # number of overall hits
system.cpu1.icache.overall_hits::total       92878317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      1797792                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1797792                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      1797792                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1797792                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      1797792                       # number of overall misses
system.cpu1.icache.overall_misses::total      1797792                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     94676109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     94676109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     94676109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     94676109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     94676109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     94676109                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.018989                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018989                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.018989                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018989                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.018989                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018989                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           852244                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.628020                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           40427304                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           852244                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            47.436302                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.628020                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891238                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891238                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          684                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         83921132                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        83921132                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     20533436                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20533436                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     18726950                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18726950                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       267646                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       267646                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       457558                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       457558                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       422147                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       422147                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     39260386                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39260386                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     39528032                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39528032                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       504784                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       504784                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       363955                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       363955                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       145535                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       145535                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        11452                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11452                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        43118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        43118                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       868739                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        868739                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1014274                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1014274                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     21038220                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21038220                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     19090905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19090905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       413181                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       413181                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       469010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       469010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       465265                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       465265                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     40129125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     40129125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     40542306                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     40542306                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023994                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023994                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.019064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019064                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.352231                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.352231                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.024417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.024417                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.092674                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.092674                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.021649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025018                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025018                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       515728                       # number of writebacks
system.cpu1.dcache.writebacks::total           515728                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    24013628                       # DTB read hits
system.cpu2.dtb.read_misses                     78494                       # DTB read misses
system.cpu2.dtb.write_hits                   20640750                       # DTB write hits
system.cpu2.dtb.write_misses                    11930                       # DTB write misses
system.cpu2.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   43531                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  5222                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     2003                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                24092122                       # DTB read accesses
system.cpu2.dtb.write_accesses               20652680                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         44654378                       # DTB hits
system.cpu2.dtb.misses                          90424                       # DTB misses
system.cpu2.dtb.accesses                     44744802                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   104120784                       # ITB inst hits
system.cpu2.itb.inst_misses                     35849                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   24740                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               104156633                       # ITB inst accesses
system.cpu2.itb.hits                        104120784                       # DTB hits
system.cpu2.itb.misses                          35849                       # DTB misses
system.cpu2.itb.accesses                    104156633                       # DTB accesses
system.cpu2.numCycles                      6391021367                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  139646466                       # Number of instructions committed
system.cpu2.committedOps                    164425009                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            135556034                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 30941                       # Number of float alu accesses
system.cpu2.num_func_calls                    5141659                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     27185235                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   135556034                       # number of integer instructions
system.cpu2.num_fp_insts                        30941                       # number of float instructions
system.cpu2.num_int_register_reads          244355287                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          86825105                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               23975                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               6946                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           489188838                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           89865109                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     59013115                       # number of memory refs
system.cpu2.num_load_insts                   37703242                       # Number of load instructions
system.cpu2.num_store_insts                  21309873                       # Number of store instructions
system.cpu2.num_idle_cycles              6222090236.451285                       # Number of idle cycles
system.cpu2.num_busy_cycles              168931130.548715                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.026433                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.973567                       # Percentage of idle cycles
system.cpu2.Branches                         33496443                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  874      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                105592257     64.11%     64.11% # Class of executed instruction
system.cpu2.op_class::IntMult                   82931      0.05%     64.17% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              4361      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.17% # Class of executed instruction
system.cpu2.op_class::MemRead                37703242     22.89%     87.06% # Class of executed instruction
system.cpu2.op_class::MemWrite               21309873     12.94%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 164693538                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2094                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1827335                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.084990                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          102278127                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1827335                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            55.971197                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.084990                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.963057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.963057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        210128497                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       210128497                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    102322478                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      102322478                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    102322478                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       102322478                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    102322478                       # number of overall hits
system.cpu2.icache.overall_hits::total      102322478                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      1827847                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1827847                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      1827847                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1827847                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      1827847                       # number of overall misses
system.cpu2.icache.overall_misses::total      1827847                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst    104150325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    104150325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    104150325                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    104150325                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    104150325                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    104150325                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.017550                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017550                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.017550                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017550                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.017550                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017550                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1063607                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          527.752610                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43513741                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1063607                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.911484                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   527.752610                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.515383                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.515383                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          931                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         90608872                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        90608872                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     22566412                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22566412                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     19790767                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      19790767                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       276815                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       276815                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       453954                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       453954                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       428741                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       428741                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     42357179                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42357179                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     42633994                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42633994                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       623561                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       623561                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       397221                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       397221                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       156030                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       156030                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         8760                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8760                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        31024                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        31024                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1020782                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1020782                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1176812                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1176812                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     23189973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     23189973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     20187988                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     20187988                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       432845                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       432845                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       462714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       462714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       459765                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       459765                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     43377961                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     43377961                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     43810806                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     43810806                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.026889                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026889                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.019676                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019676                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.360475                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.360475                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.018932                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018932                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.067478                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.067478                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.023532                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023532                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.026861                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026861                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       599819                       # number of writebacks
system.cpu2.dcache.writebacks::total           599819                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    21532646                       # DTB read hits
system.cpu3.dtb.read_misses                     69801                       # DTB read misses
system.cpu3.dtb.write_hits                   19233676                       # DTB write hits
system.cpu3.dtb.write_misses                     7974                       # DTB write misses
system.cpu3.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   37208                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  2693                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      773                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                21602447                       # DTB read accesses
system.cpu3.dtb.write_accesses               19241650                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         40766322                       # DTB hits
system.cpu3.dtb.misses                          77775                       # DTB misses
system.cpu3.dtb.accesses                     40844097                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    88499866                       # ITB inst hits
system.cpu3.itb.inst_misses                     37746                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   26028                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                88537612                       # ITB inst accesses
system.cpu3.itb.hits                         88499866                       # DTB hits
system.cpu3.itb.misses                          37746                       # DTB misses
system.cpu3.itb.accesses                     88537612                       # DTB accesses
system.cpu3.numCycles                      6388164949                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  162486720                       # Number of instructions committed
system.cpu3.committedOps                    186632717                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            148512447                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  9403                       # Number of float alu accesses
system.cpu3.num_func_calls                    5907301                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     37589453                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   148512447                       # number of integer instructions
system.cpu3.num_fp_insts                         9403                       # number of float instructions
system.cpu3.num_int_register_reads          267995216                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          90410748                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                5763                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               3634                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           553479261                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          121558238                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     68183358                       # number of memory refs
system.cpu3.num_load_insts                   48419698                       # Number of load instructions
system.cpu3.num_store_insts                  19763660                       # Number of store instructions
system.cpu3.num_idle_cycles              6195560095.452288                       # Number of idle cycles
system.cpu3.num_busy_cycles              192604853.547712                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.030150                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.969850                       # Percentage of idle cycles
system.cpu3.Branches                         45322074                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  316      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                118498975     63.46%     63.46% # Class of executed instruction
system.cpu3.op_class::IntMult                   34027      0.02%     63.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              1641      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.48% # Class of executed instruction
system.cpu3.op_class::MemRead                48419698     25.93%     89.42% # Class of executed instruction
system.cpu3.op_class::MemWrite               19763660     10.58%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 186718317                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1303                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           970369                       # number of replacements
system.cpu3.icache.tags.tagsinuse          462.040290                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           87505593                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           970369                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            90.177647                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   462.040290                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.902422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.902422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        178040915                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       178040915                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     87564136                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       87564136                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     87564136                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        87564136                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     87564136                       # number of overall hits
system.cpu3.icache.overall_hits::total       87564136                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       970881                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       970881                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       970881                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        970881                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       970881                       # number of overall misses
system.cpu3.icache.overall_misses::total       970881                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     88535017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     88535017                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     88535017                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     88535017                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     88535017                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     88535017                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.010966                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010966                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.010966                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010966                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.010966                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010966                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           431193                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          298.119653                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           40270662                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           431193                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            93.393589                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   298.119653                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.291132                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.291132                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          862                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         82144636                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        82144636                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     20854673                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20854673                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     18803666                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18803666                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       145912                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       145912                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       274833                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       274833                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       266372                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       266372                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     39658339                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39658339                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     39804251                       # number of overall hits
system.cpu3.dcache.overall_hits::total       39804251                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       261451                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       261451                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       159314                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       159314                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        59612                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        59612                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         3203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3203                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        10417                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        10417                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       420765                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        420765                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       480377                       # number of overall misses
system.cpu3.dcache.overall_misses::total       480377                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     21116124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     21116124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     18962980                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18962980                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       205524                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       205524                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       278036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       278036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       276789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       276789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     40079104                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     40079104                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     40284628                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     40284628                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.012382                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012382                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.008401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008401                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.290049                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.290049                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.011520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.011520                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.037635                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037635                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.010498                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010498                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.011925                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       250397                       # number of writebacks
system.cpu3.dcache.writebacks::total           250397                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    29066381                       # DTB read hits
system.cpu4.dtb.read_misses                    119901                       # DTB read misses
system.cpu4.dtb.write_hits                   25652122                       # DTB write hits
system.cpu4.dtb.write_misses                    14777                       # DTB write misses
system.cpu4.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   42559                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  4590                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     2045                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                29186282                       # DTB read accesses
system.cpu4.dtb.write_accesses               25666899                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         54718503                       # DTB hits
system.cpu4.dtb.misses                         134678                       # DTB misses
system.cpu4.dtb.accesses                     54853181                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   119426207                       # ITB inst hits
system.cpu4.itb.inst_misses                     55433                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   26951                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               119481640                       # ITB inst accesses
system.cpu4.itb.hits                        119426207                       # DTB hits
system.cpu4.itb.misses                          55433                       # DTB misses
system.cpu4.itb.accesses                    119481640                       # DTB accesses
system.cpu4.numCycles                      6386148589                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  233049721                       # Number of instructions committed
system.cpu4.committedOps                    265293116                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            209071826                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 15940                       # Number of float alu accesses
system.cpu4.num_func_calls                    7492565                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     55682438                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   209071826                       # number of integer instructions
system.cpu4.num_fp_insts                        15940                       # number of float instructions
system.cpu4.num_int_register_reads          381512138                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         126558546                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               11890                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               4054                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           787476909                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          175858676                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     95931383                       # number of memory refs
system.cpu4.num_load_insts                   69453441                       # Number of load instructions
system.cpu4.num_store_insts                  26477942                       # Number of store instructions
system.cpu4.num_idle_cycles              6114626589.221345                       # Number of idle cycles
system.cpu4.num_busy_cycles              271521999.778655                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.042517                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.957483                       # Percentage of idle cycles
system.cpu4.Branches                         65335057                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  442      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                169503225     63.84%     63.84% # Class of executed instruction
system.cpu4.op_class::IntMult                   59848      0.02%     63.87% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  1      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  2      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  1      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              3767      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     63.87% # Class of executed instruction
system.cpu4.op_class::MemRead                69453441     26.16%     90.03% # Class of executed instruction
system.cpu4.op_class::MemWrite               26477942      9.97%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 265498669                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1865                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1878706                       # number of replacements
system.cpu4.icache.tags.tagsinuse          485.648600                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          117539718                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1878706                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.564189                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   485.648600                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.948532                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.948532                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        240835158                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       240835158                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst    117598752                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      117598752                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst    117598752                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       117598752                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst    117598752                       # number of overall hits
system.cpu4.icache.overall_hits::total      117598752                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1879218                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1879218                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1879218                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1879218                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1879218                       # number of overall misses
system.cpu4.icache.overall_misses::total      1879218                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst    119477970                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    119477970                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst    119477970                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    119477970                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst    119477970                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    119477970                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015729                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015729                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015729                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015729                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015729                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015729                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           874309                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          651.115040                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           53723538                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           874309                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            61.446855                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   651.115040                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.635855                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.635855                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          681                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          680                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        110628295                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       110628295                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data     27836528                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       27836528                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     24960209                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      24960209                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       247661                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       247661                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       413249                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       413249                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       394567                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       394567                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     52796737                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        52796737                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     53044398                       # number of overall hits
system.cpu4.dcache.overall_hits::total       53044398                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       566020                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       566020                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       285056                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       285056                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       110363                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       110363                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         8360                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         8360                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        22923                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        22923                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       851076                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        851076                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       961439                       # number of overall misses
system.cpu4.dcache.overall_misses::total       961439                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     28402548                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     28402548                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     25245265                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     25245265                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       358024                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       358024                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       421609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       421609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       417490                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       417490                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     53647813                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     53647813                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     54005837                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     54005837                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.019928                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019928                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.011291                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011291                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.308256                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.308256                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.019829                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.019829                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.054907                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.054907                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.015864                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.015864                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.017803                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017803                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       487231                       # number of writebacks
system.cpu4.dcache.writebacks::total           487231                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    34827592                       # DTB read hits
system.cpu5.dtb.read_misses                     31370                       # DTB read misses
system.cpu5.dtb.write_hits                    9274516                       # DTB write hits
system.cpu5.dtb.write_misses                     6045                       # DTB write misses
system.cpu5.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   25400                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  2346                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      662                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                34858962                       # DTB read accesses
system.cpu5.dtb.write_accesses                9280561                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         44102108                       # DTB hits
system.cpu5.dtb.misses                          37415                       # DTB misses
system.cpu5.dtb.accesses                     44139523                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   157889800                       # ITB inst hits
system.cpu5.itb.inst_misses                     13742                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   10647                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               157903542                       # ITB inst accesses
system.cpu5.itb.hits                        157889800                       # DTB hits
system.cpu5.itb.misses                          13742                       # DTB misses
system.cpu5.itb.accesses                    157903542                       # DTB accesses
system.cpu5.numCycles                      6391238693                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  308413893                       # Number of instructions committed
system.cpu5.committedOps                    347310717                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            269639274                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 15254                       # Number of float alu accesses
system.cpu5.num_func_calls                   12725938                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     82370485                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   269639274                       # number of integer instructions
system.cpu5.num_fp_insts                        15254                       # number of float instructions
system.cpu5.num_int_register_reads          442285977                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         167169492                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               12935                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2456                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1022464165                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          266912569                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     97826709                       # number of memory refs
system.cpu5.num_load_insts                   88302346                       # Number of load instructions
system.cpu5.num_store_insts                   9524363                       # Number of store instructions
system.cpu5.num_idle_cycles              6034421865.655419                       # Number of idle cycles
system.cpu5.num_busy_cycles              356816827.344581                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.055829                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.944171                       # Percentage of idle cycles
system.cpu5.Branches                        101186318                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  348      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                249618472     71.84%     71.84% # Class of executed instruction
system.cpu5.op_class::IntMult                   29285      0.01%     71.85% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  1      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                 27      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                 36      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  4      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              2344      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                13      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     71.85% # Class of executed instruction
system.cpu5.op_class::MemRead                88302346     25.41%     97.26% # Class of executed instruction
system.cpu5.op_class::MemWrite                9524363      2.74%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 347477239                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     770                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           621791                       # number of replacements
system.cpu5.icache.tags.tagsinuse          484.830897                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          157214004                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           621791                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           252.840591                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   484.830897                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.946935                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.946935                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        316424577                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       316424577                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst    157278834                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      157278834                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst    157278834                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       157278834                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst    157278834                       # number of overall hits
system.cpu5.icache.overall_hits::total      157278834                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       622303                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       622303                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       622303                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        622303                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       622303                       # number of overall misses
system.cpu5.icache.overall_misses::total       622303                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst    157901137                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    157901137                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst    157901137                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    157901137                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst    157901137                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    157901137                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.003941                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003941                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.003941                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003941                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.003941                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003941                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           375925                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          629.737665                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           43659864                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           375925                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           116.139826                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   629.737665                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.614978                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.614978                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          894                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          594                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         88676106                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        88676106                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data     34300585                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       34300585                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      8990168                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8990168                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       138115                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       138115                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       139210                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       139210                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data       130856                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       130856                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     43290753                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        43290753                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     43428868                       # number of overall hits
system.cpu5.dcache.overall_hits::total       43428868                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       216332                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       216332                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       148080                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       148080                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        59321                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        59321                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         2097                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         2097                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         9161                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         9161                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       364412                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        364412                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       423733                       # number of overall misses
system.cpu5.dcache.overall_misses::total       423733                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data     34516917                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     34516917                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      9138248                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      9138248                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       197436                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       197436                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       141307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       141307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       140017                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       140017                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     43655165                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     43655165                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     43852601                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     43852601                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.006267                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.006267                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.016204                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016204                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.300457                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.300457                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.014840                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.014840                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.065428                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.065428                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.008348                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008348                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.009663                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009663                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       209491                       # number of writebacks
system.cpu5.dcache.writebacks::total           209491                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    23635173                       # DTB read hits
system.cpu6.dtb.read_misses                     61646                       # DTB read misses
system.cpu6.dtb.write_hits                   18086415                       # DTB write hits
system.cpu6.dtb.write_misses                    10149                       # DTB write misses
system.cpu6.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   39675                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4904                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1923                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                23696819                       # DTB read accesses
system.cpu6.dtb.write_accesses               18096564                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         41721588                       # DTB hits
system.cpu6.dtb.misses                          71795                       # DTB misses
system.cpu6.dtb.accesses                     41793383                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   102329692                       # ITB inst hits
system.cpu6.itb.inst_misses                     29441                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   21397                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               102359133                       # ITB inst accesses
system.cpu6.itb.hits                        102329692                       # DTB hits
system.cpu6.itb.misses                          29441                       # DTB misses
system.cpu6.itb.accesses                    102359133                       # DTB accesses
system.cpu6.numCycles                      6391385581                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  297375402                       # Number of instructions committed
system.cpu6.committedOps                    322250562                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            240333480                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 21287                       # Number of float alu accesses
system.cpu6.num_func_calls                    5431943                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     81148777                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   240333480                       # number of integer instructions
system.cpu6.num_fp_insts                        21287                       # number of float instructions
system.cpu6.num_int_register_reads          448928724                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         139369718                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               15002                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               6258                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           961041673                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          252471867                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    109288844                       # number of memory refs
system.cpu6.num_load_insts                   90619949                       # Number of load instructions
system.cpu6.num_store_insts                  18668895                       # Number of store instructions
system.cpu6.num_idle_cycles              6064120836.514098                       # Number of idle cycles
system.cpu6.num_busy_cycles              327264744.485903                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.051204                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.948796                       # Percentage of idle cycles
system.cpu6.Branches                         88293080                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  723      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                213080544     66.07%     66.07% # Class of executed instruction
system.cpu6.op_class::IntMult                  125937      0.04%     66.11% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              4107      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     66.11% # Class of executed instruction
system.cpu6.op_class::MemRead                90619949     28.10%     94.21% # Class of executed instruction
system.cpu6.op_class::MemWrite               18668895      5.79%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 322500155                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    2180                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1429934                       # number of replacements
system.cpu6.icache.tags.tagsinuse          483.305878                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          100543782                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1429934                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            70.313582                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   483.305878                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.943957                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.943957                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        206139194                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       206139194                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    100923928                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      100923928                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    100923928                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       100923928                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    100923928                       # number of overall hits
system.cpu6.icache.overall_hits::total      100923928                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1430446                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1430446                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1430446                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1430446                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1430446                       # number of overall misses
system.cpu6.icache.overall_misses::total      1430446                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst    102354374                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    102354374                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst    102354374                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    102354374                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst    102354374                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    102354374                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.013975                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.013975                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.013975                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.013975                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.013975                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.013975                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           843452                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          527.582165                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           40828084                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           843452                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            48.405937                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   527.582165                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.515217                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.515217                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1005                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         84484836                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        84484836                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data     22446970                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       22446970                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     17378136                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17378136                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       245786                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       245786                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       375327                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       375327                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       354530                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       354530                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     39825106                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        39825106                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     40070892                       # number of overall hits
system.cpu6.dcache.overall_hits::total       40070892                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       473762                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       473762                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       333798                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       333798                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       141725                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       141725                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         7740                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7740                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        25335                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        25335                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       807560                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        807560                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       949285                       # number of overall misses
system.cpu6.dcache.overall_misses::total       949285                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data     22920732                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     22920732                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     17711934                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17711934                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       387511                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       387511                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       383067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       383067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       379865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       379865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     40632666                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     40632666                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     41020177                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     41020177                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.020670                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.020670                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.018846                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.018846                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.365732                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.365732                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.020205                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.020205                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.066695                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.066695                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.019875                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019875                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.023142                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.023142                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       495531                       # number of writebacks
system.cpu6.dcache.writebacks::total           495531                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    18292969                       # DTB read hits
system.cpu7.dtb.read_misses                     66621                       # DTB read misses
system.cpu7.dtb.write_hits                   16437404                       # DTB write hits
system.cpu7.dtb.write_misses                    10343                       # DTB write misses
system.cpu7.dtb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   35618                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  4297                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     1759                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                18359590                       # DTB read accesses
system.cpu7.dtb.write_accesses               16447747                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         34730373                       # DTB hits
system.cpu7.dtb.misses                          76964                       # DTB misses
system.cpu7.dtb.accesses                     34807337                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    80207856                       # ITB inst hits
system.cpu7.itb.inst_misses                     26585                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        1221                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   25984                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   20124                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                80234441                       # ITB inst accesses
system.cpu7.itb.hits                         80207856                       # DTB hits
system.cpu7.itb.misses                          26585                       # DTB misses
system.cpu7.itb.accesses                     80234441                       # DTB accesses
system.cpu7.numCycles                      6391385143                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  316748911                       # Number of instructions committed
system.cpu7.committedOps                    336583524                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            244729383                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 24675                       # Number of float alu accesses
system.cpu7.num_func_calls                    4170484                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     90593267                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   244729383                       # number of integer instructions
system.cpu7.num_fp_insts                        24675                       # number of float instructions
system.cpu7.num_int_register_reads          468656193                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         137080341                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               18844                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               5830                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          1007325328                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          278390828                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    115568035                       # number of memory refs
system.cpu7.num_load_insts                   98577180                       # Number of load instructions
system.cpu7.num_store_insts                  16990855                       # Number of store instructions
system.cpu7.num_idle_cycles              6051279449.205598                       # Number of idle cycles
system.cpu7.num_busy_cycles              340105693.794402                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.053213                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.946787                       # Percentage of idle cycles
system.cpu7.Branches                         95717116                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  581      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                221188295     65.67%     65.67% # Class of executed instruction
system.cpu7.op_class::IntMult                   74526      0.02%     65.69% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              3177      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.69% # Class of executed instruction
system.cpu7.op_class::MemRead                98577180     29.27%     94.96% # Class of executed instruction
system.cpu7.op_class::MemWrite               16990855      5.04%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 336834614                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1742                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          1464163                       # number of replacements
system.cpu7.icache.tags.tagsinuse          479.762728                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           78533845                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1464163                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            53.637365                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   479.762728                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.937037                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.937037                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        161925733                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       161925733                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     78765854                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       78765854                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     78765854                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        78765854                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     78765854                       # number of overall hits
system.cpu7.icache.overall_hits::total       78765854                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      1464675                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1464675                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      1464675                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1464675                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      1464675                       # number of overall misses
system.cpu7.icache.overall_misses::total      1464675                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     80230529                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     80230529                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     80230529                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     80230529                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     80230529                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     80230529                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.018256                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018256                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.018256                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018256                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.018256                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018256                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           821553                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          611.373618                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           33851837                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           821553                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            41.204690                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   611.373618                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.597045                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.597045                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          927                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.905273                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         70484687                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        70484687                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data     17158760                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17158760                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     15754360                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      15754360                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       218081                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       218081                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       372143                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       372143                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       352284                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       352284                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     32913120                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        32913120                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     33131201                       # number of overall hits
system.cpu7.dcache.overall_hits::total       33131201                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       469709                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       469709                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       312307                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       312307                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data       129119                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total       129119                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         7268                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         7268                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        24711                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        24711                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       782016                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        782016                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       911135                       # number of overall misses
system.cpu7.dcache.overall_misses::total       911135                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data     17628469                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17628469                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     16066667                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     16066667                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       347200                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       347200                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       379411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       379411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       376995                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       376995                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     33695136                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     33695136                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     34042336                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     34042336                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.026645                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026645                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.019438                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.019438                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.371887                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.371887                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.019156                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.019156                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.065547                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.065547                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.023209                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.023209                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.026765                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026765                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       490943                       # number of writebacks
system.cpu7.dcache.writebacks::total           490943                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               178431                       # number of replacements
system.iocache.tags.tagsinuse               14.084396                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               178431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.084396                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.880275                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.880275                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1607868                       # Number of tag accesses
system.iocache.tags.data_accesses             1607868                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       170488                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       170488                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8164                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8164                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8164                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8164                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8164                       # number of overall misses
system.iocache.overall_misses::total             8164                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8164                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8164                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       170488                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       170488                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8164                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8164                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8164                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8164                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     170488                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040224                       # Number of seconds simulated
sim_ticks                                 40224479500                       # Number of ticks simulated
final_tick                               3235916179500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               16891572                       # Simulator instruction rate (inst/s)
host_op_rate                                 19213432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              327123233                       # Simulator tick rate (ticks/s)
host_mem_usage                                 886884                       # Number of bytes of host memory used
host_seconds                                   122.96                       # Real time elapsed on the host
sim_insts                                  2077060036                       # Number of instructions simulated
sim_ops                                    2362566040                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst          55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2852992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          25472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         425920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         181696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         759744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         233792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data         249280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker         8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker         6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         112064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        2002304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst          36544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data        2382272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst          82752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data         361536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9804352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        25472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       181696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       112064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst        36544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst        82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        508800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7004032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide        40960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7044992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst             867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           44578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            6655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           11871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            3653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data            3895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            1751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           31286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst             571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           37223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst            1293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data            5649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        109438                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          640                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             110078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        92282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        15911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1379458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          70926760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        30230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        15911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            633246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10588577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        14320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker         7955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           4517050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          18887603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        25457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         9546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            305486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           5812182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        22275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        11137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst             62052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6197221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker       219568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker       162289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           2785965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          49778245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        11137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        14320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            908502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          59224433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        17502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        19093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           2057255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           8987960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             243740929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1379458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       633246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      4517050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       305486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst        62052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      2785965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       908502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      2057255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12649014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       174123620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       1018285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175141906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       174123620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       1018285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        92282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        15911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1379458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         70926760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        30230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        15911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           633246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10588577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        14320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker         7955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          4517050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         18887603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        25457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         9546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           305486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          5812182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        22275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        11137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst            62052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6197221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker       219568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker       162289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          2785965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         49778245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        11137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        14320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           908502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         59224433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        17502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        19093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          2057255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          8987960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            418882835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    38880607500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1343160000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        211353976080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        211353976080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         70000406955                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         70000406955                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1880142879750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1880142879750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2161497262785                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2161497262785                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            1757977                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1757977                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               919                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              919                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           513052                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45608                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         19606                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          65214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           330974                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          330974                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        39706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       143865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         9502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        18884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       119094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       175998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        12628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        19946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1050060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       971510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        29164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        82918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        10397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side          548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         9819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side          184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side          494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       214472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       304869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         9616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        18246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       395940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       674162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        24712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        43736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       178336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       216818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        15002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        26318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4823220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1270592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5860691                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        19004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        37768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3811008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      5904240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        25256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        39892                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     33601920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     36006160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        58328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       165836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       138880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       336588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         1096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        55680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       330952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side          368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side          988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      6863104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     11556270                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        19232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        36492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     12670080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     24892768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        49424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        87472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      5706752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      7484175                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        30004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        52636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              157114048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             664                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2666963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.000244                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2666311     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::48                   652      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2666963                       # Request fanout histogram
system.membus.trans_dist::ReadReq               48647                       # Transaction distribution
system.membus.trans_dist::ReadResp              48647                       # Transaction distribution
system.membus.trans_dist::WriteReq                919                       # Transaction distribution
system.membus.trans_dist::WriteResp               919                       # Transaction distribution
system.membus.trans_dist::Writeback            109438                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          640                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            47275                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          19386                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           25680                       # Transaction distribution
system.membus.trans_dist::ReadExReq            128513                       # Transaction distribution
system.membus.trans_dist::ReadExResp           105464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       531214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       534864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 536168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        41728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        41728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         6296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16808384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16815044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16856772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            352993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  352993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              352993                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     9                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      40960                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                           12                       # Number of DMA write transactions.
system.l2.tags.replacements                    152782                       # number of replacements
system.l2.tags.tagsinuse                 31210.877232                       # Cycle average of tags in use
system.l2.tags.total_refs                     8536266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    185550                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.005206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    20320.283725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     5.636072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     4.204345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1166.829495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       725.593532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     1.877201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     1.963852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       724.420299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       824.571268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.545084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.525874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1093.578362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1588.665791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     1.326946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.857984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       243.506194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       487.211363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     2.381024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.583377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst       324.728689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       499.377282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     5.949615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     9.983044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       536.596173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       870.825137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.333243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.030586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       370.027700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       614.610045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.055495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.005612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       333.591473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       449.201351                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.620126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.035609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.022143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.022108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.025164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.033373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.048482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.007431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.014869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.009910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.015240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.016376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.026575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.011292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.018756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.010180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.013709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952480                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32724                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2479                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998657                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20074761                       # Number of tag accesses
system.l2.tags.data_accesses                 20074761                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker          7953                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          4713                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst               18986                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                2183                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker          3515                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          1844                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst               59149                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               22947                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker         23066                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          6414                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              522191                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              248364                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker           250                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker            84                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                1978                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                 436                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker           227                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker            78                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                 831                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                 406                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker          7499                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker          4624                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              105485                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               46661                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker          9914                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker          5116                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst              197399                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              112917                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker          5351                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker          2485                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst               87875                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               42345                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1553286                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           513052                       # number of Writeback hits
system.l2.Writeback_hits::total                513052                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              466                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              330                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data              460                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             2876                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data              417                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4585                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data             42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                220                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               857                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             14953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             89737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             22312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data             53320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data             14996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                196209                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker           7953                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           4713                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                18986                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3040                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker           3515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           1844                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                59149                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                37900                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker          23066                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           6414                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               522191                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               338101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker            250                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker             84                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1978                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                  459                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker            227                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker             78                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                  831                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                  417                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker           7499                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker           4624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               105485                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                68973                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker           9914                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker           5116                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst               197399                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               166237                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker           5351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker           2485                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                87875                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                57341                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1749495                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker          7953                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          4713                       # number of overall hits
system.l2.overall_hits::cpu0.inst               18986                       # number of overall hits
system.l2.overall_hits::cpu0.data                3040                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker          3515                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          1844                       # number of overall hits
system.l2.overall_hits::cpu1.inst               59149                       # number of overall hits
system.l2.overall_hits::cpu1.data               37900                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker         23066                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          6414                       # number of overall hits
system.l2.overall_hits::cpu2.inst              522191                       # number of overall hits
system.l2.overall_hits::cpu2.data              338101                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker           250                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker            84                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1978                       # number of overall hits
system.l2.overall_hits::cpu3.data                 459                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker           227                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker            78                       # number of overall hits
system.l2.overall_hits::cpu4.inst                 831                       # number of overall hits
system.l2.overall_hits::cpu4.data                 417                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker          7499                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker          4624                       # number of overall hits
system.l2.overall_hits::cpu5.inst              105485                       # number of overall hits
system.l2.overall_hits::cpu5.data               68973                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker          9914                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker          5116                       # number of overall hits
system.l2.overall_hits::cpu6.inst              197399                       # number of overall hits
system.l2.overall_hits::cpu6.data              166237                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker          5351                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker          2485                       # number of overall hits
system.l2.overall_hits::cpu7.inst               87875                       # number of overall hits
system.l2.overall_hits::cpu7.data               57341                       # number of overall hits
system.l2.overall_hits::total                 1749495                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker           58                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst               867                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data              4734                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               398                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              4053                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              2839                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              8254                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker           16                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               192                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              3580                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                39                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data              3786                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          138                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          102                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              1751                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              6660                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst               571                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data              4500                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst              1293                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data              3779                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 47729                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            596                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           2292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           5416                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data             13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           1019                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data           5422                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data           3811                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              18591                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          151                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data           99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data          328                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              837                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           39890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            2815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            5602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data              78                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           25537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data           35161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data            2524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              111716                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                867                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data              44624                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                398                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               6868                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               2839                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              13856                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker           16                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                192                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               3658                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 39                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               3895                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          138                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               1751                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              32197                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                571                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              39661                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst               1293                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               6303                       # number of demand (read+write) misses
system.l2.demand_misses::total                 159445                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker           58                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker           10                       # number of overall misses
system.l2.overall_misses::cpu0.inst               867                       # number of overall misses
system.l2.overall_misses::cpu0.data             44624                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker           10                       # number of overall misses
system.l2.overall_misses::cpu1.inst               398                       # number of overall misses
system.l2.overall_misses::cpu1.data              6868                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker            9                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker            5                       # number of overall misses
system.l2.overall_misses::cpu2.inst              2839                       # number of overall misses
system.l2.overall_misses::cpu2.data             13856                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker           16                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu3.inst               192                       # number of overall misses
system.l2.overall_misses::cpu3.data              3658                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker            7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                39                       # number of overall misses
system.l2.overall_misses::cpu4.data              3895                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          138                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          102                       # number of overall misses
system.l2.overall_misses::cpu5.inst              1751                       # number of overall misses
system.l2.overall_misses::cpu5.data             32197                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker            7                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker            9                       # number of overall misses
system.l2.overall_misses::cpu6.inst               571                       # number of overall misses
system.l2.overall_misses::cpu6.data             39661                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker           12                       # number of overall misses
system.l2.overall_misses::cpu7.inst              1293                       # number of overall misses
system.l2.overall_misses::cpu7.data              6303                       # number of overall misses
system.l2.overall_misses::total                159445                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker         8011                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         4723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst           19853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            6917                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker         3534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         1854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst           59547                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           27000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker        23075                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         6419                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          525030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          256618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker          266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker           90                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            2170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data            4016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker          241                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker           85                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst             870                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            4192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker         7637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker         4726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          107236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           53321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker         9921                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker         5125                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst          197970                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          117417                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker         5362                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker         2497                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst           89168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           46124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1601015                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       513052                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            513052                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         2758                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         5746                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         1479                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data         8298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data         4228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23176                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           89                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          389                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data          123                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1057                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         40747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         17768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         95339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         47849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data         88481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data         17520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            307925                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker         8011                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         4723                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst            19853                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            47664                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker         3534                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         1854                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            59547                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            44768                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker        23075                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         6419                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           525030                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           351957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker          266                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             2170                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             4117                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker          241                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker           85                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst              870                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             4312                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker         7637                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker         4726                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           107236                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           101170                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker         9921                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker         5125                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst           197970                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           205898                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker         5362                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker         2497                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst            89168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            63644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1908940                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker         8011                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         4723                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst           19853                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           47664                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker         3534                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         1854                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           59547                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           44768                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker        23075                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         6419                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          525030                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          351957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker          266                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            2170                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            4117                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker          241                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker           85                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst             870                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            4312                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker         7637                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker         4726                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          107236                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          101170                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker         9921                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker         5125                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst          197970                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          205898                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker         5362                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker         2497                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst           89168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           63644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1908940                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.002117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.043671                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.684401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.005376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.005394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.006684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.150111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.000390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.000779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.005407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.032165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.060150                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.066667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.088479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.891434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.058091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.082353                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.044828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.903149                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.018070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.021583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.016328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.124904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.000706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.001756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.002884                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.038325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.002051                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.004806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.014501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.081931                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.029812                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.955128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.831037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.942569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.758621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.688979                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.653410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.901372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.802166                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.759259                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.764045                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.853107                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.727941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.843188                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.658537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.791864                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.978968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.158431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.058759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.772277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.908333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.533700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.397385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.144064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.362803                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007240                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.002117                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.043671                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.936220                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.005376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.005394                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.006684                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.153413                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.000390                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.000779                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.005407                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.039368                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.060150                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.066667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.088479                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.888511                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.058091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.082353                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.044828                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.903293                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.018070                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.021583                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.016328                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.318247                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.000706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.001756                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.002884                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.192625                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.002051                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.004806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.014501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.099035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083525                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007240                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.002117                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.043671                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.936220                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.005376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.005394                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.006684                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.153413                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.000390                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.000779                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.005407                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.039368                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.060150                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.066667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.088479                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.888511                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.058091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.082353                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.044828                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.903293                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.018070                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.021583                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.016328                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.318247                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.000706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.001756                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.002884                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.192625                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.002051                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.004806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.014501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.099035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083525                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               109438                       # number of writebacks
system.l2.writebacks::total                    109438                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                  102                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 102                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 801                       # Transaction distribution
system.iobus.trans_dist::WriteResp                161                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          640                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio          174                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        41056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        41056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    41420                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    13339576                       # DTB read hits
system.cpu0.dtb.read_misses                      3549                       # DTB read misses
system.cpu0.dtb.write_hits                    8871741                       # DTB write hits
system.cpu0.dtb.write_misses                     2484                       # DTB write misses
system.cpu0.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    5343                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   260                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                13343125                       # DTB read accesses
system.cpu0.dtb.write_accesses                8874225                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         22211317                       # DTB hits
system.cpu0.dtb.misses                           6033                       # DTB misses
system.cpu0.dtb.accesses                     22217350                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    71204940                       # ITB inst hits
system.cpu0.itb.inst_misses                      2737                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    2747                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                71207677                       # ITB inst accesses
system.cpu0.itb.hits                         71204940                       # DTB hits
system.cpu0.itb.misses                           2737                       # DTB misses
system.cpu0.itb.accesses                     71207677                       # DTB accesses
system.cpu0.numCycles                        80448960                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   71201011                       # Number of instructions committed
system.cpu0.committedOps                     80438367                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             76077556                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   576                       # Number of float alu accesses
system.cpu0.num_func_calls                    6369171                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      4982990                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    76077556                       # number of integer instructions
system.cpu0.num_fp_insts                          576                       # number of float instructions
system.cpu0.num_int_register_reads          118096492                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          59623291                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 576                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           241342561                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           26502732                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     22228464                       # number of memory refs
system.cpu0.num_load_insts                   13348326                       # Number of load instructions
system.cpu0.num_store_insts                   8880138                       # Number of store instructions
system.cpu0.num_idle_cycles               3918.066049                       # Number of idle cycles
system.cpu0.num_busy_cycles              80445041.933951                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999951                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000049                       # Percentage of idle cycles
system.cpu0.Branches                         10749201                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    9      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 56062186     69.69%     69.69% # Class of executed instruction
system.cpu0.op_class::IntMult                 2154308      2.68%     72.37% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                56      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.37% # Class of executed instruction
system.cpu0.op_class::MemRead                13348326     16.59%     88.96% # Class of executed instruction
system.cpu0.op_class::MemWrite                8880138     11.04%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  80445023                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            19853                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           71219726                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20365                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3497.163074                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        142435187                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       142435187                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     71187814                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       71187814                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     71187814                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        71187814                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     71187814                       # number of overall hits
system.cpu0.icache.overall_hits::total       71187814                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        19853                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19853                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        19853                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19853                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        19853                       # number of overall misses
system.cpu0.icache.overall_misses::total        19853                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst     71207667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     71207667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     71207667                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     71207667                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     71207667                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     71207667                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000279                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000279                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            47549                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1020.250638                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           22402754                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            48573                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           461.218249                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1020.250638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.996339                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996339                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          541                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         44482101                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        44482101                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     13322322                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13322322                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8824152                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8824152                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data         5126                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         5126                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         7485                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7485                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         7044                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7044                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     22146474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22146474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     22151600                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22151600                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7129                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        41744                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41744                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data          814                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          814                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          163                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          579                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          579                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        48873                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         48873                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        49687                       # number of overall misses
system.cpu0.dcache.overall_misses::total        49687                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     13329451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13329451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8865896                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8865896                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data         5940                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         5940                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         7623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     22195347                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22195347                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     22201287                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22201287                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000535                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000535                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.004708                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004708                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.137037                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.137037                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.021313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021313                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.075954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002202                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002202                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002238                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002238                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        42581                       # number of writebacks
system.cpu0.dcache.writebacks::total            42581                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     1752482                       # DTB read hits
system.cpu1.dtb.read_misses                      4954                       # DTB read misses
system.cpu1.dtb.write_hits                    1016246                       # DTB write hits
system.cpu1.dtb.write_misses                     1016                       # DTB write misses
system.cpu1.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    4455                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                   405                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      252                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 1757436                       # DTB read accesses
system.cpu1.dtb.write_accesses                1017262                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          2768728                       # DTB hits
system.cpu1.dtb.misses                           5970                       # DTB misses
system.cpu1.dtb.accesses                      2774698                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    13810955                       # ITB inst hits
system.cpu1.itb.inst_misses                      3361                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    2087                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                13814316                       # ITB inst accesses
system.cpu1.itb.hits                         13810955                       # DTB hits
system.cpu1.itb.misses                           3361                       # DTB misses
system.cpu1.itb.accesses                     13814316                       # DTB accesses
system.cpu1.numCycles                        81739285                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   13755723                       # Number of instructions committed
system.cpu1.committedOps                     14887076                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             13382491                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  6316                       # Number of float alu accesses
system.cpu1.num_func_calls                     741262                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1524761                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    13382491                       # number of integer instructions
system.cpu1.num_fp_insts                         6316                       # number of float instructions
system.cpu1.num_int_register_reads           20419362                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           9308869                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                3500                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               2816                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            44653055                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            7948372                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      2825718                       # number of memory refs
system.cpu1.num_load_insts                    1776240                       # Number of load instructions
system.cpu1.num_store_insts                   1049478                       # Number of store instructions
system.cpu1.num_idle_cycles              66553955.628267                       # Number of idle cycles
system.cpu1.num_busy_cycles              15185329.371733                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.185778                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.814222                       # Percentage of idle cycles
system.cpu1.Branches                          2180290                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                   43      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 12023579     80.69%     80.69% # Class of executed instruction
system.cpu1.op_class::IntMult                   50994      0.34%     81.03% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     81.03% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               608      0.00%     81.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     81.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     81.04% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     81.04% # Class of executed instruction
system.cpu1.op_class::MemRead                 1776240     11.92%     92.96% # Class of executed instruction
system.cpu1.op_class::MemWrite                1049478      7.04%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  14900942                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            59547                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13816357                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            60059                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           230.046404                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27685657                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27685657                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     13753508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13753508                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     13753508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13753508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     13753508                       # number of overall hits
system.cpu1.icache.overall_hits::total       13753508                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        59547                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        59547                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        59547                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         59547                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        59547                       # number of overall misses
system.cpu1.icache.overall_misses::total        59547                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     13813055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13813055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     13813055                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13813055                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     13813055                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13813055                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004311                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004311                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004311                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004311                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004311                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004311                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            45097                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          778.986732                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2789793                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            46121                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            60.488563                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   778.986732                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.760729                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.760729                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          541                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5610634                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5610634                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1672203                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1672203                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       966801                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        966801                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data        14228                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        14228                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        24265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        24265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        21576                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        21576                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2639004                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2639004                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2653232                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2653232                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        28704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28704                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        25460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        25460                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data        16491                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        16491                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          439                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          439                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2873                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2873                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        54164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         54164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        70655                       # number of overall misses
system.cpu1.dcache.overall_misses::total        70655                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1700907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1700907                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       992261                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       992261                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        30719                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        30719                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        24704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        24704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        24449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        24449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2693168                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2693168                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2723887                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2723887                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.016876                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016876                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.025659                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025659                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.536834                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.536834                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.017770                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017770                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.117510                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.117510                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.020112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025939                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025939                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27688                       # number of writebacks
system.cpu1.dcache.writebacks::total            27688                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     8148829                       # DTB read hits
system.cpu2.dtb.read_misses                     21001                       # DTB read misses
system.cpu2.dtb.write_hits                    5987270                       # DTB write hits
system.cpu2.dtb.write_misses                     2957                       # DTB write misses
system.cpu2.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    5667                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  1380                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                      294                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 8169830                       # DTB read accesses
system.cpu2.dtb.write_accesses                5990227                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         14136099                       # DTB hits
system.cpu2.dtb.misses                          23958                       # DTB misses
system.cpu2.dtb.accesses                     14160057                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    41842962                       # ITB inst hits
system.cpu2.itb.inst_misses                      7618                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                    3237                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                41850580                       # ITB inst accesses
system.cpu2.itb.hits                         41842962                       # DTB hits
system.cpu2.itb.misses                           7618                       # DTB misses
system.cpu2.itb.accesses                     41850580                       # DTB accesses
system.cpu2.numCycles                        80813358                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   40405352                       # Number of instructions committed
system.cpu2.committedOps                     47189250                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             41379590                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  9531                       # Number of float alu accesses
system.cpu2.num_func_calls                    1748787                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      5346108                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    41379590                       # number of integer instructions
system.cpu2.num_fp_insts                         9531                       # number of float instructions
system.cpu2.num_int_register_reads           69674496                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          28075787                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                6779                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               2752                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           139795651                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           22292462                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     14420259                       # number of memory refs
system.cpu2.num_load_insts                    8262446                       # Number of load instructions
system.cpu2.num_store_insts                   6157813                       # Number of store instructions
system.cpu2.num_idle_cycles              31958639.349050                       # Number of idle cycles
system.cpu2.num_busy_cycles              48854718.650950                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.604538                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.395462                       # Percentage of idle cycles
system.cpu2.Branches                          7202040                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  337      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 32750912     69.33%     69.33% # Class of executed instruction
system.cpu2.op_class::IntMult                   66016      0.14%     69.47% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               889      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.47% # Class of executed instruction
system.cpu2.op_class::MemRead                 8262446     17.49%     86.96% # Class of executed instruction
system.cpu2.op_class::MemWrite                6157813     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  47238413                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     271                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           525030                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           41366982                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           525542                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            78.712990                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         84220352                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        84220352                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     41322631                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       41322631                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     41322631                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        41322631                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     41322631                       # number of overall hits
system.cpu2.icache.overall_hits::total       41322631                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       525030                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       525030                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       525030                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        525030                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       525030                       # number of overall misses
system.cpu2.icache.overall_misses::total       525030                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     41847661                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     41847661                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     41847661                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     41847661                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     41847661                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     41847661                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.012546                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012546                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.012546                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012546                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.012546                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012546                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           370888                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          986.179358                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           13856715                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           371912                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            37.258048                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   986.179358                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.963066                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963066                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          575                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         28689994                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        28689994                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      7697950                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7697950                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      5744589                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5744589                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        72798                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        72798                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       126120                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       126120                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       122288                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       122288                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     13442539                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13442539                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     13515337                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13515337                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       227296                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       227296                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       117471                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       117471                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        41648                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        41648                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1590                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1590                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         4739                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4739                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       344767                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        344767                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       386415                       # number of overall misses
system.cpu2.dcache.overall_misses::total       386415                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      7925246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7925246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      5862060                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5862060                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       114446                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       114446                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       127710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       127710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       127027                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       127027                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     13787306                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13787306                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     13901752                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13901752                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.028680                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028680                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.020039                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020039                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.363910                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.363910                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.012450                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.012450                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.037307                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037307                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.025006                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.025006                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.027796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027796                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       185566                       # number of writebacks
system.cpu2.dcache.writebacks::total           185566                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                      854163                       # DTB read hits
system.cpu3.dtb.read_misses                       168                       # DTB read misses
system.cpu3.dtb.write_hits                     138528                       # DTB write hits
system.cpu3.dtb.write_misses                       15                       # DTB write misses
system.cpu3.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                     111                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    23                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                  854331                       # DTB read accesses
system.cpu3.dtb.write_accesses                 138543                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                           992691                       # DTB hits
system.cpu3.dtb.misses                            183                       # DTB misses
system.cpu3.dtb.accesses                       992874                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    10074584                       # ITB inst hits
system.cpu3.itb.inst_misses                        64                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                      51                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                10074648                       # ITB inst accesses
system.cpu3.itb.hits                         10074584                       # DTB hits
system.cpu3.itb.misses                             64                       # DTB misses
system.cpu3.itb.accesses                     10074648                       # DTB accesses
system.cpu3.numCycles                        83668717                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   10074466                       # Number of instructions committed
system.cpu3.committedOps                     10114707                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              9144011                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu3.num_func_calls                     535256                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1101032                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     9144011                       # number of integer instructions
system.cpu3.num_fp_insts                          145                       # number of float instructions
system.cpu3.num_int_register_reads           12741616                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           6307220                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            30345804                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            6449221                       # number of times the CC registers were written
system.cpu3.num_mem_refs                       996917                       # number of memory refs
system.cpu3.num_load_insts                     856503                       # Number of load instructions
system.cpu3.num_store_insts                    140414                       # Number of store instructions
system.cpu3.num_idle_cycles              73149008.622971                       # Number of idle cycles
system.cpu3.num_busy_cycles              10519708.377029                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.125730                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.874270                       # Percentage of idle cycles
system.cpu3.Branches                          1503842                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  9070178     89.67%     89.67% # Class of executed instruction
system.cpu3.op_class::IntMult                   47764      0.47%     90.14% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                29      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     90.14% # Class of executed instruction
system.cpu3.op_class::MemRead                  856503      8.47%     98.61% # Class of executed instruction
system.cpu3.op_class::MemWrite                 140414      1.39%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  10114889                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2170                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10131021                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2682                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3777.412752                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20151466                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20151466                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     10072478                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10072478                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     10072478                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10072478                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     10072478                       # number of overall hits
system.cpu3.icache.overall_hits::total       10072478                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2170                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2170                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2170                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2170                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2170                       # number of overall misses
system.cpu3.icache.overall_misses::total         2170                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     10074648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10074648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     10074648                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10074648                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     10074648                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10074648                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000215                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000215                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             4021                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          902.698460                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1091343                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5045                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           216.321705                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   902.698460                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.881541                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881541                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          513                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1990277                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1990277                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       849291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         849291                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       137748                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        137748                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data          133                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          133                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          455                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          455                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          390                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          390                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       987039                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          987039                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       987172                       # number of overall hits
system.cpu3.dcache.overall_hits::total         987172                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         4117                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4117                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          198                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          198                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data          168                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          168                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          153                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          200                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         4315                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4315                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         4483                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4483                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data       853408                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       853408                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       137946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       137946                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data          301                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          301                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          590                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          590                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       991354                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       991354                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       991655                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       991655                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.004824                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004824                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001435                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001435                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.558140                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.558140                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.251645                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.251645                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.338983                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.338983                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.004353                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004353                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.004521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          687                       # number of writebacks
system.cpu3.dcache.writebacks::total              687                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                      844868                       # DTB read hits
system.cpu4.dtb.read_misses                       147                       # DTB read misses
system.cpu4.dtb.write_hits                     135148                       # DTB write hits
system.cpu4.dtb.write_misses                       12                       # DTB write misses
system.cpu4.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                      90                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    17                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                  845015                       # DTB read accesses
system.cpu4.dtb.write_accesses                 135160                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                           980016                       # DTB hits
system.cpu4.dtb.misses                            159                       # DTB misses
system.cpu4.dtb.accesses                       980175                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    10043156                       # ITB inst hits
system.cpu4.itb.inst_misses                        59                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                      46                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                10043215                       # ITB inst accesses
system.cpu4.itb.hits                         10043156                       # DTB hits
system.cpu4.itb.misses                             59                       # DTB misses
system.cpu4.itb.accesses                     10043215                       # DTB accesses
system.cpu4.numCycles                        85685645                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   10043118                       # Number of instructions committed
system.cpu4.committedOps                     10079920                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              9114868                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    81                       # Number of float alu accesses
system.cpu4.num_func_calls                     533855                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      1096233                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     9114868                       # number of integer instructions
system.cpu4.num_fp_insts                           81                       # number of float instructions
system.cpu4.num_int_register_reads           12694748                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           6286315                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            30241126                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            6426705                       # number of times the CC registers were written
system.cpu4.num_mem_refs                       982852                       # number of memory refs
system.cpu4.num_load_insts                     847219                       # Number of load instructions
system.cpu4.num_store_insts                    135633                       # Number of store instructions
system.cpu4.num_idle_cycles              74949493.867757                       # Number of idle cycles
system.cpu4.num_busy_cycles              10736151.132243                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.125297                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.874703                       # Percentage of idle cycles
system.cpu4.Branches                          1496662                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  9049457     89.78%     89.78% # Class of executed instruction
system.cpu4.op_class::IntMult                   47700      0.47%     90.25% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 7      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     90.25% # Class of executed instruction
system.cpu4.op_class::MemRead                  847219      8.40%     98.65% # Class of executed instruction
system.cpu4.op_class::MemWrite                 135633      1.35%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  10080017                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements              870                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           10101379                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1382                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          7309.246744                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         20087300                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        20087300                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     10042345                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10042345                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     10042345                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10042345                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     10042345                       # number of overall hits
system.cpu4.icache.overall_hits::total       10042345                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst          870                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          870                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst          870                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           870                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst          870                       # number of overall misses
system.cpu4.icache.overall_misses::total          870                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     10043215                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10043215                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     10043215                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10043215                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     10043215                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10043215                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000087                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000087                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements             3915                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          826.531092                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1158671                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4939                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           234.596275                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   826.531092                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.807159                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.807159                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          579                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1964769                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1964769                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       839993                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         839993                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       134297                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        134297                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data           79                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           79                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data          612                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          612                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data          638                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          638                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data       974290                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          974290                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       974369                       # number of overall hits
system.cpu4.dcache.overall_hits::total         974369                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         3978                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3978                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data          176                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          176                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data          264                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          264                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data           76                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data           42                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         4154                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4154                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         4418                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4418                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data       843971                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       843971                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       134473                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       134473                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data          343                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          343                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data          688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data          680                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          680                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       978444                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       978444                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       978787                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       978787                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.004713                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.004713                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.001309                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001309                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.769679                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.769679                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.110465                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.110465                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.061765                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.061765                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.004246                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.004246                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.004514                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.004514                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          711                       # number of writebacks
system.cpu4.dcache.writebacks::total              711                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     3311746                       # DTB read hits
system.cpu5.dtb.read_misses                      4849                       # DTB read misses
system.cpu5.dtb.write_hits                    2796165                       # DTB write hits
system.cpu5.dtb.write_misses                     1248                       # DTB write misses
system.cpu5.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                    5850                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                   558                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      406                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 3316595                       # DTB read accesses
system.cpu5.dtb.write_accesses                2797413                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          6107911                       # DTB hits
system.cpu5.dtb.misses                           6097                       # DTB misses
system.cpu5.dtb.accesses                      6114008                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    20815033                       # ITB inst hits
system.cpu5.itb.inst_misses                      2739                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                    2723                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                20817772                       # ITB inst accesses
system.cpu5.itb.hits                         20815033                       # DTB hits
system.cpu5.itb.misses                           2739                       # DTB misses
system.cpu5.itb.accesses                     20817772                       # DTB accesses
system.cpu5.numCycles                        80594692                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   19863270                       # Number of instructions committed
system.cpu5.committedOps                     22936088                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             20526814                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 10061                       # Number of float alu accesses
system.cpu5.num_func_calls                    1038061                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      2455411                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    20526814                       # number of integer instructions
system.cpu5.num_fp_insts                        10061                       # number of float instructions
system.cpu5.num_int_register_reads           32182714                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          13939202                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               10061                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            68497179                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           11332905                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      6142857                       # number of memory refs
system.cpu5.num_load_insts                    3321488                       # Number of load instructions
system.cpu5.num_store_insts                   2821369                       # Number of store instructions
system.cpu5.num_idle_cycles              56660931.188009                       # Number of idle cycles
system.cpu5.num_busy_cycles              23933760.811991                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.296964                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.703036                       # Percentage of idle cycles
system.cpu5.Branches                          3527343                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  135      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 16747487     72.96%     72.96% # Class of executed instruction
system.cpu5.op_class::IntMult                   61855      0.27%     73.23% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     73.23% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              1043      0.00%     73.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     73.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     73.24% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     73.24% # Class of executed instruction
system.cpu5.op_class::MemRead                 3321488     14.47%     87.71% # Class of executed instruction
system.cpu5.op_class::MemWrite                2821369     12.29%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  22953377                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     255                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           107236                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           20775366                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           107748                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           192.814400                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         41742780                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        41742780                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst     20710536                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       20710536                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     20710536                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        20710536                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     20710536                       # number of overall hits
system.cpu5.icache.overall_hits::total       20710536                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       107236                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       107236                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       107236                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        107236                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       107236                       # number of overall misses
system.cpu5.icache.overall_misses::total       107236                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst     20817772                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     20817772                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     20817772                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     20817772                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     20817772                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     20817772                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.005151                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005151                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.005151                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005151                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.005151                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005151                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            99205                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          927.663659                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6069408                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           100229                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            60.555408                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   927.663659                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.905922                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.905922                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         12335904                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        12335904                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      3197989                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3197989                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      2717459                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       2717459                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data        32171                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        32171                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        25677                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        25677                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        23301                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        23301                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      5915448                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5915448                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      5947619                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5947619                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        33824                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        33824                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        53180                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        53180                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        26109                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        26109                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          615                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          615                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         2844                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         2844                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        87004                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         87004                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       113113                       # number of overall misses
system.cpu5.dcache.overall_misses::total       113113                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data      3231813                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3231813                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      2770639                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2770639                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data        58280                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        58280                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        26292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        26292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        26145                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        26145                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      6002452                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      6002452                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      6060732                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      6060732                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.010466                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010466                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.019194                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.019194                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.447992                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.447992                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.023391                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.023391                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.108778                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.108778                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.014495                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.014495                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.018663                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018663                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        70979                       # number of writebacks
system.cpu5.dcache.writebacks::total            70979                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     3756374                       # DTB read hits
system.cpu6.dtb.read_misses                     11483                       # DTB read misses
system.cpu6.dtb.write_hits                    3478429                       # DTB write hits
system.cpu6.dtb.write_misses                     2563                       # DTB write misses
system.cpu6.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   12391                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  1670                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                      928                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 3767857                       # DTB read accesses
system.cpu6.dtb.write_accesses                3480992                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          7234803                       # DTB hits
system.cpu6.dtb.misses                          14046                       # DTB misses
system.cpu6.dtb.accesses                      7248849                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    21310641                       # ITB inst hits
system.cpu6.itb.inst_misses                      6817                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                    5213                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                21317458                       # ITB inst accesses
system.cpu6.itb.hits                         21310641                       # DTB hits
system.cpu6.itb.misses                           6817                       # DTB misses
system.cpu6.itb.accesses                     21317458                       # DTB accesses
system.cpu6.numCycles                        80449591                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   21204118                       # Number of instructions committed
system.cpu6.committedOps                     25234762                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             22725976                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 10354                       # Number of float alu accesses
system.cpu6.num_func_calls                    1103057                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      2369867                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    22725976                       # number of integer instructions
system.cpu6.num_fp_insts                        10354                       # number of float instructions
system.cpu6.num_int_register_reads           37931055                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          15667323                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                6744                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               3568                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            75708782                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           10749784                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      7353899                       # number of memory refs
system.cpu6.num_load_insts                    3805325                       # Number of load instructions
system.cpu6.num_store_insts                   3548574                       # Number of store instructions
system.cpu6.num_idle_cycles              55101461.317500                       # Number of idle cycles
system.cpu6.num_busy_cycles              25348129.682500                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.315081                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.684919                       # Percentage of idle cycles
system.cpu6.Branches                          3438580                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  380      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 17858418     70.67%     70.67% # Class of executed instruction
system.cpu6.op_class::IntMult                   56084      0.22%     70.89% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     70.89% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              1252      0.00%     70.90% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     70.90% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     70.90% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     70.90% # Class of executed instruction
system.cpu6.op_class::MemRead                 3805325     15.06%     85.96% # Class of executed instruction
system.cpu6.op_class::MemWrite                3548574     14.04%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  25270033                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     632                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           197970                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           21498018                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           198482                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           108.312179                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         42829654                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        42829654                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst     21117872                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       21117872                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     21117872                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        21117872                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     21117872                       # number of overall hits
system.cpu6.icache.overall_hits::total       21117872                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       197970                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       197970                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       197970                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        197970                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       197970                       # number of overall misses
system.cpu6.icache.overall_misses::total       197970                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst     21315842                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     21315842                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     21315842                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     21315842                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     21315842                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     21315842                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.009287                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009287                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.009287                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009287                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.009287                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009287                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           215388                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          843.277725                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            7040515                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           216412                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            32.532923                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   843.277725                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.823513                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823513                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          576                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         14734090                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        14734090                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      3476360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3476360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      3294145                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3294145                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data        70092                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        70092                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        73713                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        73713                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        68690                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        68690                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      6770505                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         6770505                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      6840597                       # number of overall hits
system.cpu6.dcache.overall_hits::total        6840597                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        82204                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        82204                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       111099                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       111099                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data        62977                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        62977                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         1106                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1106                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         5680                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         5680                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       193303                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        193303                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       256280                       # number of overall misses
system.cpu6.dcache.overall_misses::total       256280                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      3558564                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3558564                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      3405244                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3405244                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       133069                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       133069                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        74819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        74819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        74370                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        74370                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      6963808                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      6963808                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      7096877                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      7096877                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.023100                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.023100                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.032626                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.032626                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.473266                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.473266                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.014782                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.014782                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.076375                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.076375                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.027758                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.027758                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.036112                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036112                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       146958                       # number of writebacks
system.cpu6.dcache.writebacks::total           146958                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     2330876                       # DTB read hits
system.cpu7.dtb.read_misses                      7005                       # DTB read misses
system.cpu7.dtb.write_hits                    1400038                       # DTB write hits
system.cpu7.dtb.write_misses                     1087                       # DTB write misses
system.cpu7.dtb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                    5687                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                   378                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                      258                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 2337881                       # DTB read accesses
system.cpu7.dtb.write_accesses                1401125                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          3730914                       # DTB hits
system.cpu7.dtb.misses                           8092                       # DTB misses
system.cpu7.dtb.accesses                      3739006                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    16497659                       # ITB inst hits
system.cpu7.itb.inst_misses                      4066                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                         302                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                    4683                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                    2638                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                16501725                       # ITB inst accesses
system.cpu7.itb.hits                         16497659                       # DTB hits
system.cpu7.itb.misses                           4066                       # DTB misses
system.cpu7.itb.accesses                     16501725                       # DTB accesses
system.cpu7.numCycles                        80449095                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   16385638                       # Number of instructions committed
system.cpu7.committedOps                     17916154                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             15998806                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                  6861                       # Number of float alu accesses
system.cpu7.num_func_calls                     897299                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      1865293                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    15998806                       # number of integer instructions
system.cpu7.num_fp_insts                         6861                       # number of float instructions
system.cpu7.num_int_register_reads           25049571                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          11123005                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                2973                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               3888                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            53731429                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            9101240                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      3805402                       # number of memory refs
system.cpu7.num_load_insts                    2367123                       # Number of load instructions
system.cpu7.num_store_insts                   1438279                       # Number of store instructions
system.cpu7.num_idle_cycles              62416865.006783                       # Number of idle cycles
system.cpu7.num_busy_cycles              18032229.993217                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.224145                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.775855                       # Percentage of idle cycles
system.cpu7.Branches                          2679385                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  142      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 14086409     78.50%     78.50% # Class of executed instruction
system.cpu7.op_class::IntMult                   51699      0.29%     78.79% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc               660      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     78.79% # Class of executed instruction
system.cpu7.op_class::MemRead                 2367123     13.19%     91.98% # Class of executed instruction
system.cpu7.op_class::MemWrite                1438279      8.02%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  17944312                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     144                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            89168                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           16643134                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            89680                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           185.583564                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         33089754                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        33089754                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     16411125                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       16411125                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     16411125                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        16411125                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     16411125                       # number of overall hits
system.cpu7.icache.overall_hits::total       16411125                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        89168                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        89168                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        89168                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         89168                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        89168                       # number of overall misses
system.cpu7.icache.overall_misses::total        89168                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     16500293                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     16500293                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     16500293                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     16500293                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     16500293                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     16500293                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.005404                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.005404                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.005404                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.005404                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.005404                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.005404                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            62078                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          823.274887                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            3717619                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            63102                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            58.914440                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   823.274887                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.803979                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.803979                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          576                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          7552969                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         7552969                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      2210650                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2210650                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      1327007                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1327007                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data        20499                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total        20499                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        45986                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        45986                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data        43602                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        43602                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      3537657                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         3537657                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      3558156                       # number of overall hits
system.cpu7.dcache.overall_hits::total        3558156                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        45502                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        45502                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        27254                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        27254                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data        13176                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        13176                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          637                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          637                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         2649                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         2649                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        72756                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         72756                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        85932                       # number of overall misses
system.cpu7.dcache.overall_misses::total        85932                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data      2256152                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2256152                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      1354261                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1354261                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data        33675                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total        33675                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data        46623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        46623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        46251                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        46251                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      3610413                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      3610413                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      3644088                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      3644088                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.020168                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.020168                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.020125                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.020125                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.391269                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.391269                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.013663                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.013663                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.057274                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.057274                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.020152                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.020152                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.023581                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.023581                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        37882                       # number of writebacks
system.cpu7.dcache.writebacks::total            37882                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  652                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  668                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 5868                       # Number of tag accesses
system.iocache.tags.data_accesses                5868                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          640                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          640                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide           12                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               12                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide           12                       # number of demand (read+write) misses
system.iocache.demand_misses::total                12                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide           12                       # number of overall misses
system.iocache.overall_misses::total               12                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide           12                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             12                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          640                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide           12                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              12                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide           12                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             12                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        640                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
