uart_fifo_axi_uart_tx_0.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/ip/uart_fifo_axi_uart_tx_0/sim/uart_fifo_axi_uart_tx_0.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
uart_fifo_axi_baudrate_generator_0.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/ip/uart_fifo_axi_baudrate_generator_0/sim/uart_fifo_axi_baudrate_generator_0.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
uart_fifo_axi_fifo_tx_0.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/ip/uart_fifo_axi_fifo_tx_0/sim/uart_fifo_axi_fifo_tx_0.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
uart_fifo_axi_uart_rx_0.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/ip/uart_fifo_axi_uart_rx_0/sim/uart_fifo_axi_uart_rx_0.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
uart_fifo_axi_fifo_rx_0.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/ip/uart_fifo_axi_fifo_rx_0/sim/uart_fifo_axi_fifo_rx_0.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
uart_fifo_axi_axi_lite_slave_0_0.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/ip/uart_fifo_axi_axi_lite_slave_0_0/sim/uart_fifo_axi_axi_lite_slave_0_0.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
uart_fifo_axi_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/ip/uart_fifo_axi_util_vector_logic_0_0/sim/uart_fifo_axi_util_vector_logic_0_0.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
uart_fifo_axi.v,verilog,xil_defaultlib,../../../bd/uart_fifo_axi/sim/uart_fifo_axi.v,incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl"incdir="../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
