{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681327328191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681327328192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:22:08 2023 " "Processing started: Wed Apr 12 15:22:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681327328192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327328192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SkeeballFinal -c SkeeballFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SkeeballFinal -c SkeeballFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327328192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681327329112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681327329112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballstate.v 2 2 " "Found 2 design units, including 2 entities, in source file skeeballstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballState " "Found entity 1: skeeballState" {  } { { "skeeballState.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballState.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338056 ""} { "Info" "ISGN_ENTITY_NAME" "2 skeeballStateDecode " "Found entity 2: skeeballStateDecode" {  } { { "skeeballState.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballState.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballdisplay.v 3 3 " "Found 3 design units, including 3 entities, in source file skeeballdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballDisplay " "Found entity 1: skeeballDisplay" {  } { { "skeeballDisplay.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballDisplay.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338058 ""} { "Info" "ISGN_ENTITY_NAME" "2 skeeballHex " "Found entity 2: skeeballHex" {  } { { "skeeballDisplay.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballDisplay.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338058 ""} { "Info" "ISGN_ENTITY_NAME" "3 hexDisplay " "Found entity 3: hexDisplay" {  } { { "skeeballDisplay.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballDisplay.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballscore.v 1 1 " "Found 1 design units, including 1 entities, in source file skeeballscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballScore " "Found entity 1: skeeballScore" {  } { { "skeeballScore.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballScore.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file skeeballfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SkeeballFinal " "Found entity 1: SkeeballFinal" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfiles.v 1 1 " "Found 1 design units, including 1 entities, in source file testfiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 testEdge " "Found entity 1: testEdge" {  } { { "testFiles.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/testFiles.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballballs.v 1 1 " "Found 1 design units, including 1 entities, in source file skeeballballs.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballBalls " "Found entity 1: skeeballBalls" {  } { { "skeeballBalls.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballBalls.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballtimers.v 7 7 " "Found 7 design units, including 7 entities, in source file skeeballtimers.v" { { "Info" "ISGN_ENTITY_NAME" "1 highforfive " "Found entity 1: highforfive" {  } { { "skeeballTimers.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338072 ""} { "Info" "ISGN_ENTITY_NAME" "2 my8bff " "Found entity 2: my8bff" {  } { { "skeeballTimers.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338072 ""} { "Info" "ISGN_ENTITY_NAME" "3 myCount5 " "Found entity 3: myCount5" {  } { { "skeeballTimers.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338072 ""} { "Info" "ISGN_ENTITY_NAME" "4 clk50MHzto1Hz " "Found entity 4: clk50MHzto1Hz" {  } { { "skeeballTimers.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338072 ""} { "Info" "ISGN_ENTITY_NAME" "5 clk50MHzto10Hz " "Found entity 5: clk50MHzto10Hz" {  } { { "skeeballTimers.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338072 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_MOD10 " "Found entity 6: my_MOD10" {  } { { "skeeballTimers.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338072 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_MOD5 " "Found entity 7: my_MOD5" {  } { { "skeeballTimers.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeeballdebounce.v 1 1 " "Found 1 design units, including 1 entities, in source file skeeballdebounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeeballDebounce " "Found entity 1: skeeballDebounce" {  } { { "skeeballDebounce.v" "" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballDebounce.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681327338074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327338074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SkeeballFinal " "Elaborating entity \"SkeeballFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681327338155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballDisplay skeeballDisplay:instDisp " "Elaborating entity \"skeeballDisplay\" for hierarchy \"skeeballDisplay:instDisp\"" {  } { { "SkeeballFinal.bdf" "instDisp" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 480 824 1016 624 "instDisp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay skeeballDisplay:instDisp\|hexDisplay:highDisplays " "Elaborating entity \"hexDisplay\" for hierarchy \"skeeballDisplay:instDisp\|hexDisplay:highDisplays\"" {  } { { "skeeballDisplay.v" "highDisplays" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballDisplay.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballHex skeeballDisplay:instDisp\|skeeballHex:dispHex5 " "Elaborating entity \"skeeballHex\" for hierarchy \"skeeballDisplay:instDisp\|skeeballHex:dispHex5\"" {  } { { "skeeballDisplay.v" "dispHex5" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballDisplay.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballScore skeeballScore:instScore " "Elaborating entity \"skeeballScore\" for hierarchy \"skeeballScore:instScore\"" {  } { { "SkeeballFinal.bdf" "instScore" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 408 472 648 616 "instScore" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballStateDecode skeeballStateDecode:inst2 " "Elaborating entity \"skeeballStateDecode\" for hierarchy \"skeeballStateDecode:inst2\"" {  } { { "SkeeballFinal.bdf" "inst2" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 392 72 256 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballState skeeballState:inst11 " "Elaborating entity \"skeeballState\" for hierarchy \"skeeballState:inst11\"" {  } { { "SkeeballFinal.bdf" "inst11" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 528 72 232 608 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highforfive highforfive:inst14 " "Elaborating entity \"highforfive\" for hierarchy \"highforfive:inst14\"" {  } { { "SkeeballFinal.bdf" "inst14" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 664 416 576 776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCount5 highforfive:inst14\|myCount5:countforfive " "Elaborating entity \"myCount5\" for hierarchy \"highforfive:inst14\|myCount5:countforfive\"" {  } { { "skeeballTimers.v" "countforfive" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk50MHzto1Hz clk50MHzto1Hz:inst13 " "Elaborating entity \"clk50MHzto1Hz\" for hierarchy \"clk50MHzto1Hz:inst13\"" {  } { { "SkeeballFinal.bdf" "inst13" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 664 72 248 744 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MOD5 clk50MHzto1Hz:inst13\|my_MOD5:div5_1 " "Elaborating entity \"my_MOD5\" for hierarchy \"clk50MHzto1Hz:inst13\|my_MOD5:div5_1\"" {  } { { "skeeballTimers.v" "div5_1" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_MOD10 clk50MHzto1Hz:inst13\|my_MOD10:div10_1 " "Elaborating entity \"my_MOD10\" for hierarchy \"clk50MHzto1Hz:inst13\|my_MOD10:div10_1\"" {  } { { "skeeballTimers.v" "div10_1" { Text "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/skeeballTimers.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballBalls skeeballBalls:inst10 " "Elaborating entity \"skeeballBalls\" for hierarchy \"skeeballBalls:inst10\"" {  } { { "SkeeballFinal.bdf" "inst10" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 256 848 1008 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skeeballDebounce skeeballDebounce:instDeb1 " "Elaborating entity \"skeeballDebounce\" for hierarchy \"skeeballDebounce:instDeb1\"" {  } { { "SkeeballFinal.bdf" "instDeb1" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { -304 144 288 -224 "instDeb1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk50MHzto10Hz clk50MHzto10Hz:inst10hz " "Elaborating entity \"clk50MHzto10Hz\" for hierarchy \"clk50MHzto10Hz:inst10hz\"" {  } { { "SkeeballFinal.bdf" "inst10hz" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 864 80 264 944 "inst10hz" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327338188 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 584 1040 1216 600 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 584 1040 1216 600 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 584 1040 1216 600 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 584 1040 1216 600 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 536 1040 1216 552 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 536 1040 1216 552 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 536 1040 1216 552 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 536 1040 1216 552 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 520 1040 1216 536 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 520 1040 1216 536 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 520 1040 1216 536 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 520 1040 1216 536 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 504 1040 1216 520 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SkeeballFinal.bdf" "" { Schematic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/SkeeballFinal.bdf" { { 504 1040 1216 520 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681327338803 "|SkeeballFinal|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681327338803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681327338876 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681327339136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681327339298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681327339298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681327339353 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681327339353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Implemented 323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681327339353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681327339353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681327339372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:22:19 2023 " "Processing ended: Wed Apr 12 15:22:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681327339372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681327339372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681327339372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681327339372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681327341296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681327341296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:22:20 2023 " "Processing started: Wed Apr 12 15:22:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681327341296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681327341296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SkeeballFinal -c SkeeballFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SkeeballFinal -c SkeeballFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681327341296 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681327341769 ""}
{ "Info" "0" "" "Project  = SkeeballFinal" {  } {  } 0 0 "Project  = SkeeballFinal" 0 0 "Fitter" 0 0 1681327341769 ""}
{ "Info" "0" "" "Revision = SkeeballFinal" {  } {  } 0 0 "Revision = SkeeballFinal" 0 0 "Fitter" 0 0 1681327341769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1681327341898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681327341899 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SkeeballFinal 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SkeeballFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681327341970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681327342016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681327342016 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681327342329 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681327342580 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1681327350456 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 13 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 13 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1681327350594 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1681327350594 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681327350594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681327350598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681327350599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681327350600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681327350601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681327350601 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681327350601 ""}
{ "Info" "ISTA_SDC_FOUND" "SkeeballFinal.sdc " "Reading SDC File: 'SkeeballFinal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1681327351212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1681327351215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballScore:instScore\|score\[3\] KEY\[0\] " "Register skeeballScore:instScore\|score\[3\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351218 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351218 "|SkeeballFinal|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDebounce:instDeb6\|outsig clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Register skeeballDebounce:instDeb6\|outsig is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351218 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351218 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Node: clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD5:div5_1|pstate.E"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst15\|myCount5:countforfive\|pstate.s0 clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Register highforfive:inst15\|myCount5:countforfive\|pstate.s0 is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_7|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst14\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|isHigh highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst14\|isHigh is being clocked by highforfive:inst14\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|highforfive:inst14|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst15\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst15\|isHigh highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst15\|isHigh is being clocked by highforfive:inst15\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|highforfive:inst15|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "skeeballState:inst11\|state\[1\] " "Node: skeeballState:inst11\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDisplay:instDisp\|highscore\[0\] skeeballState:inst11\|state\[1\] " "Register skeeballDisplay:instDisp\|highscore\[0\] is being clocked by skeeballState:inst11\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327351219 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1681327351219 "|SkeeballFinal|skeeballState:inst11|state[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681327351221 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1681327351221 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681327351222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681327351222 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681327351222 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1681327351222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681327351238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1681327351239 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681327351239 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1681327351304 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1681327351304 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681327351305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681327355971 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1681327356209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681327357037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681327357783 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681327358157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681327358157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681327359254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681327362938 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681327362938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681327363250 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1681327363250 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681327363250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681327363253 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681327365320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681327365350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681327365760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681327365761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681327366180 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681327368615 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681327368914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/output_files/SkeeballFinal.fit.smsg " "Generated suppressed messages file C:/Users/Brhinman20/Documents/GitHub/SkeeballFinal/output_files/SkeeballFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681327368999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6591 " "Peak virtual memory: 6591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681327369463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:22:49 2023 " "Processing ended: Wed Apr 12 15:22:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681327369463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681327369463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681327369463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681327369463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681327370776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681327370776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:22:50 2023 " "Processing started: Wed Apr 12 15:22:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681327370776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681327370776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SkeeballFinal -c SkeeballFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SkeeballFinal -c SkeeballFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681327370776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1681327372500 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681327377577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681327378004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:22:58 2023 " "Processing ended: Wed Apr 12 15:22:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681327378004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681327378004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681327378004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681327378004 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681327378603 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681327379757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681327379757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:22:58 2023 " "Processing started: Wed Apr 12 15:22:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681327379757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681327379757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SkeeballFinal -c SkeeballFinal " "Command: quartus_sta SkeeballFinal -c SkeeballFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681327379758 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681327380201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1681327381286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1681327381286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327381331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327381331 ""}
{ "Info" "ISTA_SDC_FOUND" "SkeeballFinal.sdc " "Reading SDC File: 'SkeeballFinal.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1681327381788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1681327381791 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballScore:instScore\|score\[0\] KEY\[0\] " "Register skeeballScore:instScore\|score\[0\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDebounce:instDeb0\|outsig clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Register skeeballDebounce:instDeb0\|outsig is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Node: clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD5:div5_1|pstate.E"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_7|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381794 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381794 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381795 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381795 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381795 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381795 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst14\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|isHigh highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst14\|isHigh is being clocked by highforfive:inst14\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381795 "|SkeeballFinal|highforfive:inst14|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst15\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst15\|isHigh highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst15\|isHigh is being clocked by highforfive:inst15\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381795 "|SkeeballFinal|highforfive:inst15|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "skeeballState:inst11\|state\[1\] " "Node: skeeballState:inst11\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDisplay:instDisp\|highscore\[0\] skeeballState:inst11\|state\[1\] " "Register skeeballDisplay:instDisp\|highscore\[0\] is being clocked by skeeballState:inst11\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327381795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327381795 "|SkeeballFinal|skeeballState:inst11|state[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681327381796 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681327381796 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681327381805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.653 " "Worst-case setup slack is 15.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.653               0.000 CLOCK_50  " "   15.653               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327381827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 CLOCK_50  " "    0.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327381831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327381836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327381840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.131 " "Worst-case minimum pulse width slack is 9.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.131               0.000 CLOCK_50  " "    9.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327381845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327381845 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681327381856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681327381884 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681327382808 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballScore:instScore\|score\[0\] KEY\[0\] " "Register skeeballScore:instScore\|score\[0\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382861 "|SkeeballFinal|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDebounce:instDeb0\|outsig clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Register skeeballDebounce:instDeb0\|outsig is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382861 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382861 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382861 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382861 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Node: clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD5:div5_1|pstate.E"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_7|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382862 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382862 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst14\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|isHigh highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst14\|isHigh is being clocked by highforfive:inst14\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382863 "|SkeeballFinal|highforfive:inst14|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst15\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst15\|isHigh highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst15\|isHigh is being clocked by highforfive:inst15\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382863 "|SkeeballFinal|highforfive:inst15|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "skeeballState:inst11\|state\[1\] " "Node: skeeballState:inst11\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDisplay:instDisp\|highscore\[0\] skeeballState:inst11\|state\[1\] " "Register skeeballDisplay:instDisp\|highscore\[0\] is being clocked by skeeballState:inst11\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327382863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327382863 "|SkeeballFinal|skeeballState:inst11|state[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681327382863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.513 " "Worst-case setup slack is 15.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.513               0.000 CLOCK_50  " "   15.513               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327382872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 CLOCK_50  " "    0.349               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327382876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327382880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327382883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.084 " "Worst-case minimum pulse width slack is 9.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.084               0.000 CLOCK_50  " "    9.084               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327382888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327382888 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1681327382897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681327383022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681327383749 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballScore:instScore\|score\[0\] KEY\[0\] " "Register skeeballScore:instScore\|score\[0\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDebounce:instDeb0\|outsig clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Register skeeballDebounce:instDeb0\|outsig is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Node: clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD5:div5_1|pstate.E"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_7|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383799 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383800 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383800 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383800 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst14\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|isHigh highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst14\|isHigh is being clocked by highforfive:inst14\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383800 "|SkeeballFinal|highforfive:inst14|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst15\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst15\|isHigh highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst15\|isHigh is being clocked by highforfive:inst15\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383800 "|SkeeballFinal|highforfive:inst15|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "skeeballState:inst11\|state\[1\] " "Node: skeeballState:inst11\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDisplay:instDisp\|highscore\[0\] skeeballState:inst11\|state\[1\] " "Register skeeballDisplay:instDisp\|highscore\[0\] is being clocked by skeeballState:inst11\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383800 "|SkeeballFinal|skeeballState:inst11|state[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681327383800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.977 " "Worst-case setup slack is 16.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.977               0.000 CLOCK_50  " "   16.977               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327383803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327383809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327383811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327383817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.053 " "Worst-case minimum pulse width slack is 9.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.053               0.000 CLOCK_50  " "    9.053               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327383820 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1681327383831 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballScore:instScore\|score\[0\] KEY\[0\] " "Register skeeballScore:instScore\|score\[0\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDebounce:instDeb0\|outsig clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J " "Register skeeballDebounce:instDeb0\|outsig is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Node: clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E " "Register clk50MHzto10Hz:inst10hz\|my_MOD10:div10_1\|pstate.J is being clocked by clk50MHzto10Hz:inst10hz\|my_MOD5:div5_1\|pstate.E" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto10Hz:inst10hz|my_MOD5:div5_1|pstate.E"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J " "Register highforfive:inst14\|myCount5:countforfive\|laststate.s5 is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_7|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_7\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_6|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_6\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383964 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383964 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_5|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_5\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383965 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_4|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_4\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383965 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_3|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_3\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383965 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_2|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Node: clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J " "Register clk50MHzto1Hz:inst13\|my_MOD10:div10_2\|pstate.J is being clocked by clk50MHzto1Hz:inst13\|my_MOD10:div10_1\|pstate.J" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383965 "|SkeeballFinal|clk50MHzto1Hz:inst13|my_MOD10:div10_1|pstate.J"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst14\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst14\|isHigh highforfive:inst14\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst14\|isHigh is being clocked by highforfive:inst14\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383965 "|SkeeballFinal|highforfive:inst14|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Node: highforfive:inst15\|myCount5:countforfive\|laststate.s5 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register highforfive:inst15\|isHigh highforfive:inst15\|myCount5:countforfive\|laststate.s5 " "Register highforfive:inst15\|isHigh is being clocked by highforfive:inst15\|myCount5:countforfive\|laststate.s5" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383965 "|SkeeballFinal|highforfive:inst15|myCount5:countforfive|laststate.s5"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "skeeballState:inst11\|state\[1\] " "Node: skeeballState:inst11\|state\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register skeeballDisplay:instDisp\|highscore\[0\] skeeballState:inst11\|state\[1\] " "Register skeeballDisplay:instDisp\|highscore\[0\] is being clocked by skeeballState:inst11\|state\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1681327383965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1681327383965 "|SkeeballFinal|skeeballState:inst11|state[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681327383965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.161 " "Worst-case setup slack is 17.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.161               0.000 CLOCK_50  " "   17.161               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327383969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 CLOCK_50  " "    0.135               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327383975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327383978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681327383984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.031 " "Worst-case minimum pulse width slack is 9.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.031               0.000 CLOCK_50  " "    9.031               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681327383988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681327383988 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681327385462 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681327385463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 73 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5165 " "Peak virtual memory: 5165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681327385532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:23:05 2023 " "Processing ended: Wed Apr 12 15:23:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681327385532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681327385532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681327385532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681327385532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus Prime Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681327386220 ""}
