[
    {
        "commit": "16ac058a58647780aee2c5e31a7057cdde8ece5c",
        "name": "soc-iofpga-sifive",
        "source": "git@github.com:sifive/soc-iofpga-sifive.git"
    },
    {
        "commit": "50b9d6ffdfbff683fa25045d7f1ef3585a34f2dc",
        "name": "api-generator-sifive",
        "source": "git@github.com:sifive/api-generator-sifive.git"
    },
    {
        "commit": "1f6ac273be2a3fd0d1ca0ff2207801d5d49e52a5",
        "name": "fpga-shells",
        "source": "git@github.com:sifive/fpga-shells.git"
    },
    {
        "commit": "4374e58fc282f9670605ce5a741436d18242e520",
        "name": "sifive-blocks",
        "source": "git@github.com:sifive/sifive-blocks.git"
    },
    {
        "commit": "50de8a34c19c12de5066cd7ada50ebb5f5b2ea26",
        "name": "rocket-chip",
        "source": "git@github.com:chipsalliance/rocket-chip.git"
    },
    {
        "commit": "7d3f880937087f9518241d6c81b240c53763b429",
        "name": "block-inclusivecache-sifive",
        "source": "git@github.com:sifive/block-inclusivecache-sifive.git"
    }
]
