
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102548                       # Number of seconds simulated
sim_ticks                                102547768887                       # Number of ticks simulated
final_tick                               632185486197                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127392                       # Simulator instruction rate (inst/s)
host_op_rate                                   161084                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5919801                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915088                       # Number of bytes of host memory used
host_seconds                                 17322.84                       # Real time elapsed on the host
sim_insts                                  2206790852                       # Number of instructions simulated
sim_ops                                    2790426058                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       452992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       211072                       # Number of bytes read from this memory
system.physmem.bytes_read::total               667136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       663424                       # Number of bytes written to this memory
system.physmem.bytes_written::total            663424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3539                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1649                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5212                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5183                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5183                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4417375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2058280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6505612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17475                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29957                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6469414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6469414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6469414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4417375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2058280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               12975026                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245917912                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21384832                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17421456                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906062                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8445569                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8104156                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231079                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86456                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192930681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120290381                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21384832                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10335235                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25416683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5671835                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7154655                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11797459                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229239552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       203822869     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2720780      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135199      0.93%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293771      1.00%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955261      0.85%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1087943      0.47%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          748298      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939073      0.85%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12536358      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229239552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086959                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489149                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190671544                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9452858                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25267240                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116903                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3731003                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642261                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6530                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145205864                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51712                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3731003                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190930189                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6272356                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2059851                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25132223                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1113918                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144992500                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429548                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2979                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202884895                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675721299                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675721299                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34434189                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32627                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16547                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3592139                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13941957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7840535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294525                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1716999                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144474118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137148911                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        78495                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20015385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41355027                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229239552                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598278                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303372                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171398308     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24370181     10.63%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12307960      5.37%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7991173      3.49%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6575644      2.87%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2578592      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183584      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780629      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53481      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229239552                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962669     75.28%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146794     11.48%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169248     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113719819     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007195      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13604774      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7801043      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137148911                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557702                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278711                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009324                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504894580                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164522829                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133345495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138427622                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147716                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1790357                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          701                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       130969                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3731003                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5548726                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       300845                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144506744                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          172                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13941957                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7840535                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16546                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        236625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12474                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          701                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136854                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062597                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199451                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134567656                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477593                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581255                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21278326                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209287                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7800733                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547206                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133348706                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133345495                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79195247                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213433132                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.542236                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371054                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22049503                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927210                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225508549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543067                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175735437     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23323933     10.34%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10817263      4.80%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820753      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657949      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1548308      0.69%     97.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534607      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097725      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972574      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225508549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972574                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367051841                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292762795                       # The number of ROB writes
system.switch_cpus0.timesIdled                2834991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16678360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459179                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459179                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406640                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406640                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608357756                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183740645                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137893987                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245917912                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22315552                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18092527                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2056387                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9138576                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8451940                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2422381                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96964                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193351773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124413984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22315552                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10874321                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27390896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6273843                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3509900                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11949617                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2054722                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228443532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.669113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201052636     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1908337      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3464959      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3209058      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2037303      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1673871      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          958966      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          990517      0.43%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13147885      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228443532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090744                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.505917                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191385439                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5494120                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27325796                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47432                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4190740                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3873579                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152752678                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4190740                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191874538                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1235565                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3137958                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26853976                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1150750                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152622228                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        189364                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       496389                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    216455108                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    710939144                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    710939144                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178144183                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38310920                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35081                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17540                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4253419                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14422872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7453122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84394                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1651518                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151625558                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35080                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143156700                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       120783                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22910751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48269353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    228443532                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299715                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166721249     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26119602     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14052411      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7125756      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8493832      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2753805      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2574536      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       455289      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147052      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228443532                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         431312     59.47%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        150904     20.81%     80.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143074     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120389132     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2052443      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17541      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13268416      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7429168      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143156700                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.582132                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             725290                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    515603005                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    174571606                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140063285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143881990                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       276860                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2809730                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96276                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4190740                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         836638                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       118285                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151660638                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14422872                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7453122                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17540                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102848                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1096783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1146832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2243615                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141095184                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12801240                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2061516                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20230243                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19917870                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7429003                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.573749                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140063321                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140063285                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80824401                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225179383                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.569553                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358933                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103750648                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127747181                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23913770                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2082474                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224252792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170454405     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24766004     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12846613      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4125918      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5673050      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1900756      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1100793      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       972565      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2412688      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224252792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103750648                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127747181                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18969985                       # Number of memory references committed
system.switch_cpus1.commit.loads             11613139                       # Number of loads committed
system.switch_cpus1.commit.membars              17540                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18438909                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115090352                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2634736                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2412688                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           373501055                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          307512676                       # The number of ROB writes
system.switch_cpus1.timesIdled                2998069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17474380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103750648                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127747181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103750648                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.370278                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.370278                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.421891                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.421891                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       634588938                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196004307                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140933157                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35080                       # number of misc regfile writes
system.l20.replacements                          3549                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1188039                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69085                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.196772                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43732.224648                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.291899                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1840.680028                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           156.617040                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19797.186385                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.667301                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000142                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.028087                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002390                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.302081                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91495                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91495                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43314                       # number of Writeback hits
system.l20.Writeback_hits::total                43314                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91495                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91495                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91495                       # number of overall hits
system.l20.overall_hits::total                  91495                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3539                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3549                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3539                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3549                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3539                       # number of overall misses
system.l20.overall_misses::total                 3549                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2001463                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    720684447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722685910                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2001463                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    720684447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722685910                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2001463                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    720684447                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722685910                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95034                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95044                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43314                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43314                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95034                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95044                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95034                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95044                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.037239                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.037341                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.037239                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.037341                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.037239                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.037341                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 200146.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203640.702741                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203630.856579                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 200146.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203640.702741                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203630.856579                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 200146.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203640.702741                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203630.856579                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3520                       # number of writebacks
system.l20.writebacks::total                     3520                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3539                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3549                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3539                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3549                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3539                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3549                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1401042                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    508417758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    509818800                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1401042                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    508417758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    509818800                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1401042                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    508417758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    509818800                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.037239                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.037341                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.037239                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.037341                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.037239                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.037341                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 140104.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143661.417915                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143651.394759                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 140104.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143661.417915                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143651.394759                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 140104.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143661.417915                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143651.394759                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1663                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          489907                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67199                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.290391                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42176.109648                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996808                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   849.893544                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  195                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data                22301                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.643556                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012968                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.340286                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38815                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38815                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12193                       # number of Writeback hits
system.l21.Writeback_hits::total                12193                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38815                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38815                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38815                       # number of overall hits
system.l21.overall_hits::total                  38815                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1649                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1663                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1649                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1663                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1649                       # number of overall misses
system.l21.overall_misses::total                 1663                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2758936                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    340333640                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      343092576                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2758936                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    340333640                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       343092576                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2758936                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    340333640                       # number of overall miss cycles
system.l21.overall_miss_latency::total      343092576                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40464                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40478                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12193                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12193                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40464                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40478                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40464                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40478                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.040752                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.041084                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.040752                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.041084                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.040752                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.041084                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 206387.895694                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 206309.426338                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 206387.895694                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 206309.426338                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 206387.895694                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 206309.426338                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1663                       # number of writebacks
system.l21.writebacks::total                     1663                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1649                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1663                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1649                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1663                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1649                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1663                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    241172730                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    243086506                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    241172730                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    243086506                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    241172730                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    243086506                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.040752                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.041084                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.040752                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.041084                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.040752                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.041084                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146253.929654                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 146173.485268                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 146253.929654                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 146173.485268                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 146253.929654                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 146173.485268                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.291894                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011805099                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849735.098720                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.291894                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014891                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11797449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11797449                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11797449                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11797449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11797449                       # number of overall hits
system.cpu0.icache.overall_hits::total       11797449                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2189463                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2189463                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2189463                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2189463                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2189463                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2189463                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11797459                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11797459                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11797459                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11797459                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11797459                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11797459                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 218946.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 218946.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 218946.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 218946.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 218946.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 218946.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2084463                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2084463                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2084463                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2084463                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2084463                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2084463                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 208446.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 208446.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 208446.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 208446.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 208446.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 208446.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95034                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966922                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95290                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.060468                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.582034                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.417966                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916336                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083664                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382739                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16378                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16378                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059971                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059971                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059971                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059971                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       395623                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       395623                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       395703                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        395703                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       395703                       # number of overall misses
system.cpu0.dcache.overall_misses::total       395703                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32774396164                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32774396164                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10903761                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10903761                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32785299925                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32785299925                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32785299925                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32785299925                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10778362                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10778362                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18455674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18455674                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18455674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18455674                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036705                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036705                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021441                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021441                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021441                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021441                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82842.494405                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82842.494405                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 136297.012500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 136297.012500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82853.301403                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82853.301403                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82853.301403                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82853.301403                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43314                       # number of writebacks
system.cpu0.dcache.writebacks::total            43314                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       300589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       300589                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       300669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       300669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       300669                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       300669                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95034                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95034                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95034                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6963336869                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6963336869                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6963336869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6963336869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6963336869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6963336869                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005149                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005149                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005149                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005149                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73272.059147                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73272.059147                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73272.059147                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73272.059147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73272.059147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73272.059147                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996799                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014997454                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192219.123110                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996799                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11949602                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11949602                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11949602                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11949602                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11949602                       # number of overall hits
system.cpu1.icache.overall_hits::total       11949602                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3332484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3332484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3332484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3332484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3332484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3332484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11949617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11949617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11949617                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11949617                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11949617                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11949617                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 222165.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 222165.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 222165.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2886336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2886336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2886336                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206166.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40464                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169166579                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40720                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4154.385535                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.003245                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.996755                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910169                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089831                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9619982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9619982                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7323527                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7323527                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17540                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17540                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17540                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17540                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16943509                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16943509                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16943509                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16943509                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121698                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121698                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121698                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121698                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11103707904                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11103707904                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11103707904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11103707904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11103707904                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11103707904                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9741680                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9741680                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7323527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7323527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17065207                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17065207                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17065207                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17065207                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012493                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007131                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007131                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91239.855248                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91239.855248                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 91239.855248                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91239.855248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 91239.855248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91239.855248                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12193                       # number of writebacks
system.cpu1.dcache.writebacks::total            12193                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81234                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81234                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40464                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40464                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40464                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40464                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2885437281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2885437281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2885437281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2885437281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2885437281                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2885437281                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002371                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002371                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71308.750519                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71308.750519                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71308.750519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71308.750519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71308.750519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71308.750519                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
