
---------- Begin Simulation Statistics ----------
final_tick                                  463966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102584                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858876                       # Number of bytes of host memory used
host_op_rate                                   102967                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.75                       # Real time elapsed on the host
host_tick_rate                               47594389                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1003756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000464                       # Number of seconds simulated
sim_ticks                                   463966500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.726161                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  173713                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               174190                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               844                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            175218                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              134                       # Number of indirect misses.
system.cpu.branchPred.lookups                  183670                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         9619                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       154197                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         4842                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       158974                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           65                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            9                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          763                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2           46                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4           40                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          275                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          136                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           60                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          145                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          215                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          206                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          128                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          299                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          248                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          263                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          108                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          116                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          294                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          258                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20           36                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           76                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24           61                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26           62                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28           79                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          269                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           10                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          142                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       159067                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          285                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          650                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           48                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6           40                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7           64                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          301                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9           52                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          248                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          125                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12           68                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          149                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          212                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          308                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          133                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          183                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          249                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          270                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          165                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          329                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24           36                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26           82                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28           95                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          107                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         3403                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           40                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          100                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    2727                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    507132                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   507438                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               649                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     171144                       # Number of branches committed
system.cpu.commit.bw_lim_events                 19230                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           40539                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000213                       # Number of instructions committed
system.cpu.commit.committedOps                1003967                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       891530                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.126117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.219871                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       650701     72.99%     72.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        52797      5.92%     78.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        32204      3.61%     82.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21703      2.43%     84.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7692      0.86%     85.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7047      0.79%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        99282     11.14%     97.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          874      0.10%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        19230      2.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       891530                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2417                       # Number of function calls committed.
system.cpu.commit.int_insts                    840106                       # Number of committed integer instructions.
system.cpu.commit.loads                        310680                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           533766     53.17%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             449      0.04%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          310680     30.95%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159002     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1003967                       # Class of committed instruction
system.cpu.commit.refs                         469682                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       248                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1003756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.927932                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.927932                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                713461                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   202                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               170925                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1055068                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    40149                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    102411                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    990                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   670                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 40070                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      183670                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     15255                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        872161                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   392                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1072586                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2370                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.197934                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              23707                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             176441                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.155886                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             897081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.201933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.336465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   692458     77.19%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4126      0.46%     77.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23115      2.58%     80.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1334      0.15%     80.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25122      2.80%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      897      0.10%     83.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   139169     15.51%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2994      0.33%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7866      0.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               897081                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  729                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   177146                       # Number of branches executed
system.cpu.iew.exec_nop                           257                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.156592                       # Inst execution rate
system.cpu.iew.exec_refs                       519344                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     164447                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5056                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                321924                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               294                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               164988                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1044518                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                354897                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               855                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1073241                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 17069                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    990                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 17094                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          8383                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              522                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11235                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5981                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          446                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1269546                       # num instructions consuming a value
system.cpu.iew.wb_count                       1033965                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530245                       # average fanout of values written-back
system.cpu.iew.wb_producers                    673170                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.114266                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1039294                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1392509                       # number of integer regfile reads
system.cpu.int_regfile_writes                  700174                       # number of integer regfile writes
system.cpu.ipc                               1.077665                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.077665                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                553864     51.57%     51.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  501      0.05%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               355062     33.06%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              164583     15.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1074097                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18272                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017011                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     123      0.67%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18071     98.90%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    75      0.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1092056                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3062983                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1033689                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1084351                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1044228                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1074097                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  33                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           40478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                56                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        897081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.197324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.167127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              639583     71.30%     71.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33403      3.72%     75.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24407      2.72%     77.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               35269      3.93%     81.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               51684      5.76%     87.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               56013      6.24%     93.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5377      0.60%     94.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               43750      4.88%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7595      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          897081                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.157514                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    308                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                619                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          276                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               424                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2492                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2394                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               321924                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              164988                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  865847                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     65                       # number of misc regfile writes
system.cpu.numCycles                           927934                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   23218                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1166751                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3317                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    60184                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   8163                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1892164                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1047728                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1217345                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    122048                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 674293                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    990                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                686442                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    50538                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1368066                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4199                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 96                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    219619                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              409                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1912854                       # The number of ROB reads
system.cpu.rob.rob_writes                     2094604                       # The number of ROB writes
system.cpu.timesIdled                             311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      318                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      92                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        21334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        43517                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                464                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18836                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           464                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        41424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1235136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1235136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22125                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31087500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           98420500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18851                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          119                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2825                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2825                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        64876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 65697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2571264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2599168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            22183                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  22182    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22183                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           43015500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29867500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            577500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   48                       # number of demand (read+write) hits
system.l2.demand_hits::total                       56                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                  48                       # number of overall hits
system.l2.overall_hits::total                      56                       # number of overall hits
system.l2.demand_misses::.cpu.inst                377                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18925                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               377                       # number of overall misses
system.l2.overall_misses::.cpu.data             18925                       # number of overall misses
system.l2.overall_misses::total                 19302                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30084500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1436692500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1466777000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30084500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1436692500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1466777000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            18973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           18973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997107                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997107                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79799.734748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75915.059445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75990.933582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79799.734748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75915.059445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75990.933582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26314500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1247472500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1273787000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26314500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1247472500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1273787000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997107                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997107                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69799.734748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65916.644650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65992.487825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69799.734748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65916.644650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65992.487825                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21206                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21206                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18838                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1428903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1428903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75852.160527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75852.160527                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1240553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1240553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65853.753052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65853.753052                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30084500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30084500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79799.734748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79799.734748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69799.734748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69799.734748                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.731092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.731092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89534.482759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89534.482759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.731092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.731092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79534.482759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79534.482759                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2825                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2825                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     54259000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     54259000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19206.725664                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19206.725664                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11222.269262                       # Cycle average of tags in use
system.l2.tags.total_refs                       40688                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22124                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.839089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2583.087120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       362.014998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8277.167144                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.078830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.252599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.342476                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         22124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        17449                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.675171                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    370252                       # Number of tag accesses
system.l2.tags.data_accesses                   370252                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1211008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1235136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19299                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          52003755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2610119481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2662123235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     52003755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52003755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         52003755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2610119481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2662123235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19300                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    115628000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   96500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               477503000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5991.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24741.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17926                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19300                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    899.589221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   780.016617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.557773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           61      4.44%      4.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55      4.01%      8.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      3.20%     11.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      0.66%     12.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      2.40%     14.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.44%     15.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.82%     16.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.44%     17.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1134     82.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1373                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1235200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1235200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2662.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2662.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     463952000                       # Total gap between requests
system.mem_ctrls.avgGap                      24038.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1211072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 52003754.581419132650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2610257421.602637290955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10808750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    466694250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28670.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24662.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    92.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5069400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2690655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            70093380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        117849210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         78922080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          310888485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        670.066664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    200539250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    248087250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4740960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2519880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            67701480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        110516730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         85096800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          306839610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        661.340011                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    216684000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    231942500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        14752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14752                       # number of overall hits
system.cpu.icache.overall_hits::total           14752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          503                       # number of overall misses
system.cpu.icache.overall_misses::total           503                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38236998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38236998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38236998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38236998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032973                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032973                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032973                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032973                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76017.888668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76017.888668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76017.888668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76017.888668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           51                       # number of writebacks
system.cpu.icache.writebacks::total                51                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30755499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30755499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30755499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30755499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025238                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025238                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025238                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025238                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79884.412987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79884.412987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79884.412987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79884.412987                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           503                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38236998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38236998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76017.888668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76017.888668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30755499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30755499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025238                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79884.412987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79884.412987                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           322.204782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.316883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   322.204782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.629306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.629306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30895                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       326918                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           326918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       326923                       # number of overall hits
system.cpu.dcache.overall_hits::total          326923                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       152895                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         152895                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       152897                       # number of overall misses
system.cpu.dcache.overall_misses::total        152897                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9649773141                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9649773141                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9649773141                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9649773141                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       479813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       479813                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       479820                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       479820                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.318655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.318655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.318655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.318655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63113.726028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63113.726028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63112.900456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63112.900456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       622929                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.428621                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21206                       # number of writebacks
system.cpu.dcache.writebacks::total             21206                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131099                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        21796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21798                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1557818510                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1557818510                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1558017510                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1558017510                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045430                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71472.678932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71472.678932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71475.250482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71475.250482                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       320485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          320485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17487500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17487500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       320827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       320827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51133.040936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51133.040936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69376.068376                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69376.068376                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       149730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       149730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9539526625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9539526625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       156163                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       156163                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.958806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.958806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63711.524912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63711.524912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       130874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       130874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1459765494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1459765494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.120746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.120746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77416.498409                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77416.498409                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.285714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.285714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       199000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       199000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     92759016                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     92759016                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32858.312434                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32858.312434                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     89936016                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     89936016                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31858.312434                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31858.312434                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           492.463211                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              348752                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.001468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   492.463211                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.961842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            981503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           981503                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    463966500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    463966500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
