irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on Nov 09, 2020 at 12:21:17 CST
irun
	/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv
	+incdir+/home/eric/Documents/VLSI/Hw2/N26091530/./src+/home/eric/Documents/VLSI/Hw2/N26091530/./src/AXI+/home/eric/Documents/VLSI/Hw2/N26091530/./include+/home/eric/Documents/VLSI/Hw2/N26091530/./sim
	+define+prog1
	-define CYCLE=10.0
	-define MAX=6000000
	+access+r
	+prog_path=/home/eric/Documents/VLSI/Hw2/N26091530/./sim/prog1

   User defined plus("+") options:
	+prog_path=/home/eric/Documents/VLSI/Hw2/N26091530/./sim/prog1

file: /home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv
`define CYCLE 10.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,43|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw2/N26091530/./sim/top_tb.sv,65|12): System function '$fscanf' invoked as a task. Return value will be ignored.
ncvlog: *W,SPDUSD: Include directory /home/eric/Documents/VLSI/Hw2/N26091530/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		shift_left
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 52      46
		Registers:              445     412
		Scalar wires:           556       -
		Vectored wires:         301       -
		Always blocks:           71      64
		Initial blocks:           2       2
		Cont. assignments:      120     115
		Pseudo assignments:     252     220
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.shift_left:sv
Loading snapshot worklib.shift_left:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /opt/CIC/Cadence/INCISIV/INCISIVE_15.20.039/tools/inca/files/ncsimrc
ncsim> run

Done

DM[   0] = 8289dcd4, pass
DM[   1] = 8321141e, pass
DM[   2] = 8821e4e6, pass
DM[   3] = 93c394af, pass
DM[   4] = 9945ec90, pass
DM[   5] = 9b8f539f, pass
DM[   6] = a0e76a40, pass
DM[   7] = a0f86183, pass
DM[   8] = a5215048, pass
DM[   9] = a7c5f844, pass
DM[  10] = ac5bd4fb, pass
DM[  11] = b2359038, pass
DM[  12] = b85d8b73, pass
DM[  13] = b93c8233, pass
DM[  14] = bae08a03, pass
DM[  15] = bd5e4bd7, pass
DM[  16] = bd5edab7, pass
DM[  17] = c61ca276, pass
DM[  18] = cf5a57d3, pass
DM[  19] = d224c003, pass
DM[  20] = d4c79403, pass
DM[  21] = d7592630, pass
DM[  22] = d9fa04b1, pass
DM[  23] = df64795f, pass
DM[  24] = e0525a79, pass
DM[  25] = e37bf38b, pass
DM[  26] = e383caf0, pass
DM[  27] = e567e6fa, pass
DM[  28] = e5dbb3d0, pass
DM[  29] = eb927eff, pass
DM[  30] = ec6ae85d, pass
DM[  31] = edf3f250, pass
DM[  32] = fe2e1a6b, pass
DM[  33] = fe3bc3c8, pass
DM[  34] = 00000000, pass
DM[  35] = 00ec1335, pass
DM[  36] = 0338c9f7, pass
DM[  37] = 0436d51b, pass
DM[  38] = 066530b5, pass
DM[  39] = 13b1082d, pass
DM[  40] = 19383740, pass
DM[  41] = 19bf169b, pass
DM[  42] = 1f19454a, pass
DM[  43] = 1ffeb1ab, pass
DM[  44] = 24177e3f, pass
DM[  45] = 261e16ba, pass
DM[  46] = 2cad0c4b, pass
DM[  47] = 2e8d0ffb, pass
DM[  48] = 2fa4d86c, pass
DM[  49] = 30ef1ded, pass
DM[  50] = 36eaeb26, pass
DM[  51] = 37ff1409, pass
DM[  52] = 3afa563c, pass
DM[  53] = 3d8248a2, pass
DM[  54] = 3ea994d9, pass
DM[  55] = 44f808d3, pass
DM[  56] = 4db52726, pass
DM[  57] = 514c9dfd, pass
DM[  58] = 55507b33, pass
DM[  59] = 55f54ad2, pass
DM[  60] = 5d2b5714, pass
DM[  61] = 5fc5592e, pass
DM[  62] = 5fd797ec, pass
DM[  63] = 75fef64b, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 11786595 NS + 2
../sim/top_tb.sv:87     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s039: Exiting on Nov 09, 2020 at 12:21:21 CST  (total: 00:00:04)
