
---------- Begin Simulation Statistics ----------
final_tick                                 6363451500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65778                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887908                       # Number of bytes of host memory used
host_op_rate                                   128551                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   152.03                       # Real time elapsed on the host
host_tick_rate                               41857391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006363                       # Number of seconds simulated
sim_ticks                                  6363451500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11635289                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7141891                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.272690                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.272690                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1068432                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   517393                       # number of floating regfile writes
system.cpu.idleCycles                          468670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               116513                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2218894                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.758059                       # Inst execution rate
system.cpu.iew.exec_refs                      4239019                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1643021                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  853528                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2762979                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                393                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8381                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1809076                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24016504                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2595998                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            214766                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22374644                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6811                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                675987                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 104929                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                685339                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1027                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        87524                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28989                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26993057                       # num instructions consuming a value
system.cpu.iew.wb_count                      22225637                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.597119                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16118058                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.746351                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22313195                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32548360                       # number of integer regfile reads
system.cpu.int_regfile_writes                17721042                       # number of integer regfile writes
system.cpu.ipc                               0.785737                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.785737                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            413095      1.83%      1.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17405008     77.05%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57851      0.26%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40468      0.18%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25705      0.11%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14893      0.07%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               155749      0.69%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68959      0.31%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93512      0.41%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               8719      0.04%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             105      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2440624     10.80%     91.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1322675      5.86%     97.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          200010      0.89%     98.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         341824      1.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22589414                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  979063                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1907705                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       895454                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1357479                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      507758                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022478                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  417700     82.26%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13183      2.60%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    368      0.07%     84.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   794      0.16%     85.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  137      0.03%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18374      3.62%     88.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17770      3.50%     92.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22005      4.33%     96.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17420      3.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21705014                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           56089549                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21330183                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          27133133                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24011099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22589414                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5405                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4473146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             52438                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4422                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5664170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12258234                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.842795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.428443                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6637923     54.15%     54.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              736406      6.01%     60.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              825231      6.73%     66.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              871829      7.11%     74.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              874969      7.14%     81.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              749844      6.12%     87.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              846757      6.91%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              464779      3.79%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              250496      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12258234                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.774934                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            124911                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           180457                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2762979                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1809076                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8866561                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12726904                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          520                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       206493                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1250                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2720550                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2025696                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            104347                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1119107                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1103448                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.600759                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  213456                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 48                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          125583                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              90493                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            35090                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         7056                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4294427                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             98233                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11650610                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.677446                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.679620                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6918783     59.39%     59.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1048111      9.00%     68.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          715842      6.14%     74.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          875840      7.52%     82.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          313733      2.69%     84.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          189332      1.63%     86.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          179085      1.54%     87.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          119221      1.02%     88.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1290663     11.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11650610                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1290663                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3428644                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3428644                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3447403                       # number of overall hits
system.cpu.dcache.overall_hits::total         3447403                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       169157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169786                       # number of overall misses
system.cpu.dcache.overall_misses::total        169786                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9604986493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9604986493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9604986493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9604986493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3597801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3597801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3617189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3617189                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56781.489935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56781.489935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56571.133621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56571.133621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       137238                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2705                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.734935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.090909                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46891                       # number of writebacks
system.cpu.dcache.writebacks::total             46891                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99656                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99656                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69867                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4269647493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4269647493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4280414993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4280414993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019318                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019318                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019315                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61432.892951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61432.892951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61265.189474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61265.189474                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69346                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2050541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       132315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6943760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6943760500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2182856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2182856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52479.012206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52479.012206                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32766                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1651009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1651009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015011                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50387.871574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50387.871574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378103                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2661225993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2661225993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026038                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72233.483334                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72233.483334                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2618638493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618638493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71284.564938                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71284.564938                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18759                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18759                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          629                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          629                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19388                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19388                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.032443                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.032443                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          366                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          366                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10767500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10767500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29419.398907                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29419.398907                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.324929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3517270                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.348851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.324929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7304236                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7304236                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2267862                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6130853                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3381791                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                372799                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 104929                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1065641                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7616                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25325339                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 37771                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2595930                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1647351                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5438                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6663                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2756773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13589191                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2720550                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1407397                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9376053                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  224682                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1419                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11370                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          183                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1881060                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 35023                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12258234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.154205                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.276907                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8059107     65.74%     65.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   217329      1.77%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   250457      2.04%     69.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   246158      2.01%     71.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   310379      2.53%     74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   272779      2.23%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   319951      2.61%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   231678      1.89%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2350396     19.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12258234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213764                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.067753                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1842603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1842603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1842603                       # number of overall hits
system.cpu.icache.overall_hits::total         1842603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        38455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        38455                       # number of overall misses
system.cpu.icache.overall_misses::total         38455                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1123291498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1123291498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1123291498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1123291498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1881058                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1881058                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1881058                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1881058                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29210.544741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29210.544741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29210.544741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29210.544741                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2182                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.590909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        33379                       # number of writebacks
system.cpu.icache.writebacks::total             33379                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4554                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4554                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4554                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4554                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33901                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33901                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33901                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33901                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    921180998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    921180998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    921180998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    921180998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27172.679213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27172.679213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27172.679213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27172.679213                       # average overall mshr miss latency
system.cpu.icache.replacements                  33379                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1842603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1842603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        38455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38455                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1123291498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1123291498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1881058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1881058                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29210.544741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29210.544741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4554                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4554                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33901                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    921180998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    921180998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27172.679213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27172.679213                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.623813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1876504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33901                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.352467                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.623813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3796017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3796017                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1882868                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2628                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      391715                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  553395                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1058                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1027                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 398249                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1086                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2018                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6363451500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 104929                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2454369                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1895068                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3496                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3544896                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4255476                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24845628                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24458                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 264848                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14654                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3910801                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28475850                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    61593606                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36871598                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1277327                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6053400                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     100                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1720098                       # count of insts added to the skid buffer
system.cpu.rob.reads                         34120695                       # The number of ROB reads
system.cpu.rob.writes                        48287475                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                26298                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16011                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42309                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               26298                       # number of overall hits
system.l2.overall_hits::.cpu.data               16011                       # number of overall hits
system.l2.overall_hits::total                   42309                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53847                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61437                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7590                       # number of overall misses
system.l2.overall_misses::.cpu.data             53847                       # number of overall misses
system.l2.overall_misses::total                 61437                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    591158500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4003204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4594362500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    591158500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4003204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4594362500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.223973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.770806                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.592187                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.223973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.770806                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.592187                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77886.495389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74344.048879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74781.686931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77886.495389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74344.048879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74781.686931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31946                       # number of writebacks
system.l2.writebacks::total                     31946                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61427                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61427                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    512776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3453217250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3965993250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    512776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3453217250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3965993250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.223678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.770806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.592090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.223678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.770806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.592090                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67648.548813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64130.169740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64564.332460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67648.548813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64130.169740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64564.332460                       # average overall mshr miss latency
system.l2.replacements                          54469                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46891                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        32996                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            32996                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        32996                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        32996                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1555                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35178                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2545987500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2545987500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72374.424356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72374.424356                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2186476750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2186476750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62154.663426                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62154.663426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          26298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    591158500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    591158500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.223973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.223973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77886.495389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77886.495389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7580                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7580                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    512776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512776000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.223678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67648.548813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67648.548813                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1457216500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1457216500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.563592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.563592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78055.412716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78055.412716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18669                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1266740500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1266740500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.563592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67852.616637                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67852.616637                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7951.741213                       # Cycle average of tags in use
system.l2.tags.total_refs                      206006                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.287627                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.123301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1193.319933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6544.297979                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.798864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5694                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1710837                       # Number of tag accesses
system.l2.tags.data_accesses                  1710837                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000398297750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31946                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61427                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31946                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.635240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.943259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.303285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1939     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.442555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.418870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1536     79.13%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      1.80%     80.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              305     15.71%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      2.68%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.57%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3931328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2044544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    617.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    321.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6335972000                       # Total gap between requests
system.mem_ctrls.avgGap                      67856.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       485120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3445888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2042560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76235357.494278073311                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 541512416.649989366531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 320983038.842992663383                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7580                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53847                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31946                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    262608250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1676282000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 143054305750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34644.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31130.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4478003.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       485120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3446208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3931328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       485120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       485120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2044544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2044544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7580                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53847                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31946                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31946                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76235357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    541562704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        617798061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76235357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76235357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    321294819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       321294819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    321294819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76235357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    541562704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       939092881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61422                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31915                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1823                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               787227750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307110000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1938890250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12816.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31566.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47508                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21895                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.585025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.107804                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.904698                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10458     43.70%     43.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6265     26.18%     69.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2338      9.77%     79.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1098      4.59%     84.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          689      2.88%     87.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          481      2.01%     89.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          363      1.52%     90.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          258      1.08%     91.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1984      8.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3931008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2042560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              617.747774                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              320.983039                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        91070700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48405225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224453040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87095700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 502160880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2338949970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    473923680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3766059195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.826495                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1204736500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4946295000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79818060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42424305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214100040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79500600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 502160880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2261424270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    539208480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3718636635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.374162                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1371616000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4779415500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31946                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21286                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35178                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35178                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26249                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176086                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176086                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176086                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5975872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5975872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5975872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61427                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61427    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61427                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60610750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76783750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             67026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33379                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44978                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33901                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       101168                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       209080                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                310248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4305088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7471936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11777024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54482                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2045376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105258                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 156464     98.88%     98.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1773      1.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158237                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6363451500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          183516500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50876949                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104804474                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
