INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Utente/Desktop/FUNZIONE SENO IN VIRGOLA FISSA/FUNZIONE SENO IN VIRGOLA FISSA.sim/sim_1/synth/timing/xsim/TB_sine_calculator_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_calculator
INFO: [VRFC 10-311] analyzing module glbl
