// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/29/2016 12:47:07"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module in_FSM (
	in_priority,
	in_lo_overflow,
	in_hi_overflow,
	in_ctrl_ctrl,
	out_m_discard_en,
	out_wren,
	out_priority,
	clk_phy,
	clk_sys,
	reset,
	controli,
	wrend,
	wrenc,
	datai,
	datao,
	controlo,
	stop,
	db_ctrlm,
	db_last,
	db_lastm,
	db_txen,
	db_txone,
	db_pakavail);
input 	in_priority;
input 	in_lo_overflow;
input 	in_hi_overflow;
input 	in_ctrl_ctrl;
output 	out_m_discard_en;
output 	out_wren;
output 	out_priority;
input 	clk_phy;
input 	clk_sys;
input 	reset;
input 	[23:0] controli;
input 	wrend;
input 	wrenc;
input 	[7:0] datai;
output 	[7:0] datao;
output 	[23:0] controlo;
output 	stop;
output 	[23:0] db_ctrlm;
output 	db_last;
output 	db_lastm;
output 	db_txen;
output 	db_txone;
output 	db_pakavail;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \out_m_discard_en~output_o ;
wire \out_wren~output_o ;
wire \out_priority~output_o ;
wire \datao[0]~output_o ;
wire \datao[1]~output_o ;
wire \datao[2]~output_o ;
wire \datao[3]~output_o ;
wire \datao[4]~output_o ;
wire \datao[5]~output_o ;
wire \datao[6]~output_o ;
wire \datao[7]~output_o ;
wire \controlo[0]~output_o ;
wire \controlo[1]~output_o ;
wire \controlo[2]~output_o ;
wire \controlo[3]~output_o ;
wire \controlo[4]~output_o ;
wire \controlo[5]~output_o ;
wire \controlo[6]~output_o ;
wire \controlo[7]~output_o ;
wire \controlo[8]~output_o ;
wire \controlo[9]~output_o ;
wire \controlo[10]~output_o ;
wire \controlo[11]~output_o ;
wire \controlo[12]~output_o ;
wire \controlo[13]~output_o ;
wire \controlo[14]~output_o ;
wire \controlo[15]~output_o ;
wire \controlo[16]~output_o ;
wire \controlo[17]~output_o ;
wire \controlo[18]~output_o ;
wire \controlo[19]~output_o ;
wire \controlo[20]~output_o ;
wire \controlo[21]~output_o ;
wire \controlo[22]~output_o ;
wire \controlo[23]~output_o ;
wire \stop~output_o ;
wire \db_ctrlm[0]~output_o ;
wire \db_ctrlm[1]~output_o ;
wire \db_ctrlm[2]~output_o ;
wire \db_ctrlm[3]~output_o ;
wire \db_ctrlm[4]~output_o ;
wire \db_ctrlm[5]~output_o ;
wire \db_ctrlm[6]~output_o ;
wire \db_ctrlm[7]~output_o ;
wire \db_ctrlm[8]~output_o ;
wire \db_ctrlm[9]~output_o ;
wire \db_ctrlm[10]~output_o ;
wire \db_ctrlm[11]~output_o ;
wire \db_ctrlm[12]~output_o ;
wire \db_ctrlm[13]~output_o ;
wire \db_ctrlm[14]~output_o ;
wire \db_ctrlm[15]~output_o ;
wire \db_ctrlm[16]~output_o ;
wire \db_ctrlm[17]~output_o ;
wire \db_ctrlm[18]~output_o ;
wire \db_ctrlm[19]~output_o ;
wire \db_ctrlm[20]~output_o ;
wire \db_ctrlm[21]~output_o ;
wire \db_ctrlm[22]~output_o ;
wire \db_ctrlm[23]~output_o ;
wire \db_last~output_o ;
wire \db_lastm~output_o ;
wire \db_txen~output_o ;
wire \db_txone~output_o ;
wire \db_pakavail~output_o ;
wire \clk_sys~input_o ;
wire \in_ctrl_ctrl~input_o ;
wire \in_priority~input_o ;
wire \in_hi_overflow~input_o ;
wire \in_lo_overflow~input_o ;
wire \out_m_discard_en~0_combout ;
wire \reset~input_o ;
wire \out_m_discard_en~reg0_q ;
wire \clk_phy~input_o ;
wire \wrend~input_o ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \wrenc~input_o ;
wire \controli[11]~input_o ;
wire \controli[10]~input_o ;
wire \controli[9]~input_o ;
wire \controli[8]~input_o ;
wire \controli[7]~input_o ;
wire \controli[6]~input_o ;
wire \controli[5]~input_o ;
wire \controli[4]~input_o ;
wire \controli[3]~input_o ;
wire \controli[2]~input_o ;
wire \controli[1]~input_o ;
wire \Add1~42 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~22 ;
wire \Add1~18 ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \Add1~5_sumout ;
wire \Add1~9_sumout ;
wire \Add1~13_sumout ;
wire \Add1~17_sumout ;
wire \Add1~21_sumout ;
wire \Add1~25_sumout ;
wire \Add1~29_sumout ;
wire \Add1~33_sumout ;
wire \Add1~37_sumout ;
wire \Add1~41_sumout ;
wire \controli[0]~input_o ;
wire \Add2~45_sumout ;
wire \cntit~12_combout ;
wire \LessThan1~1_combout ;
wire \cntit[0]~1_combout ;
wire \Add2~46 ;
wire \Add2~41_sumout ;
wire \cntit~11_combout ;
wire \Add2~42 ;
wire \Add2~37_sumout ;
wire \cntit~10_combout ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \cntit~9_combout ;
wire \Add2~34 ;
wire \Add2~29_sumout ;
wire \cntit~8_combout ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \cntit~7_combout ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \cntit~6_combout ;
wire \Add2~22 ;
wire \Add2~17_sumout ;
wire \cntit~5_combout ;
wire \Add2~18 ;
wire \Add2~13_sumout ;
wire \cntit~4_combout ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \cntit~3_combout ;
wire \Add2~10 ;
wire \Add2~5_sumout ;
wire \cntit~2_combout ;
wire \Add2~6 ;
wire \Add2~1_sumout ;
wire \cntit~0_combout ;
wire \LessThan1~0_combout ;
wire \last~0_combout ;
wire \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \packetstack|outonl~q ;
wire \packetstack|inonl~q ;
wire \packetstack|currst~57_combout ;
wire \packetstack|currst~58_combout ;
wire \packetstack|currst~59_combout ;
wire \packetstack|process_3~0_combout ;
wire \packetstack|currst.z~q ;
wire \packetstack|currst~56_combout ;
wire \packetstack|currst~33_combout ;
wire \packetstack|currst.y~q ;
wire \packetstack|currst~55_combout ;
wire \packetstack|currst.x~q ;
wire \packetstack|currst~54_combout ;
wire \packetstack|currst.w~q ;
wire \packetstack|currst~53_combout ;
wire \packetstack|currst.v~q ;
wire \packetstack|currst~52_combout ;
wire \packetstack|currst.u~q ;
wire \packetstack|currst~51_combout ;
wire \packetstack|currst.t~q ;
wire \packetstack|currst~50_combout ;
wire \packetstack|currst.s~q ;
wire \packetstack|currst~49_combout ;
wire \packetstack|currst.r~q ;
wire \packetstack|currst~48_combout ;
wire \packetstack|currst.q~q ;
wire \packetstack|currst~47_combout ;
wire \packetstack|currst.p~q ;
wire \packetstack|currst~46_combout ;
wire \packetstack|currst.o~q ;
wire \packetstack|currst~45_combout ;
wire \packetstack|currst.n~q ;
wire \packetstack|currst~44_combout ;
wire \packetstack|currst.m~q ;
wire \packetstack|currst~43_combout ;
wire \packetstack|currst.l~q ;
wire \packetstack|currst~42_combout ;
wire \packetstack|currst.k~q ;
wire \packetstack|currst~41_combout ;
wire \packetstack|currst.j~q ;
wire \packetstack|currst~40_combout ;
wire \packetstack|currst.i~q ;
wire \packetstack|currst~39_combout ;
wire \packetstack|currst.h~q ;
wire \packetstack|currst~38_combout ;
wire \packetstack|currst.g~q ;
wire \packetstack|currst~37_combout ;
wire \packetstack|currst.f~q ;
wire \packetstack|currst~36_combout ;
wire \packetstack|currst.e~q ;
wire \packetstack|currst~35_combout ;
wire \packetstack|currst.d~q ;
wire \packetstack|currst~34_combout ;
wire \packetstack|currst.c~q ;
wire \packetstack|currst~32_combout ;
wire \packetstack|currst.b~q ;
wire \packetstack|currst~30_combout ;
wire \packetstack|currst~31_combout ;
wire \packetstack|currst.a~q ;
wire \transmitenable|ncurr.a~0_combout ;
wire \transmitenable|curr.a~q ;
wire \txen2~q ;
wire \out_wren~reg0_q ;
wire \transmitenable|ncurr.b~0_combout ;
wire \transmitenable|curr.b~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \out_priority~reg0_q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \datai[0]~input_o ;
wire \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \datao[0]~reg0_q ;
wire \datai[1]~input_o ;
wire \datao[1]~reg0_q ;
wire \datai[2]~input_o ;
wire \datao[2]~reg0_q ;
wire \datai[3]~input_o ;
wire \datao[3]~reg0_q ;
wire \datai[4]~input_o ;
wire \datao[4]~reg0_q ;
wire \datai[5]~input_o ;
wire \datao[5]~reg0_q ;
wire \datai[6]~input_o ;
wire \datao[6]~reg0_q ;
wire \datai[7]~input_o ;
wire \datao[7]~reg0_q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \controlo[0]~reg0_q ;
wire \controlo[1]~reg0_q ;
wire \controlo[2]~reg0_q ;
wire \controlo[3]~reg0_q ;
wire \controlo[4]~reg0_q ;
wire \controlo[5]~reg0_q ;
wire \controlo[6]~reg0_q ;
wire \controlo[7]~reg0_q ;
wire \controlo[8]~reg0_q ;
wire \controlo[9]~reg0_q ;
wire \controlo[10]~reg0_q ;
wire \controlo[11]~reg0_q ;
wire \controli[12]~input_o ;
wire \controlo[12]~reg0_q ;
wire \controli[13]~input_o ;
wire \controlo[13]~reg0_q ;
wire \controli[14]~input_o ;
wire \controlo[14]~reg0_q ;
wire \controli[15]~input_o ;
wire \controlo[15]~reg0_q ;
wire \controli[16]~input_o ;
wire \controlo[16]~reg0_q ;
wire \controli[17]~input_o ;
wire \controlo[17]~reg0_q ;
wire \controli[18]~input_o ;
wire \controlo[18]~reg0_q ;
wire \controli[19]~input_o ;
wire \controlo[19]~reg0_q ;
wire \controli[20]~input_o ;
wire \controlo[20]~reg0_q ;
wire \controli[21]~input_o ;
wire \controlo[21]~reg0_q ;
wire \controli[22]~input_o ;
wire \controlo[22]~reg0_q ;
wire \controli[23]~input_o ;
wire \controlo[23]~reg0_q ;
wire \stop~reg0_q ;
wire [8:0] \inbuff_stop|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g ;
wire [7:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [23:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [0:0] \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [0:0] \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [11:0] cntit;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [9:0] \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g ;
wire [7:0] \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \inbuff_stop|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [9:0] \inbuff_stop|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|rdptr_g ;
wire [8:0] \inbuff_priority|dcfifo_component|auto_generated|ram_address_a ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [8:0] \inbuff_comp|dcfifo_component|auto_generated|ram_address_a ;
wire [1:0] \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [9:0] \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [9:0] \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [0:0] \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [1:0] \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [0:0] \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [1:0] \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;

wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus [0];

assign \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];

assign \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \out_m_discard_en~output (
	.i(\out_m_discard_en~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_m_discard_en~output_o ),
	.obar());
// synopsys translate_off
defparam \out_m_discard_en~output .bus_hold = "false";
defparam \out_m_discard_en~output .open_drain_output = "false";
defparam \out_m_discard_en~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_wren~output (
	.i(\out_wren~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_wren~output_o ),
	.obar());
// synopsys translate_off
defparam \out_wren~output .bus_hold = "false";
defparam \out_wren~output .open_drain_output = "false";
defparam \out_wren~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_priority~output (
	.i(\out_priority~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_priority~output_o ),
	.obar());
// synopsys translate_off
defparam \out_priority~output .bus_hold = "false";
defparam \out_priority~output .open_drain_output = "false";
defparam \out_priority~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[0]~output (
	.i(\datao[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[0]~output .bus_hold = "false";
defparam \datao[0]~output .open_drain_output = "false";
defparam \datao[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[1]~output (
	.i(\datao[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[1]~output .bus_hold = "false";
defparam \datao[1]~output .open_drain_output = "false";
defparam \datao[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[2]~output (
	.i(\datao[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[2]~output .bus_hold = "false";
defparam \datao[2]~output .open_drain_output = "false";
defparam \datao[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[3]~output (
	.i(\datao[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[3]~output .bus_hold = "false";
defparam \datao[3]~output .open_drain_output = "false";
defparam \datao[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[4]~output (
	.i(\datao[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[4]~output .bus_hold = "false";
defparam \datao[4]~output .open_drain_output = "false";
defparam \datao[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[5]~output (
	.i(\datao[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[5]~output .bus_hold = "false";
defparam \datao[5]~output .open_drain_output = "false";
defparam \datao[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[6]~output (
	.i(\datao[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[6]~output .bus_hold = "false";
defparam \datao[6]~output .open_drain_output = "false";
defparam \datao[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[7]~output (
	.i(\datao[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datao[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \datao[7]~output .bus_hold = "false";
defparam \datao[7]~output .open_drain_output = "false";
defparam \datao[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[0]~output (
	.i(\controlo[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[0]~output .bus_hold = "false";
defparam \controlo[0]~output .open_drain_output = "false";
defparam \controlo[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[1]~output (
	.i(\controlo[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[1]~output .bus_hold = "false";
defparam \controlo[1]~output .open_drain_output = "false";
defparam \controlo[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[2]~output (
	.i(\controlo[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[2]~output .bus_hold = "false";
defparam \controlo[2]~output .open_drain_output = "false";
defparam \controlo[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[3]~output (
	.i(\controlo[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[3]~output .bus_hold = "false";
defparam \controlo[3]~output .open_drain_output = "false";
defparam \controlo[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[4]~output (
	.i(\controlo[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[4]~output .bus_hold = "false";
defparam \controlo[4]~output .open_drain_output = "false";
defparam \controlo[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[5]~output (
	.i(\controlo[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[5]~output .bus_hold = "false";
defparam \controlo[5]~output .open_drain_output = "false";
defparam \controlo[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[6]~output (
	.i(\controlo[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[6]~output .bus_hold = "false";
defparam \controlo[6]~output .open_drain_output = "false";
defparam \controlo[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[7]~output (
	.i(\controlo[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[7]~output .bus_hold = "false";
defparam \controlo[7]~output .open_drain_output = "false";
defparam \controlo[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[8]~output (
	.i(\controlo[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[8]~output .bus_hold = "false";
defparam \controlo[8]~output .open_drain_output = "false";
defparam \controlo[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[9]~output (
	.i(\controlo[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[9]~output .bus_hold = "false";
defparam \controlo[9]~output .open_drain_output = "false";
defparam \controlo[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[10]~output (
	.i(\controlo[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[10]~output .bus_hold = "false";
defparam \controlo[10]~output .open_drain_output = "false";
defparam \controlo[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[11]~output (
	.i(\controlo[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[11]~output .bus_hold = "false";
defparam \controlo[11]~output .open_drain_output = "false";
defparam \controlo[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[12]~output (
	.i(\controlo[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[12]~output .bus_hold = "false";
defparam \controlo[12]~output .open_drain_output = "false";
defparam \controlo[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[13]~output (
	.i(\controlo[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[13]~output .bus_hold = "false";
defparam \controlo[13]~output .open_drain_output = "false";
defparam \controlo[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[14]~output (
	.i(\controlo[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[14]~output .bus_hold = "false";
defparam \controlo[14]~output .open_drain_output = "false";
defparam \controlo[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[15]~output (
	.i(\controlo[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[15]~output .bus_hold = "false";
defparam \controlo[15]~output .open_drain_output = "false";
defparam \controlo[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[16]~output (
	.i(\controlo[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[16]~output .bus_hold = "false";
defparam \controlo[16]~output .open_drain_output = "false";
defparam \controlo[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[17]~output (
	.i(\controlo[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[17]~output .bus_hold = "false";
defparam \controlo[17]~output .open_drain_output = "false";
defparam \controlo[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[18]~output (
	.i(\controlo[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[18]~output .bus_hold = "false";
defparam \controlo[18]~output .open_drain_output = "false";
defparam \controlo[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[19]~output (
	.i(\controlo[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[19]~output .bus_hold = "false";
defparam \controlo[19]~output .open_drain_output = "false";
defparam \controlo[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[20]~output (
	.i(\controlo[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[20]~output .bus_hold = "false";
defparam \controlo[20]~output .open_drain_output = "false";
defparam \controlo[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[21]~output (
	.i(\controlo[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[21]~output .bus_hold = "false";
defparam \controlo[21]~output .open_drain_output = "false";
defparam \controlo[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[22]~output (
	.i(\controlo[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[22]~output .bus_hold = "false";
defparam \controlo[22]~output .open_drain_output = "false";
defparam \controlo[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[23]~output (
	.i(\controlo[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\controlo[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \controlo[23]~output .bus_hold = "false";
defparam \controlo[23]~output .open_drain_output = "false";
defparam \controlo[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \stop~output (
	.i(\stop~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stop~output_o ),
	.obar());
// synopsys translate_off
defparam \stop~output .bus_hold = "false";
defparam \stop~output .open_drain_output = "false";
defparam \stop~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[0]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[0]~output .bus_hold = "false";
defparam \db_ctrlm[0]~output .open_drain_output = "false";
defparam \db_ctrlm[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[1]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[1]~output .bus_hold = "false";
defparam \db_ctrlm[1]~output .open_drain_output = "false";
defparam \db_ctrlm[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[2]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[2]~output .bus_hold = "false";
defparam \db_ctrlm[2]~output .open_drain_output = "false";
defparam \db_ctrlm[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[3]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[3]~output .bus_hold = "false";
defparam \db_ctrlm[3]~output .open_drain_output = "false";
defparam \db_ctrlm[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[4]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[4]~output .bus_hold = "false";
defparam \db_ctrlm[4]~output .open_drain_output = "false";
defparam \db_ctrlm[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[5]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[5]~output .bus_hold = "false";
defparam \db_ctrlm[5]~output .open_drain_output = "false";
defparam \db_ctrlm[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[6]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[6]~output .bus_hold = "false";
defparam \db_ctrlm[6]~output .open_drain_output = "false";
defparam \db_ctrlm[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[7]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[7]~output .bus_hold = "false";
defparam \db_ctrlm[7]~output .open_drain_output = "false";
defparam \db_ctrlm[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[8]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[8]~output .bus_hold = "false";
defparam \db_ctrlm[8]~output .open_drain_output = "false";
defparam \db_ctrlm[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[9]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[9]~output .bus_hold = "false";
defparam \db_ctrlm[9]~output .open_drain_output = "false";
defparam \db_ctrlm[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[10]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[10]~output .bus_hold = "false";
defparam \db_ctrlm[10]~output .open_drain_output = "false";
defparam \db_ctrlm[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[11]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[11]~output .bus_hold = "false";
defparam \db_ctrlm[11]~output .open_drain_output = "false";
defparam \db_ctrlm[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[12]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[12]~output .bus_hold = "false";
defparam \db_ctrlm[12]~output .open_drain_output = "false";
defparam \db_ctrlm[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[13]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[13]~output .bus_hold = "false";
defparam \db_ctrlm[13]~output .open_drain_output = "false";
defparam \db_ctrlm[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[14]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[14]~output .bus_hold = "false";
defparam \db_ctrlm[14]~output .open_drain_output = "false";
defparam \db_ctrlm[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[15]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[15]~output .bus_hold = "false";
defparam \db_ctrlm[15]~output .open_drain_output = "false";
defparam \db_ctrlm[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[16]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[16]~output .bus_hold = "false";
defparam \db_ctrlm[16]~output .open_drain_output = "false";
defparam \db_ctrlm[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[17]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[17]~output .bus_hold = "false";
defparam \db_ctrlm[17]~output .open_drain_output = "false";
defparam \db_ctrlm[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[18]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[18]~output .bus_hold = "false";
defparam \db_ctrlm[18]~output .open_drain_output = "false";
defparam \db_ctrlm[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[19]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[19]~output .bus_hold = "false";
defparam \db_ctrlm[19]~output .open_drain_output = "false";
defparam \db_ctrlm[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[20]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[20]~output .bus_hold = "false";
defparam \db_ctrlm[20]~output .open_drain_output = "false";
defparam \db_ctrlm[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[21]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[21]~output .bus_hold = "false";
defparam \db_ctrlm[21]~output .open_drain_output = "false";
defparam \db_ctrlm[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[22]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[22]~output .bus_hold = "false";
defparam \db_ctrlm[22]~output .open_drain_output = "false";
defparam \db_ctrlm[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_ctrlm[23]~output (
	.i(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_ctrlm[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \db_ctrlm[23]~output .bus_hold = "false";
defparam \db_ctrlm[23]~output .open_drain_output = "false";
defparam \db_ctrlm[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_last~output (
	.i(\last~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_last~output_o ),
	.obar());
// synopsys translate_off
defparam \db_last~output .bus_hold = "false";
defparam \db_last~output .open_drain_output = "false";
defparam \db_last~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_lastm~output (
	.i(\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_lastm~output_o ),
	.obar());
// synopsys translate_off
defparam \db_lastm~output .bus_hold = "false";
defparam \db_lastm~output .open_drain_output = "false";
defparam \db_lastm~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_txen~output (
	.i(\transmitenable|curr.a~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_txen~output_o ),
	.obar());
// synopsys translate_off
defparam \db_txen~output .bus_hold = "false";
defparam \db_txen~output .open_drain_output = "false";
defparam \db_txen~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_txone~output (
	.i(\transmitenable|curr.b~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_txone~output_o ),
	.obar());
// synopsys translate_off
defparam \db_txone~output .bus_hold = "false";
defparam \db_txone~output .open_drain_output = "false";
defparam \db_txone~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \db_pakavail~output (
	.i(\packetstack|currst.a~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\db_pakavail~output_o ),
	.obar());
// synopsys translate_off
defparam \db_pakavail~output .bus_hold = "false";
defparam \db_pakavail~output .open_drain_output = "false";
defparam \db_pakavail~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk_sys~input (
	.i(clk_sys),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_sys~input_o ));
// synopsys translate_off
defparam \clk_sys~input .bus_hold = "false";
defparam \clk_sys~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_ctrl_ctrl~input (
	.i(in_ctrl_ctrl),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_ctrl_ctrl~input_o ));
// synopsys translate_off
defparam \in_ctrl_ctrl~input .bus_hold = "false";
defparam \in_ctrl_ctrl~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_priority~input (
	.i(in_priority),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_priority~input_o ));
// synopsys translate_off
defparam \in_priority~input .bus_hold = "false";
defparam \in_priority~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_hi_overflow~input (
	.i(in_hi_overflow),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_hi_overflow~input_o ));
// synopsys translate_off
defparam \in_hi_overflow~input .bus_hold = "false";
defparam \in_hi_overflow~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_lo_overflow~input (
	.i(in_lo_overflow),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_lo_overflow~input_o ));
// synopsys translate_off
defparam \in_lo_overflow~input .bus_hold = "false";
defparam \in_lo_overflow~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \out_m_discard_en~0 (
// Equation(s):
// \out_m_discard_en~0_combout  = (\in_ctrl_ctrl~input_o  & ((!\in_priority~input_o  & ((\in_lo_overflow~input_o ))) # (\in_priority~input_o  & (\in_hi_overflow~input_o ))))

	.dataa(!\in_ctrl_ctrl~input_o ),
	.datab(!\in_priority~input_o ),
	.datac(!\in_hi_overflow~input_o ),
	.datad(!\in_lo_overflow~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_m_discard_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_m_discard_en~0 .extended_lut = "off";
defparam \out_m_discard_en~0 .lut_mask = 64'h0145014501450145;
defparam \out_m_discard_en~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \out_m_discard_en~reg0 (
	.clk(\clk_sys~input_o ),
	.d(\out_m_discard_en~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_m_discard_en~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_m_discard_en~reg0 .is_wysiwyg = "true";
defparam \out_m_discard_en~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \clk_phy~input (
	.i(clk_phy),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_phy~input_o ));
// synopsys translate_off
defparam \clk_phy~input .bus_hold = "false";
defparam \clk_phy~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \wrend~input (
	.i(wrend),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrend~input_o ));
// synopsys translate_off
defparam \wrend~input .bus_hold = "false";
defparam \wrend~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0] & ( \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2] & (!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2] & (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2] & (!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0]),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000400000004000;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h3636363636363636;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ ((((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// ((((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrend~input_o  & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0040000000000000;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000080000000800;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ ((((\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h5555555595555555;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6] & ( \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6] & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8] & (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6] & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6] & ( (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6]),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5] & ( \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7] & (!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7] & (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] & ( (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7] & (!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5]),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6969696969696969;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (\transmitenable|curr.a~q  & (((!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \transmitenable|curr.a~q  ) ) )

	.dataa(!\transmitenable|curr.a~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555100000000;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1] $ (!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1])

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( (\transmitenable|curr.a~q  & 
// (((!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( \transmitenable|curr.a~q  ) )

	.dataa(!\transmitenable|curr.a~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6] & ( \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6] & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8] & (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6] & ( (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6]),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0660000000000660;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5] & ( \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7] & (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] & ( (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5]),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrend~input_o  
// & (((!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \wrend~input_o  ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555100000000;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// ((((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555559555555;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996699669966996;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\wrend~input_o ) # ((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\wrend~input_o ) # ((!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) 
// ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0] & ( \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & ( 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2] & (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) ) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// !\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & ( (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & 
// (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) # (\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2] & 
// (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) ) ) )

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]),
	.dataf(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & 
// (\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0002000200020002;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( 
// !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\wrend~input_o ) # ((\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1])

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (\wrend~input_o  & 
// (((!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( \wrend~input_o  ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_stop|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \wrenc~input (
	.i(wrenc),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrenc~input_o ));
// synopsys translate_off
defparam \wrenc~input .bus_hold = "false";
defparam \wrenc~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[11]~input (
	.i(controli[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[11]~input_o ));
// synopsys translate_off
defparam \controli[11]~input .bus_hold = "false";
defparam \controli[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[10]~input (
	.i(controli[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[10]~input_o ));
// synopsys translate_off
defparam \controli[10]~input .bus_hold = "false";
defparam \controli[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[9]~input (
	.i(controli[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[9]~input_o ));
// synopsys translate_off
defparam \controli[9]~input .bus_hold = "false";
defparam \controli[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[8]~input (
	.i(controli[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[8]~input_o ));
// synopsys translate_off
defparam \controli[8]~input .bus_hold = "false";
defparam \controli[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[7]~input (
	.i(controli[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[7]~input_o ));
// synopsys translate_off
defparam \controli[7]~input .bus_hold = "false";
defparam \controli[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[6]~input (
	.i(controli[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[6]~input_o ));
// synopsys translate_off
defparam \controli[6]~input .bus_hold = "false";
defparam \controli[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[5]~input (
	.i(controli[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[5]~input_o ));
// synopsys translate_off
defparam \controli[5]~input .bus_hold = "false";
defparam \controli[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[4]~input (
	.i(controli[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[4]~input_o ));
// synopsys translate_off
defparam \controli[4]~input .bus_hold = "false";
defparam \controli[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[3]~input (
	.i(controli[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[3]~input_o ));
// synopsys translate_off
defparam \controli[3]~input .bus_hold = "false";
defparam \controli[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[2]~input (
	.i(controli[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[2]~input_o ));
// synopsys translate_off
defparam \controli[2]~input .bus_hold = "false";
defparam \controli[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \controli[1]~input (
	.i(controli[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[1]~input_o ));
// synopsys translate_off
defparam \controli[1]~input .bus_hold = "false";
defparam \controli[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( !\controli[1]~input_o  ) + ( VCC ) + ( !VCC ))
// \Add1~42  = CARRY(( !\controli[1]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h000000000000FF00;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( !\controli[2]~input_o  ) + ( GND ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( !\controli[2]~input_o  ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !\controli[3]~input_o  ) + ( GND ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( !\controli[3]~input_o  ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\controli[4]~input_o  ) + ( GND ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( !\controli[4]~input_o  ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\controli[5]~input_o  ) + ( GND ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( !\controli[5]~input_o  ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\controli[6]~input_o  ) + ( GND ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( !\controli[6]~input_o  ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\controli[7]~input_o  ) + ( GND ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( !\controli[7]~input_o  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\controli[8]~input_o  ) + ( GND ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( !\controli[8]~input_o  ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[8]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\controli[9]~input_o  ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( !\controli[9]~input_o  ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[9]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\controli[10]~input_o  ) + ( GND ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( !\controli[10]~input_o  ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\controli[11]~input_o  ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controli[11]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \controli[0]~input (
	.i(controli[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[0]~input_o ));
// synopsys translate_off
defparam \controli[0]~input .bus_hold = "false";
defparam \controli[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !cntit[0] ) + ( VCC ) + ( !VCC ))
// \Add2~46  = CARRY(( !cntit[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000000000000FF00;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~12 (
// Equation(s):
// \cntit~12_combout  = (!\wrenc~input_o  & ((!\Add2~45_sumout ))) # (\wrenc~input_o  & (\controli[0]~input_o ))

	.dataa(!\wrenc~input_o ),
	.datab(!\controli[0]~input_o ),
	.datac(!\Add2~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~12 .extended_lut = "off";
defparam \cntit~12 .lut_mask = 64'hB1B1B1B1B1B1B1B1;
defparam \cntit~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( cntit[1] & ( cntit[0] & ( (cntit[5] & (cntit[4] & (cntit[3] & cntit[2]))) ) ) ) # ( !cntit[1] & ( cntit[0] & ( (cntit[5] & (cntit[4] & (cntit[3] & cntit[2]))) ) ) ) # ( cntit[1] & ( !cntit[0] & ( (cntit[5] & (cntit[4] & (cntit[3] 
// & cntit[2]))) ) ) )

	.dataa(!cntit[5]),
	.datab(!cntit[4]),
	.datac(!cntit[3]),
	.datad(!cntit[2]),
	.datae(!cntit[1]),
	.dataf(!cntit[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h0000000100010001;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit[0]~1 (
// Equation(s):
// \cntit[0]~1_combout  = (!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\wrenc~input_o ))

	.dataa(!\LessThan1~0_combout ),
	.datab(!\LessThan1~1_combout ),
	.datac(!\wrenc~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit[0]~1 .extended_lut = "off";
defparam \cntit[0]~1 .lut_mask = 64'hEFEFEFEFEFEFEFEF;
defparam \cntit[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[0] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[0] .is_wysiwyg = "true";
defparam \cntit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !cntit[1] ) + ( GND ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( !cntit[1] ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~11 (
// Equation(s):
// \cntit~11_combout  = (!\wrenc~input_o  & ((!\Add2~41_sumout ))) # (\wrenc~input_o  & (!\Add1~41_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~41_sumout ),
	.datac(!\Add2~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~11 .extended_lut = "off";
defparam \cntit~11 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~11 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[1] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[1] .is_wysiwyg = "true";
defparam \cntit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !cntit[2] ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( !cntit[2] ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~10 (
// Equation(s):
// \cntit~10_combout  = (!\wrenc~input_o  & ((!\Add2~37_sumout ))) # (\wrenc~input_o  & (!\Add1~37_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~37_sumout ),
	.datac(!\Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~10 .extended_lut = "off";
defparam \cntit~10 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~10 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[2] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[2] .is_wysiwyg = "true";
defparam \cntit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !cntit[3] ) + ( GND ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( !cntit[3] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~9 (
// Equation(s):
// \cntit~9_combout  = (!\wrenc~input_o  & ((!\Add2~33_sumout ))) # (\wrenc~input_o  & (!\Add1~33_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~33_sumout ),
	.datac(!\Add2~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~9 .extended_lut = "off";
defparam \cntit~9 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~9 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[3] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[3] .is_wysiwyg = "true";
defparam \cntit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !cntit[4] ) + ( GND ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( !cntit[4] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~8 (
// Equation(s):
// \cntit~8_combout  = (!\wrenc~input_o  & ((!\Add2~29_sumout ))) # (\wrenc~input_o  & (!\Add1~29_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~29_sumout ),
	.datac(!\Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~8 .extended_lut = "off";
defparam \cntit~8 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~8 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[4] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[4] .is_wysiwyg = "true";
defparam \cntit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !cntit[5] ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( !cntit[5] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~7 (
// Equation(s):
// \cntit~7_combout  = (!\wrenc~input_o  & ((!\Add2~25_sumout ))) # (\wrenc~input_o  & (!\Add1~25_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~25_sumout ),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~7 .extended_lut = "off";
defparam \cntit~7 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~7 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[5] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[5] .is_wysiwyg = "true";
defparam \cntit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !cntit[6] ) + ( GND ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( !cntit[6] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~6 (
// Equation(s):
// \cntit~6_combout  = (!\wrenc~input_o  & ((!\Add2~21_sumout ))) # (\wrenc~input_o  & (!\Add1~21_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~6 .extended_lut = "off";
defparam \cntit~6 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~6 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[6] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[6] .is_wysiwyg = "true";
defparam \cntit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !cntit[7] ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( !cntit[7] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~5 (
// Equation(s):
// \cntit~5_combout  = (!\wrenc~input_o  & ((!\Add2~17_sumout ))) # (\wrenc~input_o  & (!\Add1~17_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~17_sumout ),
	.datac(!\Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~5 .extended_lut = "off";
defparam \cntit~5 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~5 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[7] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[7] .is_wysiwyg = "true";
defparam \cntit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !cntit[8] ) + ( GND ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( !cntit[8] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~4 (
// Equation(s):
// \cntit~4_combout  = (!\wrenc~input_o  & ((!\Add2~13_sumout ))) # (\wrenc~input_o  & (!\Add1~13_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~13_sumout ),
	.datac(!\Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~4 .extended_lut = "off";
defparam \cntit~4 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~4 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[8] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[8] .is_wysiwyg = "true";
defparam \cntit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !cntit[9] ) + ( GND ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( !cntit[9] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~3 (
// Equation(s):
// \cntit~3_combout  = (!\wrenc~input_o  & ((!\Add2~9_sumout ))) # (\wrenc~input_o  & (!\Add1~9_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~3 .extended_lut = "off";
defparam \cntit~3 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~3 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[9] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[9] .is_wysiwyg = "true";
defparam \cntit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !cntit[10] ) + ( GND ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( !cntit[10] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~2 (
// Equation(s):
// \cntit~2_combout  = (!\wrenc~input_o  & ((!\Add2~5_sumout ))) # (\wrenc~input_o  & (!\Add1~5_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~2 .extended_lut = "off";
defparam \cntit~2 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~2 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[10] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[10] .is_wysiwyg = "true";
defparam \cntit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !cntit[11] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cntit[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \cntit~0 (
// Equation(s):
// \cntit~0_combout  = (!\wrenc~input_o  & ((!\Add2~1_sumout ))) # (\wrenc~input_o  & (!\Add1~1_sumout ))

	.dataa(!\wrenc~input_o ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cntit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cntit~0 .extended_lut = "off";
defparam \cntit~0 .lut_mask = 64'hE4E4E4E4E4E4E4E4;
defparam \cntit~0 .shared_arith = "off";
// synopsys translate_on

dffeas \cntit[11] (
	.clk(\clk_sys~input_o ),
	.d(\cntit~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cntit[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntit[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cntit[11] .is_wysiwyg = "true";
defparam \cntit[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( cntit[7] & ( cntit[6] & ( (cntit[11] & (cntit[10] & (cntit[9] & cntit[8]))) ) ) )

	.dataa(!cntit[11]),
	.datab(!cntit[10]),
	.datac(!cntit[9]),
	.datad(!cntit[8]),
	.datae(!cntit[7]),
	.dataf(!cntit[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0000000000000001;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \last~0 (
// Equation(s):
// \last~0_combout  = (!\reset~input_o  & (\LessThan1~0_combout  & \LessThan1~1_combout ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last~0 .extended_lut = "off";
defparam \last~0 .lut_mask = 64'h0202020202020202;
defparam \last~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|ram_address_a [8] = !\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h6666666666666666;
defparam \inbuff_stop|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_stop|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_stop|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\last~0_combout }),
	.portaaddr({\inbuff_stop|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_stop|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_stop|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 9;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 1;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 511;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 512;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 1;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 9;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 1;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 511;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 512;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 1;
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \packetstack|outonl (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|outonl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|outonl .is_wysiwyg = "true";
defparam \packetstack|outonl .power_up = "low";
// synopsys translate_on

dffeas \packetstack|inonl (
	.clk(\clk_phy~input_o ),
	.d(\last~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|inonl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|inonl .is_wysiwyg = "true";
defparam \packetstack|inonl .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~57 (
// Equation(s):
// \packetstack|currst~57_combout  = (\packetstack|currst.z~q  & ((!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # (\packetstack|outonl~q )))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(!\packetstack|outonl~q ),
	.datac(!\packetstack|currst.z~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~57 .extended_lut = "off";
defparam \packetstack|currst~57 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \packetstack|currst~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~58 (
// Equation(s):
// \packetstack|currst~58_combout  = (!\packetstack|currst.y~q  & !\packetstack|currst.z~q )

	.dataa(!\packetstack|currst.y~q ),
	.datab(!\packetstack|currst.z~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~58 .extended_lut = "off";
defparam \packetstack|currst~58 .lut_mask = 64'h8888888888888888;
defparam \packetstack|currst~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~59 (
// Equation(s):
// \packetstack|currst~59_combout  = ( \packetstack|currst~57_combout  & ( \packetstack|currst~58_combout  ) ) # ( \packetstack|currst~57_combout  & ( !\packetstack|currst~58_combout  ) ) # ( !\packetstack|currst~57_combout  & ( 
// !\packetstack|currst~58_combout  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst~57_combout ),
	.dataf(!\packetstack|currst~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~59 .extended_lut = "off";
defparam \packetstack|currst~59 .lut_mask = 64'h0200FFFF0000FFFF;
defparam \packetstack|currst~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|process_3~0 (
// Equation(s):
// \packetstack|process_3~0_combout  = ( \packetstack|outonl~q  & ( \packetstack|inonl~q  ) ) # ( !\packetstack|outonl~q  & ( \packetstack|inonl~q  ) ) # ( \packetstack|outonl~q  & ( !\packetstack|inonl~q  ) ) # ( !\packetstack|outonl~q  & ( 
// !\packetstack|inonl~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (\reset~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datae(!\packetstack|outonl~q ),
	.dataf(!\packetstack|inonl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|process_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|process_3~0 .extended_lut = "off";
defparam \packetstack|process_3~0 .lut_mask = 64'hFFFDFFFFFFFFFFFF;
defparam \packetstack|process_3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.z (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.z .is_wysiwyg = "true";
defparam \packetstack|currst.z .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~56 (
// Equation(s):
// \packetstack|currst~56_combout  = ( \packetstack|currst.x~q  & ( \packetstack|currst.z~q  ) ) # ( !\packetstack|currst.x~q  & ( \packetstack|currst.z~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.x~q  & ( !\packetstack|currst.z~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.x~q ),
	.dataf(!\packetstack|currst.z~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~56 .extended_lut = "off";
defparam \packetstack|currst~56 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~33 (
// Equation(s):
// \packetstack|currst~33_combout  = ( !\packetstack|outonl~q  & ( \packetstack|inonl~q  & ( \inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] ) ) ) # ( \packetstack|outonl~q  & ( !\packetstack|inonl~q  & ( (!\reset~input_o  & 
// (\LessThan1~0_combout  & \LessThan1~1_combout )) ) ) ) # ( !\packetstack|outonl~q  & ( !\packetstack|inonl~q  & ( !\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] $ ((((!\LessThan1~0_combout ) # (!\LessThan1~1_combout )) # (\reset~input_o 
// ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datae(!\packetstack|outonl~q ),
	.dataf(!\packetstack|inonl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~33 .extended_lut = "off";
defparam \packetstack|currst~33 .lut_mask = 64'h02FD020200FF0000;
defparam \packetstack|currst~33 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.y (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.y .is_wysiwyg = "true";
defparam \packetstack|currst.y .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~55 (
// Equation(s):
// \packetstack|currst~55_combout  = ( \packetstack|currst.w~q  & ( \packetstack|currst.y~q  ) ) # ( !\packetstack|currst.w~q  & ( \packetstack|currst.y~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.w~q  & ( !\packetstack|currst.y~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.w~q ),
	.dataf(!\packetstack|currst.y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~55 .extended_lut = "off";
defparam \packetstack|currst~55 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~55 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.x (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.x~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.x .is_wysiwyg = "true";
defparam \packetstack|currst.x .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~54 (
// Equation(s):
// \packetstack|currst~54_combout  = ( \packetstack|currst.v~q  & ( \packetstack|currst.x~q  ) ) # ( !\packetstack|currst.v~q  & ( \packetstack|currst.x~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.v~q  & ( !\packetstack|currst.x~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.v~q ),
	.dataf(!\packetstack|currst.x~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~54 .extended_lut = "off";
defparam \packetstack|currst~54 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~54 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.w (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.w~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.w .is_wysiwyg = "true";
defparam \packetstack|currst.w .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~53 (
// Equation(s):
// \packetstack|currst~53_combout  = ( \packetstack|currst.u~q  & ( \packetstack|currst.w~q  ) ) # ( !\packetstack|currst.u~q  & ( \packetstack|currst.w~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.u~q  & ( !\packetstack|currst.w~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.u~q ),
	.dataf(!\packetstack|currst.w~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~53 .extended_lut = "off";
defparam \packetstack|currst~53 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~53 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.v (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.v .is_wysiwyg = "true";
defparam \packetstack|currst.v .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~52 (
// Equation(s):
// \packetstack|currst~52_combout  = ( \packetstack|currst.t~q  & ( \packetstack|currst.v~q  ) ) # ( !\packetstack|currst.t~q  & ( \packetstack|currst.v~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.t~q  & ( !\packetstack|currst.v~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.t~q ),
	.dataf(!\packetstack|currst.v~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~52 .extended_lut = "off";
defparam \packetstack|currst~52 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~52 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.u (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.u~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.u .is_wysiwyg = "true";
defparam \packetstack|currst.u .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~51 (
// Equation(s):
// \packetstack|currst~51_combout  = ( \packetstack|currst.s~q  & ( \packetstack|currst.u~q  ) ) # ( !\packetstack|currst.s~q  & ( \packetstack|currst.u~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.s~q  & ( !\packetstack|currst.u~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.s~q ),
	.dataf(!\packetstack|currst.u~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~51 .extended_lut = "off";
defparam \packetstack|currst~51 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~51 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.t (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.t .is_wysiwyg = "true";
defparam \packetstack|currst.t .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~50 (
// Equation(s):
// \packetstack|currst~50_combout  = ( \packetstack|currst.r~q  & ( \packetstack|currst.t~q  ) ) # ( !\packetstack|currst.r~q  & ( \packetstack|currst.t~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.r~q  & ( !\packetstack|currst.t~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.r~q ),
	.dataf(!\packetstack|currst.t~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~50 .extended_lut = "off";
defparam \packetstack|currst~50 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~50 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.s (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.s .is_wysiwyg = "true";
defparam \packetstack|currst.s .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~49 (
// Equation(s):
// \packetstack|currst~49_combout  = ( \packetstack|currst.q~q  & ( \packetstack|currst.s~q  ) ) # ( !\packetstack|currst.q~q  & ( \packetstack|currst.s~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.q~q  & ( !\packetstack|currst.s~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.q~q ),
	.dataf(!\packetstack|currst.s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~49 .extended_lut = "off";
defparam \packetstack|currst~49 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~49 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.r (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~49_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.r .is_wysiwyg = "true";
defparam \packetstack|currst.r .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~48 (
// Equation(s):
// \packetstack|currst~48_combout  = ( \packetstack|currst.p~q  & ( \packetstack|currst.r~q  ) ) # ( !\packetstack|currst.p~q  & ( \packetstack|currst.r~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.p~q  & ( !\packetstack|currst.r~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.p~q ),
	.dataf(!\packetstack|currst.r~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~48 .extended_lut = "off";
defparam \packetstack|currst~48 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~48 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.q (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.q .is_wysiwyg = "true";
defparam \packetstack|currst.q .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~47 (
// Equation(s):
// \packetstack|currst~47_combout  = ( \packetstack|currst.o~q  & ( \packetstack|currst.q~q  ) ) # ( !\packetstack|currst.o~q  & ( \packetstack|currst.q~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.o~q  & ( !\packetstack|currst.q~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.o~q ),
	.dataf(!\packetstack|currst.q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~47 .extended_lut = "off";
defparam \packetstack|currst~47 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~47 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.p (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.p .is_wysiwyg = "true";
defparam \packetstack|currst.p .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~46 (
// Equation(s):
// \packetstack|currst~46_combout  = ( \packetstack|currst.n~q  & ( \packetstack|currst.p~q  ) ) # ( !\packetstack|currst.n~q  & ( \packetstack|currst.p~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.n~q  & ( !\packetstack|currst.p~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.n~q ),
	.dataf(!\packetstack|currst.p~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~46 .extended_lut = "off";
defparam \packetstack|currst~46 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~46 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.o (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.o .is_wysiwyg = "true";
defparam \packetstack|currst.o .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~45 (
// Equation(s):
// \packetstack|currst~45_combout  = ( \packetstack|currst.m~q  & ( \packetstack|currst.o~q  ) ) # ( !\packetstack|currst.m~q  & ( \packetstack|currst.o~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.m~q  & ( !\packetstack|currst.o~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.m~q ),
	.dataf(!\packetstack|currst.o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~45 .extended_lut = "off";
defparam \packetstack|currst~45 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~45 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.n (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.n .is_wysiwyg = "true";
defparam \packetstack|currst.n .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~44 (
// Equation(s):
// \packetstack|currst~44_combout  = ( \packetstack|currst.l~q  & ( \packetstack|currst.n~q  ) ) # ( !\packetstack|currst.l~q  & ( \packetstack|currst.n~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.l~q  & ( !\packetstack|currst.n~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.l~q ),
	.dataf(!\packetstack|currst.n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~44 .extended_lut = "off";
defparam \packetstack|currst~44 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~44 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.m (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.m .is_wysiwyg = "true";
defparam \packetstack|currst.m .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~43 (
// Equation(s):
// \packetstack|currst~43_combout  = ( \packetstack|currst.k~q  & ( \packetstack|currst.m~q  ) ) # ( !\packetstack|currst.k~q  & ( \packetstack|currst.m~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.k~q  & ( !\packetstack|currst.m~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.k~q ),
	.dataf(!\packetstack|currst.m~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~43 .extended_lut = "off";
defparam \packetstack|currst~43 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~43 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.l (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.l~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.l .is_wysiwyg = "true";
defparam \packetstack|currst.l .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~42 (
// Equation(s):
// \packetstack|currst~42_combout  = ( \packetstack|currst.j~q  & ( \packetstack|currst.l~q  ) ) # ( !\packetstack|currst.j~q  & ( \packetstack|currst.l~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.j~q  & ( !\packetstack|currst.l~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.j~q ),
	.dataf(!\packetstack|currst.l~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~42 .extended_lut = "off";
defparam \packetstack|currst~42 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~42 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.k (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.k~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.k .is_wysiwyg = "true";
defparam \packetstack|currst.k .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~41 (
// Equation(s):
// \packetstack|currst~41_combout  = ( \packetstack|currst.i~q  & ( \packetstack|currst.k~q  ) ) # ( !\packetstack|currst.i~q  & ( \packetstack|currst.k~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.i~q  & ( !\packetstack|currst.k~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.i~q ),
	.dataf(!\packetstack|currst.k~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~41 .extended_lut = "off";
defparam \packetstack|currst~41 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~41 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.j (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.j~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.j .is_wysiwyg = "true";
defparam \packetstack|currst.j .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~40 (
// Equation(s):
// \packetstack|currst~40_combout  = ( \packetstack|currst.h~q  & ( \packetstack|currst.j~q  ) ) # ( !\packetstack|currst.h~q  & ( \packetstack|currst.j~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.h~q  & ( !\packetstack|currst.j~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.h~q ),
	.dataf(!\packetstack|currst.j~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~40 .extended_lut = "off";
defparam \packetstack|currst~40 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~40 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.i (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.i .is_wysiwyg = "true";
defparam \packetstack|currst.i .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~39 (
// Equation(s):
// \packetstack|currst~39_combout  = ( \packetstack|currst.g~q  & ( \packetstack|currst.i~q  ) ) # ( !\packetstack|currst.g~q  & ( \packetstack|currst.i~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.g~q  & ( !\packetstack|currst.i~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.g~q ),
	.dataf(!\packetstack|currst.i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~39 .extended_lut = "off";
defparam \packetstack|currst~39 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~39 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.h (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.h .is_wysiwyg = "true";
defparam \packetstack|currst.h .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~38 (
// Equation(s):
// \packetstack|currst~38_combout  = ( \packetstack|currst.f~q  & ( \packetstack|currst.h~q  ) ) # ( !\packetstack|currst.f~q  & ( \packetstack|currst.h~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.f~q  & ( !\packetstack|currst.h~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.f~q ),
	.dataf(!\packetstack|currst.h~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~38 .extended_lut = "off";
defparam \packetstack|currst~38 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~38 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.g (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.g~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.g .is_wysiwyg = "true";
defparam \packetstack|currst.g .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~37 (
// Equation(s):
// \packetstack|currst~37_combout  = ( \packetstack|currst.e~q  & ( \packetstack|currst.g~q  ) ) # ( !\packetstack|currst.e~q  & ( \packetstack|currst.g~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.e~q  & ( !\packetstack|currst.g~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.e~q ),
	.dataf(!\packetstack|currst.g~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~37 .extended_lut = "off";
defparam \packetstack|currst~37 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~37 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.f (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.f~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.f .is_wysiwyg = "true";
defparam \packetstack|currst.f .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~36 (
// Equation(s):
// \packetstack|currst~36_combout  = ( \packetstack|currst.d~q  & ( \packetstack|currst.f~q  ) ) # ( !\packetstack|currst.d~q  & ( \packetstack|currst.f~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.d~q  & ( !\packetstack|currst.f~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.d~q ),
	.dataf(!\packetstack|currst.f~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~36 .extended_lut = "off";
defparam \packetstack|currst~36 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~36 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.e (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.e~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.e .is_wysiwyg = "true";
defparam \packetstack|currst.e .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~35 (
// Equation(s):
// \packetstack|currst~35_combout  = ( \packetstack|currst.c~q  & ( \packetstack|currst.e~q  ) ) # ( !\packetstack|currst.c~q  & ( \packetstack|currst.e~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|inonl~q ))) # 
// (\reset~input_o ) ) ) ) # ( \packetstack|currst.c~q  & ( !\packetstack|currst.e~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|inonl~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|inonl~q ),
	.datae(!\packetstack|currst.c~q ),
	.dataf(!\packetstack|currst.e~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~35 .extended_lut = "off";
defparam \packetstack|currst~35 .lut_mask = 64'h00000200FDFFFFFF;
defparam \packetstack|currst~35 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.d (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.d .is_wysiwyg = "true";
defparam \packetstack|currst.d .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~34 (
// Equation(s):
// \packetstack|currst~34_combout  = ( \packetstack|inonl~q  & ( \packetstack|currst.d~q  ) ) # ( !\packetstack|inonl~q  & ( \packetstack|currst.d~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (\packetstack|currst.b~q ))) # (\reset~input_o ) 
// ) ) ) # ( !\packetstack|inonl~q  & ( !\packetstack|currst.d~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & \packetstack|currst.b~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|currst.b~q ),
	.datae(!\packetstack|inonl~q ),
	.dataf(!\packetstack|currst.d~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~34 .extended_lut = "off";
defparam \packetstack|currst~34 .lut_mask = 64'h00020000FDFFFFFF;
defparam \packetstack|currst~34 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.c (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.c .is_wysiwyg = "true";
defparam \packetstack|currst.c .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~32 (
// Equation(s):
// \packetstack|currst~32_combout  = ( \packetstack|inonl~q  & ( \packetstack|currst.c~q  ) ) # ( !\packetstack|inonl~q  & ( \packetstack|currst.c~q  & ( ((!\LessThan1~0_combout ) # ((!\LessThan1~1_combout ) # (!\packetstack|currst.a~q ))) # (\reset~input_o 
// ) ) ) ) # ( !\packetstack|inonl~q  & ( !\packetstack|currst.c~q  & ( (!\reset~input_o  & (\LessThan1~0_combout  & (\LessThan1~1_combout  & !\packetstack|currst.a~q ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|currst.a~q ),
	.datae(!\packetstack|inonl~q ),
	.dataf(!\packetstack|currst.c~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~32 .extended_lut = "off";
defparam \packetstack|currst~32 .lut_mask = 64'h02000000FFFDFFFF;
defparam \packetstack|currst~32 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.b (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|currst~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.b .is_wysiwyg = "true";
defparam \packetstack|currst.b .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~30 (
// Equation(s):
// \packetstack|currst~30_combout  = (\packetstack|currst.a~q  & ((!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # ((!\packetstack|currst.b~q ) # (\packetstack|outonl~q ))))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(!\packetstack|currst.a~q ),
	.datac(!\packetstack|outonl~q ),
	.datad(!\packetstack|currst.b~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~30 .extended_lut = "off";
defparam \packetstack|currst~30 .lut_mask = 64'h3323332333233323;
defparam \packetstack|currst~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \packetstack|currst~31 (
// Equation(s):
// \packetstack|currst~31_combout  = ( \packetstack|inonl~q  & ( \packetstack|currst~30_combout  ) ) # ( !\packetstack|inonl~q  & ( ((!\reset~input_o  & (\LessThan1~0_combout  & \LessThan1~1_combout ))) # (\packetstack|currst~30_combout ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\packetstack|currst~30_combout ),
	.datae(!\packetstack|inonl~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\packetstack|currst~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \packetstack|currst~31 .extended_lut = "off";
defparam \packetstack|currst~31 .lut_mask = 64'h02FF00FF02FF00FF;
defparam \packetstack|currst~31 .shared_arith = "off";
// synopsys translate_on

dffeas \packetstack|currst.a (
	.clk(\clk_phy~input_o ),
	.d(\packetstack|currst~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\packetstack|process_3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\packetstack|currst.a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \packetstack|currst.a .is_wysiwyg = "true";
defparam \packetstack|currst.a .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \transmitenable|ncurr.a~0 (
// Equation(s):
// \transmitenable|ncurr.a~0_combout  = (!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] & (((\packetstack|currst.a~q )) # (\transmitenable|curr.a~q ))) # (\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0] & (\packetstack|outonl~q  
// & ((\packetstack|currst.a~q ) # (\transmitenable|curr.a~q ))))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(!\transmitenable|curr.a~q ),
	.datac(!\packetstack|currst.a~q ),
	.datad(!\packetstack|outonl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\transmitenable|ncurr.a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \transmitenable|ncurr.a~0 .extended_lut = "off";
defparam \transmitenable|ncurr.a~0 .lut_mask = 64'h2A3F2A3F2A3F2A3F;
defparam \transmitenable|ncurr.a~0 .shared_arith = "off";
// synopsys translate_on

dffeas \transmitenable|curr.a (
	.clk(\clk_phy~input_o ),
	.d(\transmitenable|ncurr.a~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitenable|curr.a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitenable|curr.a .is_wysiwyg = "true";
defparam \transmitenable|curr.a .power_up = "low";
// synopsys translate_on

dffeas txen2(
	.clk(\clk_phy~input_o ),
	.d(\transmitenable|curr.a~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\txen2~q ),
	.prn(vcc));
// synopsys translate_off
defparam txen2.is_wysiwyg = "true";
defparam txen2.power_up = "low";
// synopsys translate_on

dffeas \out_wren~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\txen2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_wren~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_wren~reg0 .is_wysiwyg = "true";
defparam \out_wren~reg0 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \transmitenable|ncurr.b~0 (
// Equation(s):
// \transmitenable|ncurr.b~0_combout  = (!\transmitenable|curr.a~q  & (\packetstack|currst.a~q  & ((!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # (\packetstack|outonl~q ))))

	.dataa(!\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(!\transmitenable|curr.a~q ),
	.datac(!\packetstack|currst.a~q ),
	.datad(!\packetstack|outonl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\transmitenable|ncurr.b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \transmitenable|ncurr.b~0 .extended_lut = "off";
defparam \transmitenable|ncurr.b~0 .lut_mask = 64'h080C080C080C080C;
defparam \transmitenable|ncurr.b~0 .shared_arith = "off";
// synopsys translate_on

dffeas \transmitenable|curr.b (
	.clk(\clk_phy~input_o ),
	.d(\transmitenable|ncurr.b~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\transmitenable|curr.b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \transmitenable|curr.b .is_wysiwyg = "true";
defparam \transmitenable|curr.b .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0] & ( \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2] & (!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2] & (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & ( (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2] & (!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2] & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000400000004000;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h3636363636363636;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ ((((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// ((((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrenc~input_o  & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0040000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000080000000800;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ ((((\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h5555555595555555;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6] & ( \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8] & (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6] & ( (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5] & ( \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7] & (!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7] & (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] & ( (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7] & (!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6969696969696969;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (\transmitenable|curr.b~q  & (((!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \transmitenable|curr.b~q  ) ) )

	.dataa(!\transmitenable|curr.b~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555100000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1] $ (!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( (\transmitenable|curr.b~q  & 
// (((!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( \transmitenable|curr.b~q  ) )

	.dataa(!\transmitenable|curr.b~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] & ( \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6] & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0660000000000660;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] & ( \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\wrenc~input_o  & (((!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \wrenc~input_o  ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555100000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// ((((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555559555555;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996699669966996;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\wrenc~input_o ) # ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) 
// # (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\wrenc~input_o ) # ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] & ( \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0002000200020002;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\wrenc~input_o ) # ((\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (\wrenc~input_o  & 
// (((!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( \wrenc~input_o  ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ram_address_a [8] = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h6666666666666666;
defparam \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_priority|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_priority~input_o }),
	.portaaddr({\inbuff_priority|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_priority|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 9;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 511;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 512;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 9;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 511;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 512;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \out_priority~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_priority~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_priority~reg0 .is_wysiwyg = "true";
defparam \out_priority~reg0 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F1E0F1E0F1E0F1E;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF04FB00FF04FB;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0] & ( \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & (!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & ( (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & (!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000400000004000;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h3636363636363636;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ ((((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// ((((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrend~input_o  & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0040000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000080000000800;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ ((((\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h5555555595555555;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6] & ( \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & ( (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [9]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5] & ( \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & (!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & ( (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & (!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6969696969696969;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (\transmitenable|curr.a~q  & (((!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( \transmitenable|curr.a~q  ) ) )

	.dataa(!\transmitenable|curr.a~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5555555100000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h3939393939393939;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1] $ (!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( (\transmitenable|curr.a~q  & 
// (((!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( \transmitenable|curr.a~q  ) )

	.dataa(!\transmitenable|curr.a~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h3636363636363636;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6] & ( \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0660000000000660;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5] & ( \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrend~input_o  
// & (((!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \wrend~input_o  ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555100000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// ((((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555559555555;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996699669966996;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\wrend~input_o ) # ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\wrend~input_o ) # ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) 
// ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0] & ( \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0002000200020002;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\wrend~input_o ) # ((\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (\wrend~input_o  & 
// (((!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( \wrend~input_o  ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \datai[0]~input (
	.i(datai[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[0]~input_o ));
// synopsys translate_off
defparam \datai[0]~input .bus_hold = "false";
defparam \datai[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8] = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h6666666666666666;
defparam \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[0]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[0]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[0]~reg0 .is_wysiwyg = "true";
defparam \datao[0]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[1]~input (
	.i(datai[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[1]~input_o ));
// synopsys translate_off
defparam \datai[1]~input .bus_hold = "false";
defparam \datai[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[1]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_bit_number = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_bit_number = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[1]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[1]~reg0 .is_wysiwyg = "true";
defparam \datao[1]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[2]~input (
	.i(datai[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[2]~input_o ));
// synopsys translate_off
defparam \datai[2]~input .bus_hold = "false";
defparam \datai[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[2]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[2]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[2]~reg0 .is_wysiwyg = "true";
defparam \datao[2]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[3]~input (
	.i(datai[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[3]~input_o ));
// synopsys translate_off
defparam \datai[3]~input .bus_hold = "false";
defparam \datai[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[3]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_bit_number = 3;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_bit_number = 3;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[3]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[3]~reg0 .is_wysiwyg = "true";
defparam \datao[3]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[4]~input (
	.i(datai[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[4]~input_o ));
// synopsys translate_off
defparam \datai[4]~input .bus_hold = "false";
defparam \datai[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[4]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[4]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[4]~reg0 .is_wysiwyg = "true";
defparam \datao[4]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[5]~input (
	.i(datai[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[5]~input_o ));
// synopsys translate_off
defparam \datai[5]~input .bus_hold = "false";
defparam \datai[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[5]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_bit_number = 5;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_bit_number = 5;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[5]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[5]~reg0 .is_wysiwyg = "true";
defparam \datao[5]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[6]~input (
	.i(datai[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[6]~input_o ));
// synopsys translate_off
defparam \datai[6]~input .bus_hold = "false";
defparam \datai[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[6]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[6]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[6]~reg0 .is_wysiwyg = "true";
defparam \datao[6]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[7]~input (
	.i(datai[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[7]~input_o ));
// synopsys translate_off
defparam \datai[7]~input .bus_hold = "false";
defparam \datai[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuff_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[7]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuff_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[7]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[7]~reg0 .is_wysiwyg = "true";
defparam \datao[7]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (((!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0808080808080808;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// ((((!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (((!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h6969696969696969;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h9669699669969669;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h9999999999999999;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrenc~input_o  & 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000555400000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # ((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3333333363333333;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrenc~input_o  & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0040000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7] & ( \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [8]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9009000000009009;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2] & ( \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h6666666666666666;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( 
// (!\transmitenable|curr.b~q ) # ((\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// ( (\transmitenable|curr.b~q  & ((!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q 
//  ) )

	.dataa(!\transmitenable|curr.b~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h0000FFFF5554AAAB;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ( (\transmitenable|curr.b~q  & 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) )

	.dataa(!\transmitenable|curr.b~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0000555400000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h3636363636363636;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ ((((!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0F2D0F2D0F2D0F2D;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1] & ( \inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\transmitenable|curr.b~q  & ((!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(!\transmitenable|curr.b~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h5554555455545554;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ) # 
// ((\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h4B0F4B0F4B0F4B0F;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// ((((!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h00FF08F700FF08F7;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2] & ( \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (!\wrenc~input_o ) # 
// ((\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// ( (\wrenc~input_o  & ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  
// ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0000FFFF5554AAAB;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\wrenc~input_o ) # ((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// ((((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555595555555955;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// ((((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555595555555;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7] & ( \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0000600660060000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0101010101010101;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\wrenc~input_o ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3363336333633363;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1] & ( \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\wrenc~input_o  & ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5554555455545554;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7] = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7])

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .lut_mask = 64'h6666666666666666;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[0]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[0]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[0]~reg0 .is_wysiwyg = "true";
defparam \controlo[0]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[1]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_bit_number = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_bit_number = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[1]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[1]~reg0 .is_wysiwyg = "true";
defparam \controlo[1]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[2]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[2]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[2]~reg0 .is_wysiwyg = "true";
defparam \controlo[2]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[3]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_bit_number = 3;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_bit_number = 3;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[3]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[3]~reg0 .is_wysiwyg = "true";
defparam \controlo[3]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[4]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[4]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[4]~reg0 .is_wysiwyg = "true";
defparam \controlo[4]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[5]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_bit_number = 5;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_bit_number = 5;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[5]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[5]~reg0 .is_wysiwyg = "true";
defparam \controlo[5]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[6]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[6]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[6]~reg0 .is_wysiwyg = "true";
defparam \controlo[6]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[7]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[7]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[7]~reg0 .is_wysiwyg = "true";
defparam \controlo[7]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[8]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_bit_number = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_bit_number = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[8]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[8]~reg0 .is_wysiwyg = "true";
defparam \controlo[8]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[9]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_bit_number = 9;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_bit_number = 9;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[9]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[9]~reg0 .is_wysiwyg = "true";
defparam \controlo[9]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[10]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_bit_number = 10;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_bit_number = 10;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[10]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[10]~reg0 .is_wysiwyg = "true";
defparam \controlo[10]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[11]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_bit_number = 11;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_bit_number = 11;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[11]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[11]~reg0 .is_wysiwyg = "true";
defparam \controlo[11]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[12]~input (
	.i(controli[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[12]~input_o ));
// synopsys translate_off
defparam \controli[12]~input .bus_hold = "false";
defparam \controli[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[12]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_bit_number = 12;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_bit_number = 12;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[12]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[12]~reg0 .is_wysiwyg = "true";
defparam \controlo[12]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[13]~input (
	.i(controli[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[13]~input_o ));
// synopsys translate_off
defparam \controli[13]~input .bus_hold = "false";
defparam \controli[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[13]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_bit_number = 13;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_bit_number = 13;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[13]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[13]~reg0 .is_wysiwyg = "true";
defparam \controlo[13]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[14]~input (
	.i(controli[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[14]~input_o ));
// synopsys translate_off
defparam \controli[14]~input .bus_hold = "false";
defparam \controli[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[14]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_bit_number = 14;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_bit_number = 14;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[14]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[14]~reg0 .is_wysiwyg = "true";
defparam \controlo[14]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[15]~input (
	.i(controli[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[15]~input_o ));
// synopsys translate_off
defparam \controli[15]~input .bus_hold = "false";
defparam \controli[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[15]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_bit_number = 15;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_bit_number = 15;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[15]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[15]~reg0 .is_wysiwyg = "true";
defparam \controlo[15]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[16]~input (
	.i(controli[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[16]~input_o ));
// synopsys translate_off
defparam \controli[16]~input .bus_hold = "false";
defparam \controli[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[16]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_bit_number = 16;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_bit_number = 16;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[16]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[16]~reg0 .is_wysiwyg = "true";
defparam \controlo[16]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[17]~input (
	.i(controli[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[17]~input_o ));
// synopsys translate_off
defparam \controli[17]~input .bus_hold = "false";
defparam \controli[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[17]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_first_bit_number = 17;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_first_bit_number = 17;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[17]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[17]~reg0 .is_wysiwyg = "true";
defparam \controlo[17]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[18]~input (
	.i(controli[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[18]~input_o ));
// synopsys translate_off
defparam \controli[18]~input .bus_hold = "false";
defparam \controli[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[18]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_bit_number = 18;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_bit_number = 18;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[18]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[18]~reg0 .is_wysiwyg = "true";
defparam \controlo[18]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[19]~input (
	.i(controli[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[19]~input_o ));
// synopsys translate_off
defparam \controli[19]~input .bus_hold = "false";
defparam \controli[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[19]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_first_bit_number = 19;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_first_bit_number = 19;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[19]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[19]~reg0 .is_wysiwyg = "true";
defparam \controlo[19]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[20]~input (
	.i(controli[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[20]~input_o ));
// synopsys translate_off
defparam \controli[20]~input .bus_hold = "false";
defparam \controli[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[20]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_first_bit_number = 20;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_first_bit_number = 20;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[20]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[20]~reg0 .is_wysiwyg = "true";
defparam \controlo[20]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[21]~input (
	.i(controli[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[21]~input_o ));
// synopsys translate_off
defparam \controli[21]~input .bus_hold = "false";
defparam \controli[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[21]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_first_bit_number = 21;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_first_bit_number = 21;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[21]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[21]~reg0 .is_wysiwyg = "true";
defparam \controlo[21]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[22]~input (
	.i(controli[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[22]~input_o ));
// synopsys translate_off
defparam \controli[22]~input .bus_hold = "false";
defparam \controli[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[22]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_first_bit_number = 22;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_first_bit_number = 22;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[22]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[22]~reg0 .is_wysiwyg = "true";
defparam \controlo[22]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[23]~input (
	.i(controli[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[23]~input_o ));
// synopsys translate_off
defparam \controli[23]~input .bus_hold = "false";
defparam \controli[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inbuffcon_comp|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[23]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,
\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\inbuffcon_comp|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_first_bit_number = 23;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_first_bit_number = 23;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[23]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[23]~reg0 .is_wysiwyg = "true";
defparam \controlo[23]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \stop~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_stop|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stop~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \stop~reg0 .is_wysiwyg = "true";
defparam \stop~reg0 .power_up = "low";
// synopsys translate_on

assign out_m_discard_en = \out_m_discard_en~output_o ;

assign out_wren = \out_wren~output_o ;

assign out_priority = \out_priority~output_o ;

assign datao[0] = \datao[0]~output_o ;

assign datao[1] = \datao[1]~output_o ;

assign datao[2] = \datao[2]~output_o ;

assign datao[3] = \datao[3]~output_o ;

assign datao[4] = \datao[4]~output_o ;

assign datao[5] = \datao[5]~output_o ;

assign datao[6] = \datao[6]~output_o ;

assign datao[7] = \datao[7]~output_o ;

assign controlo[0] = \controlo[0]~output_o ;

assign controlo[1] = \controlo[1]~output_o ;

assign controlo[2] = \controlo[2]~output_o ;

assign controlo[3] = \controlo[3]~output_o ;

assign controlo[4] = \controlo[4]~output_o ;

assign controlo[5] = \controlo[5]~output_o ;

assign controlo[6] = \controlo[6]~output_o ;

assign controlo[7] = \controlo[7]~output_o ;

assign controlo[8] = \controlo[8]~output_o ;

assign controlo[9] = \controlo[9]~output_o ;

assign controlo[10] = \controlo[10]~output_o ;

assign controlo[11] = \controlo[11]~output_o ;

assign controlo[12] = \controlo[12]~output_o ;

assign controlo[13] = \controlo[13]~output_o ;

assign controlo[14] = \controlo[14]~output_o ;

assign controlo[15] = \controlo[15]~output_o ;

assign controlo[16] = \controlo[16]~output_o ;

assign controlo[17] = \controlo[17]~output_o ;

assign controlo[18] = \controlo[18]~output_o ;

assign controlo[19] = \controlo[19]~output_o ;

assign controlo[20] = \controlo[20]~output_o ;

assign controlo[21] = \controlo[21]~output_o ;

assign controlo[22] = \controlo[22]~output_o ;

assign controlo[23] = \controlo[23]~output_o ;

assign stop = \stop~output_o ;

assign db_ctrlm[0] = \db_ctrlm[0]~output_o ;

assign db_ctrlm[1] = \db_ctrlm[1]~output_o ;

assign db_ctrlm[2] = \db_ctrlm[2]~output_o ;

assign db_ctrlm[3] = \db_ctrlm[3]~output_o ;

assign db_ctrlm[4] = \db_ctrlm[4]~output_o ;

assign db_ctrlm[5] = \db_ctrlm[5]~output_o ;

assign db_ctrlm[6] = \db_ctrlm[6]~output_o ;

assign db_ctrlm[7] = \db_ctrlm[7]~output_o ;

assign db_ctrlm[8] = \db_ctrlm[8]~output_o ;

assign db_ctrlm[9] = \db_ctrlm[9]~output_o ;

assign db_ctrlm[10] = \db_ctrlm[10]~output_o ;

assign db_ctrlm[11] = \db_ctrlm[11]~output_o ;

assign db_ctrlm[12] = \db_ctrlm[12]~output_o ;

assign db_ctrlm[13] = \db_ctrlm[13]~output_o ;

assign db_ctrlm[14] = \db_ctrlm[14]~output_o ;

assign db_ctrlm[15] = \db_ctrlm[15]~output_o ;

assign db_ctrlm[16] = \db_ctrlm[16]~output_o ;

assign db_ctrlm[17] = \db_ctrlm[17]~output_o ;

assign db_ctrlm[18] = \db_ctrlm[18]~output_o ;

assign db_ctrlm[19] = \db_ctrlm[19]~output_o ;

assign db_ctrlm[20] = \db_ctrlm[20]~output_o ;

assign db_ctrlm[21] = \db_ctrlm[21]~output_o ;

assign db_ctrlm[22] = \db_ctrlm[22]~output_o ;

assign db_ctrlm[23] = \db_ctrlm[23]~output_o ;

assign db_last = \db_last~output_o ;

assign db_lastm = \db_lastm~output_o ;

assign db_txen = \db_txen~output_o ;

assign db_txone = \db_txone~output_o ;

assign db_pakavail = \db_pakavail~output_o ;

endmodule
