v 20110115 2
T 2800 4500 8 10 1 1 0 6 1
refdes=U?
T 3500 950 5 10 0 0 0 0 1
device=BU2796
T 3500 1150 5 10 0 0 0 0 1
footprint=QFN20_5
P 0 2400 300 2400 1 0 0
{
T 200 2450 5 8 1 1 0 6 1
pinnumber=4
T 200 2350 5 8 0 1 0 8 1
pinseq=4
T 350 2400 9 8 1 1 0 0 1
pinlabel=XIN
T 350 2400 5 8 0 1 0 2 1
pintype=pwr
}
P 0 4200 300 4200 1 0 0
{
T 200 4250 5 8 1 1 0 6 1
pinnumber=1
T 200 4150 5 8 0 1 0 8 1
pinseq=1
T 350 4200 9 8 1 1 0 0 1
pinlabel=AVDD
T 350 4200 5 8 0 1 0 2 1
pintype=pwr
}
P 3100 800 2800 800 1 0 0
{
T 2900 850 5 8 1 1 0 0 1
pinnumber=20
T 2900 750 5 8 0 1 0 2 1
pinseq=20
T 2750 800 9 8 1 1 0 6 1
pinlabel=VCLK_PD
T 2750 800 5 8 0 1 0 8 1
pintype=out
}
P 0 3000 300 3000 1 0 0
{
T 205 3045 5 8 1 1 0 6 1
pinnumber=18
T 200 2950 5 8 0 1 0 8 1
pinseq=18
T 355 2995 9 8 1 1 0 0 1
pinlabel=VDD2
T 350 3000 5 8 0 1 0 2 1
pintype=in
}
P 0 900 300 900 1 0 0
{
T 205 945 5 8 1 1 0 6 1
pinnumber=17
T 200 850 5 8 0 1 0 8 1
pinseq=17
T 355 895 9 8 1 1 0 0 1
pinlabel=VSS2
T 350 900 5 8 0 1 0 2 1
pintype=io
}
P 3100 3500 2800 3500 1 0 0
{
T 2900 3550 5 8 1 1 0 0 1
pinnumber=11
T 2900 3450 5 8 0 1 0 2 1
pinseq=11
T 2750 3500 9 8 1 1 0 6 1
pinlabel=TGCLK
T 2750 3500 5 8 0 1 0 8 1
pintype=io
}
P 3100 4100 2800 4100 1 0 0
{
T 2900 4150 5 8 1 1 0 0 1
pinnumber=16
T 2900 4050 5 8 0 1 0 2 1
pinseq=16
T 2750 4100 9 8 1 1 0 6 1
pinlabel=UCLK
T 2750 4100 5 8 0 1 0 8 1
pintype=in
}
B 300 0 2500 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3500 750 5 10 0 0 0 0 1
description=3 Channel Clock Generator
T 3500 1350 5 10 0 0 0 0 1
numslots=0
P 0 1500 300 1500 1 0 0
{
T 200 1550 5 8 1 1 0 6 1
pinnumber=6
T 200 1450 5 8 0 1 0 8 1
pinseq=6
T 350 1500 9 8 1 1 0 0 1
pinlabel=TEST
T 350 1500 5 8 0 1 0 2 1
pintype=pwr
}
P 0 3300 300 3300 1 0 0
{
T 200 3350 5 8 1 1 0 6 1
pinnumber=15
T 200 3250 5 8 0 1 0 8 1
pinseq=15
T 350 3300 9 8 1 1 0 0 1
pinlabel=VDD1
T 350 3300 5 8 0 1 0 2 1
pintype=in
}
P 0 3600 300 3600 1 0 0
{
T 200 3650 5 8 1 1 0 6 1
pinnumber=14
T 200 3550 5 8 0 1 0 8 1
pinseq=14
T 350 3600 9 8 1 1 0 0 1
pinlabel=VDD1
T 350 3600 5 8 0 1 0 2 1
pintype=in
}
P 3100 1400 2800 1400 1 0 0
{
T 2895 1445 5 8 1 1 0 0 1
pinnumber=19
T 2900 1350 5 8 0 1 0 2 1
pinseq=19
T 2745 1395 9 8 1 1 0 6 1
pinlabel=VCLK
T 2750 1400 5 8 0 1 0 8 1
pintype=in
}
P 0 2100 300 2100 1 0 0
{
T 200 2150 5 8 1 1 0 6 1
pinnumber=5
T 200 2050 5 8 0 1 0 8 1
pinseq=5
T 350 2100 9 8 1 1 0 0 1
pinlabel=XOUT
T 350 2100 5 8 0 1 0 2 1
pintype=in
}
P 3100 2600 2800 2600 1 0 0
{
T 2895 2645 5 8 1 1 0 0 1
pinnumber=8
T 2900 2550 5 8 0 1 0 2 1
pinseq=8
T 2745 2595 9 8 1 1 0 6 1
pinlabel=TGCLK_SEL1
T 2750 2600 5 8 0 1 0 8 1
pintype=out
}
P 3100 2900 2800 2900 1 0 0
{
T 2895 2945 5 8 1 1 0 0 1
pinnumber=7
T 2900 2850 5 8 0 1 0 2 1
pinseq=7
T 2745 2895 9 8 1 1 0 6 1
pinlabel=TGCLK_SEL2
T 2750 2900 5 8 0 1 0 8 1
pintype=out
}
P 0 300 300 300 1 0 0
{
T 200 350 5 8 1 1 0 6 1
pinnumber=3
T 200 250 5 8 0 1 0 8 1
pinseq=3
T 350 300 9 8 1 1 0 0 1
pinlabel=AVSS
T 350 300 5 8 0 1 0 2 1
pintype=pwr
}
P 0 600 300 600 1 0 0
{
T 205 645 5 8 1 1 0 6 1
pinnumber=13
T 200 550 5 8 0 1 0 8 1
pinseq=13
T 355 595 9 8 1 1 0 0 1
pinlabel=VSS1
T 350 600 5 8 0 1 0 2 1
pintype=in
}
P 3100 500 2800 500 1 0 0
{
T 2895 545 5 8 1 1 0 0 1
pinnumber=12
T 2900 450 5 8 0 1 0 2 1
pinseq=12
T 2745 495 9 8 1 1 0 6 1
pinlabel=VCLK_EN
T 2750 500 5 8 0 1 0 8 1
pintype=in
}
P 0 3900 300 3900 1 0 0
{
T 200 3950 5 8 1 1 0 6 1
pinnumber=2
T 200 3850 5 8 0 1 0 8 1
pinseq=2
T 350 3900 9 8 1 1 0 0 1
pinlabel=AVDD
T 350 3900 5 8 0 1 0 2 1
pintype=pwr
}
P 3100 2000 2800 2000 1 0 0
{
T 2895 2045 5 8 1 1 0 0 1
pinnumber=10
T 2900 1950 5 8 0 1 0 2 1
pinseq=10
T 2745 1995 9 8 1 1 0 6 1
pinlabel=TGCLK_EN
T 2750 2000 5 8 0 1 0 8 1
pintype=out
}
P 3100 2300 2800 2300 1 0 0
{
T 2895 2345 5 8 1 1 0 0 1
pinnumber=9
T 2900 2250 5 8 0 1 0 2 1
pinseq=9
T 2745 2295 9 8 1 1 0 6 1
pinlabel=TGCLK_PD
T 2750 2300 5 8 0 1 0 8 1
pintype=out
}
