-- VHDL test case input
while condition loop
    null;
end loop;

