#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul 21 22:00:33 2022
# Process ID: 24612
# Current directory: F:/intelligent_traffic_light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7372 F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.xpr
# Log file: F:/intelligent_traffic_light/optimized_intellight/vivado.log
# Journal file: F:/intelligent_traffic_light/optimized_intellight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.xpr
INFO: [Project 1-313] Project file moved from 'F:/Intelligent Traffic Light/optimized_intellight' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1329.195 ; gain = 0.000
update_compile_order -fileset sources_1
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'simulate' - hence not re-generating.
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul 21 22:04:46 2022] Launched synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_CU_0_0/simulate_CU_0_0.dcp' for cell 'simulate_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_MII_0_0/simulate_MII_0_0.dcp' for cell 'simulate_i/MII_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_PG_0_0/simulate_PG_0_0.dcp' for cell 'simulate_i/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_QA_0_0/simulate_QA_0_0.dcp' for cell 'simulate_i/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RD_0_0/simulate_RD_0_0.dcp' for cell 'simulate_i/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_SD_0_0/simulate_SD_0_0.dcp' for cell 'simulate_i/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM0_0/simulate_Action_RAM0_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM1_0/simulate_Action_RAM1_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM2_0/simulate_Action_RAM2_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM3_0/simulate_Action_RAM3_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM0_0/simulate_RAM0_0.dcp' for cell 'simulate_i/PL_RAM/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM1_0/simulate_RAM1_0.dcp' for cell 'simulate_i/PL_RAM/RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM2_0/simulate_RAM2_0.dcp' for cell 'simulate_i/PL_RAM/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM3_0/simulate_RAM3_0.dcp' for cell 'simulate_i/PL_RAM/RAM3'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1709.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1800.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1936.773 ; gain = 578.918
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2040.832 ; gain = 37.578
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2417.742 ; gain = 376.910
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2417.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'wire_cs' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:55]
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/xsim.dir/simulate_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 21 22:09:27 2022...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 2420.266 ; gain = 2.523
INFO: [USF-XSim-69] 'elaborate' step finished in '66' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_time_synth -key {Post-Synthesis:sim_1:Timing:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2553.484 ; gain = 106.609
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:20 ; elapsed = 00:02:58 . Memory (MB): peak = 2553.484 ; gain = 1215.727
run 10 s
open_bd_design {F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd}
Reading block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Successfully read diagram <simulate> from block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2592.652 ; gain = 29.355
update_module_reference {intellight_SD_0_0 simulate_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Reading block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM3
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:user:intellight_ip:1.0 - intellight_ip_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Successfully read diagram <intellight> from block design file <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_SD_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded simulate_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
upgrade_ip: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2761.609 ; gain = 143.598
update_module_reference: Time (s): cpu = 00:00:38 ; elapsed = 00:01:21 . Memory (MB): peak = 2761.609 ; gain = 166.715
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SD_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
catch { config_ip_cache -export [get_ips -all simulate_SD_0_0] }
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
launch_runs simulate_SD_0_0_synth_1 -jobs 8
[Thu Jul 21 22:21:18 2022] Launched simulate_SD_0_0_synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_SD_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2768.527 ; gain = 6.449
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul 21 22:23:25 2022] Launched synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2769.066 ; gain = 0.000
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'simulate' - hence not re-generating.
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'simulate' - hence not re-generating.
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
[Thu Jul 21 22:29:29 2022] Launched synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_CU_0_0/simulate_CU_0_0.dcp' for cell 'simulate_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_MII_0_0/simulate_MII_0_0.dcp' for cell 'simulate_i/MII_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_PG_0_0/simulate_PG_0_0.dcp' for cell 'simulate_i/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_QA_0_0/simulate_QA_0_0.dcp' for cell 'simulate_i/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RD_0_0/simulate_RD_0_0.dcp' for cell 'simulate_i/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_SD_0_0/simulate_SD_0_0.dcp' for cell 'simulate_i/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM0_0/simulate_Action_RAM0_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM1_0/simulate_Action_RAM1_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM2_0/simulate_Action_RAM2_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM3_0/simulate_Action_RAM3_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM0_0/simulate_RAM0_0.dcp' for cell 'simulate_i/PL_RAM/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM1_0/simulate_RAM1_0.dcp' for cell 'simulate_i/PL_RAM/RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM2_0/simulate_RAM2_0.dcp' for cell 'simulate_i/PL_RAM/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM3_0/simulate_RAM3_0.dcp' for cell 'simulate_i/PL_RAM/RAM3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 2769.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2769.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2783.824 ; gain = 14.758
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2820.355 ; gain = 6.238
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 2820.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '57' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_time_synth -key {Post-Synthesis:sim_1:Timing:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.363 ; gain = 3.008
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 2823.363 ; gain = 54.297
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2825.793 ; gain = 2.312
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2825.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2825.793 ; gain = 2.312
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 2825.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 2825.793 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:40 ; elapsed = 00:01:40 . Memory (MB): peak = 2825.793 ; gain = 2.312
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2825.848 ; gain = 0.055
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2825.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:54 . Memory (MB): peak = 2825.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_time_synth -key {Post-Synthesis:sim_1:Timing:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2827.184 ; gain = 1.336
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 2827.184 ; gain = 1.391
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot simulate_tb_func_synth xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot simulate_tb_func_synth xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_func_synth

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/xsim.dir/simulate_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 21 22:50:13 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_func_synth -key {Post-Synthesis:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 3596.512 ; gain = 0.000
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd}
update_module_reference {intellight_CU_0_0 simulate_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wire_ns'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_CU_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_CU_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_CU_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wire_ns'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'simulate_CU_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'simulate_CU_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3596.512 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3596.512 ; gain = 0.000
startgroup
make_bd_pins_external  [get_bd_pins CU_0/wire_ns]
endgroup
set_property name wire_ns [get_bd_ports wire_ns_0]
startgroup
create_bd_port -dir O -from 1 -to 0 A
connect_bd_net [get_bd_pins /PG_0/A] [get_bd_ports A]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 R
connect_bd_net [get_bd_pins /RD_0/R] [get_bd_ports R]
endgroup
startgroup
create_bd_port -dir O -from 11 -to 0 S
connect_bd_net [get_bd_pins /SD_0/S] [get_bd_ports S]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 Qnew
connect_bd_net [get_bd_pins /QA_0/Qnew] [get_bd_ports Qnew]
endgroup
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
INFO: [BD 41-1662] The design 'simulate.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1662] The design 'simulate.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
catch { config_ip_cache -export [get_ips -all simulate_CU_0_0] }
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3596.512 ; gain = 0.000
launch_runs simulate_CU_0_0_synth_1 -jobs 8
[Thu Jul 21 23:02:45 2022] Launched simulate_CU_0_0_synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3596.512 ; gain = 0.000
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_module_reference {simulate_SD_0_0 intellight_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_SD_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded simulate_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3596.512 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3596.512 ; gain = 0.000
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1662] The design 'simulate.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SD_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
catch { config_ip_cache -export [get_ips -all simulate_SD_0_0] }
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
launch_runs simulate_SD_0_0_synth_1 -jobs 8
[Thu Jul 21 23:06:21 2022] Launched simulate_SD_0_0_synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_SD_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3596.512 ; gain = 0.000
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul 21 23:07:40 2022] Launched synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3596.512 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_CU_0_0/simulate_CU_0_0.dcp' for cell 'simulate_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_MII_0_0/simulate_MII_0_0.dcp' for cell 'simulate_i/MII_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_PG_0_0/simulate_PG_0_0.dcp' for cell 'simulate_i/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_QA_0_0/simulate_QA_0_0.dcp' for cell 'simulate_i/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RD_0_0/simulate_RD_0_0.dcp' for cell 'simulate_i/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_SD_0_0/simulate_SD_0_0.dcp' for cell 'simulate_i/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM0_0/simulate_Action_RAM0_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM1_0/simulate_Action_RAM1_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM2_0/simulate_Action_RAM2_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM3_0/simulate_Action_RAM3_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM0_0/simulate_RAM0_0.dcp' for cell 'simulate_i/PL_RAM/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM1_0/simulate_RAM1_0.dcp' for cell 'simulate_i/PL_RAM/RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM2_0/simulate_RAM2_0.dcp' for cell 'simulate_i/PL_RAM/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM3_0/simulate_RAM3_0.dcp' for cell 'simulate_i/PL_RAM/RAM3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot simulate_tb_func_synth xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot simulate_tb_func_synth xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'S' [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:57]
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_func_synth
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_func_synth -key {Post-Synthesis:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 3596.512 ; gain = 0.000
open_bd_design {F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot simulate_tb_func_synth xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot simulate_tb_func_synth xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_func_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3596.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_func_synth -key {Post-Synthesis:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 3596.512 ; gain = 0.000
open_bd_design {F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd}
update_module_reference {intellight_CU_0_0 simulate_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_CU_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
Wrote  : <F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/ui/bd_edfaa624.ui> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4137.727 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4137.727 ; gain = 0.000
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1662] The design 'simulate.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
catch { config_ip_cache -export [get_ips -all simulate_CU_0_0] }
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
launch_runs simulate_CU_0_0_synth_1 -jobs 8
[Thu Jul 21 23:26:01 2022] Launched simulate_CU_0_0_synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4137.727 ; gain = 0.000
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Jul 21 23:27:18 2022] Launched synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_CU_0_0/simulate_CU_0_0.dcp' for cell 'simulate_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_MII_0_0/simulate_MII_0_0.dcp' for cell 'simulate_i/MII_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_PG_0_0/simulate_PG_0_0.dcp' for cell 'simulate_i/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_QA_0_0/simulate_QA_0_0.dcp' for cell 'simulate_i/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RD_0_0/simulate_RD_0_0.dcp' for cell 'simulate_i/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_SD_0_0/simulate_SD_0_0.dcp' for cell 'simulate_i/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM0_0/simulate_Action_RAM0_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM1_0/simulate_Action_RAM1_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM2_0/simulate_Action_RAM2_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM3_0/simulate_Action_RAM3_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM0_0/simulate_RAM0_0.dcp' for cell 'simulate_i/PL_RAM/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM1_0/simulate_RAM1_0.dcp' for cell 'simulate_i/PL_RAM/RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM2_0/simulate_RAM2_0.dcp' for cell 'simulate_i/PL_RAM/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM3_0/simulate_RAM3_0.dcp' for cell 'simulate_i/PL_RAM/RAM3'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_time_synth -key {Post-Synthesis:sim_1:Timing:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[10]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[11]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[12]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[13]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[14]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[15]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[6]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[7]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[8]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[9]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[1]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[2]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[3]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[4]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[5]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 4137.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 4137.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[10]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[11]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[12]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[13]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[14]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[15]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[6]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[7]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[8]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[9]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[1]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[2]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[3]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[4]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[5]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 4137.727 ; gain = 0.000
current_sim simulation_6
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/func/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 4137.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 213827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 253827 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[10]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[11]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[12]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[13]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[14]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[15]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[6]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[7]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[8]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[9]/TChk166_12434 at time 293062 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[1]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[2]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[3]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[4]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/sc_reg[5]/TChk166_12434 at time 293086 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 333752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 373752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[0]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[10]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[11]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[12]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[13]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[14]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[15]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[1]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[2]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[3]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[4]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[5]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[6]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[7]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[8]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/ec_reg[9]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[0]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[10]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[11]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[12]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[13]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[14]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[15]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[1]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[2]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[3]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[4]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[5]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[6]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[7]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[8]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:/Xilinx/Vivado/2021.1/data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /simulate_tb/dut/simulate_i/CU_0/inst/epsilon_reg[9]/TChk155_12423 at time 413752 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
generate_target all [get_files  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'simulate' - hence not re-generating.
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

update_module_reference {intellight_CU_0_0 simulate_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_CU_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
launch_runs synth_1 -jobs 8
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
[Thu Jul 21 23:45:33 2022] Launched simulate_CU_0_0_synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_CU_0_0_synth_1/runme.log
[Thu Jul 21 23:45:33 2022] Launched synth_1...
Run output will be captured here: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 4137.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_CU_0_0/simulate_CU_0_0.dcp' for cell 'simulate_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_MII_0_0/simulate_MII_0_0.dcp' for cell 'simulate_i/MII_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_PG_0_0/simulate_PG_0_0.dcp' for cell 'simulate_i/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_QA_0_0/simulate_QA_0_0.dcp' for cell 'simulate_i/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RD_0_0/simulate_RD_0_0.dcp' for cell 'simulate_i/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_SD_0_0/simulate_SD_0_0.dcp' for cell 'simulate_i/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM0_0/simulate_Action_RAM0_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM1_0/simulate_Action_RAM1_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM2_0/simulate_Action_RAM2_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_Action_RAM3_0/simulate_Action_RAM3_0.dcp' for cell 'simulate_i/Action_RAM/Action_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM0_0/simulate_RAM0_0.dcp' for cell 'simulate_i/PL_RAM/RAM0'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM1_0/simulate_RAM1_0.dcp' for cell 'simulate_i/PL_RAM/RAM1'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM2_0/simulate_RAM2_0.dcp' for cell 'simulate_i/PL_RAM/RAM2'
INFO: [Project 1-454] Reading design checkpoint 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/ip/simulate_RAM3_0/simulate_RAM3_0.dcp' for cell 'simulate_i/PL_RAM/RAM3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/board_file/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim/simulate_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0_CU
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_MII
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_2
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_3
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_4
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_5
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_12bit_6
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_0
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0_reg_2bit_1
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0_PG
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_QA
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_multiply_0
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_mux4to1_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_1
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_2
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_3
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_4
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0_reg_32bit_5
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_RD
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0_reg_32bit_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_SD
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0_lsfr_12bit
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot simulate_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "simulate_tb_time_synth.sdf", for root module "simulate_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.simulate_CU_0_0_CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_0
Compiling module xil_defaultlib.simulate_MII_0_0_reg_2bit_1
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_2
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_3
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_4
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_5
Compiling module xil_defaultlib.simulate_MII_0_0_reg_12bit_6
Compiling module xil_defaultlib.simulate_MII_0_0_MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.simulate_PG_0_0_PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.simulate_QA_0_0_multiply
Compiling module xil_defaultlib.simulate_QA_0_0_multiply_0
Compiling module xil_defaultlib.simulate_QA_0_0_mux4to1_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_1
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_2
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_3
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_4
Compiling module xil_defaultlib.simulate_QA_0_0_reg_32bit_5
Compiling module xil_defaultlib.simulate_QA_0_0_QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit
Compiling module xil_defaultlib.simulate_RD_0_0_reg_32bit_0
Compiling module xil_defaultlib.simulate_RD_0_0_RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.simulate_SD_0_0_lsfr_12bit
Compiling module xil_defaultlib.simulate_SD_0_0_SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_time_synth
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_time_synth -key {Post-Synthesis:sim_1:Timing:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4137.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 4137.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
update_module_reference {intellight_CU_0_0 simulate_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/simulate_CU_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
upgrade_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4172.566 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4172.566 ; gain = 0.000
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
generate_target Simulation [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1662] The design 'simulate.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_16bit
INFO: [VRFC 10-311] analyzing module reg_12bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_0/sim/simulate_const_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_0/sim/simulate_cons_0000_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_0/sim/simulate_Action_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_0/sim/simulate_Action_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_0/sim/simulate_Action_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_0/sim/simulate_Action_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_0/sim/simulate_MII_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_1/sim/simulate_const_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_0/sim/simulate_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_0/sim/simulate_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_0/sim/simulate_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_0/sim/simulate_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_0/sim/simulate_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_0/sim/simulate_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_0/sim/simulate_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_0/sim/simulate_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_0/sim/simulate_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v:64]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.reg_12bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.lsfr_12bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/xsim.dir/simulate_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 21 23:59:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_behav -key {Behavioral:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4172.566 ; gain = 0.000
run 10 s
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4172.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
update_module_reference {intellight_CU_0_0 simulate_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4172.566 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4172.566 ; gain = 0.000
make_wrapper -files [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -top
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
generate_target Simulation [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
INFO: [BD 41-1662] The design 'simulate.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_16bit
INFO: [VRFC 10-311] analyzing module reg_12bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_0/sim/simulate_const_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_0/sim/simulate_cons_0000_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_0/sim/simulate_Action_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_0/sim/simulate_Action_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_0/sim/simulate_Action_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_0/sim/simulate_Action_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_0/sim/simulate_MII_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_1/sim/simulate_const_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_0/sim/simulate_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_0/sim/simulate_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_0/sim/simulate_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_0/sim/simulate_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_0/sim/simulate_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_0/sim/simulate_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_0/sim/simulate_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_0/sim/simulate_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_0/sim/simulate_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v:65]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.reg_12bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.lsfr_12bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_behav -key {Behavioral:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 4172.566 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/synth_1

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_16bit
INFO: [VRFC 10-311] analyzing module reg_12bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_0/sim/simulate_const_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_0/sim/simulate_cons_0000_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_0/sim/simulate_Action_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_0/sim/simulate_Action_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_0/sim/simulate_Action_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_0/sim/simulate_Action_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_0/sim/simulate_MII_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_1/sim/simulate_const_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_0/sim/simulate_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_0/sim/simulate_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_0/sim/simulate_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_0/sim/simulate_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_0/sim/simulate_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_0/sim/simulate_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_0/sim/simulate_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_0/sim/simulate_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_0/sim/simulate_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4172.566 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v:65]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.reg_12bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.lsfr_12bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 4172.566 ; gain = 0.000
run 10 s
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4172.566 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_16bit
INFO: [VRFC 10-311] analyzing module reg_12bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_0/sim/simulate_const_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_0/sim/simulate_cons_0000_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_0/sim/simulate_Action_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_0/sim/simulate_Action_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_0/sim/simulate_Action_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_0/sim/simulate_Action_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_0/sim/simulate_MII_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_1/sim/simulate_const_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_0/sim/simulate_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_0/sim/simulate_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_0/sim/simulate_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_0/sim/simulate_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_0/sim/simulate_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_0/sim/simulate_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_0/sim/simulate_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_0/sim/simulate_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_0/sim/simulate_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4172.566 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v:65]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.reg_12bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.lsfr_12bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 4172.566 ; gain = 0.000
run 10 s
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4172.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference {intellight_CU_0_0 simulate_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4172.566 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4172.566 ; gain = 0.000
generate_target Simulation [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_16bit
INFO: [VRFC 10-311] analyzing module reg_12bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_0/sim/simulate_const_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_0/sim/simulate_cons_0000_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_0/sim/simulate_Action_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_0/sim/simulate_Action_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_0/sim/simulate_Action_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_0/sim/simulate_Action_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_0/sim/simulate_MII_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_1/sim/simulate_const_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_0/sim/simulate_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_0/sim/simulate_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_0/sim/simulate_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_0/sim/simulate_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_0/sim/simulate_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_0/sim/simulate_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_0/sim/simulate_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_0/sim/simulate_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_0/sim/simulate_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v:65]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.reg_12bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.lsfr_12bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_behav -key {Behavioral:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 4172.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference {intellight_CU_0_0 simulate_CU_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Upgrading 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd'
INFO: [IP_Flow 19-1972] Upgraded simulate_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4172.566 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4172.566 ; gain = 0.000
generate_target Simulation [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd]
Wrote  : <F:\intelligent_traffic_light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\simulate\simulate.bd> 
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/sim/simulate.v
VHDL Output written to : f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate.hwh
Generated Block Design Tcl file f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hw_handoff/simulate_bd.tcl
Generated Hardware Definition File f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/synth/simulate.hwdef
export_ip_user_files -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/simulate/simulate.bd] -directory F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts -ip_user_files_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files -ipstatic_source_dir F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulate_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulate_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim/sc_xtlm_intellight_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L processing_system7_vip_v1_0_12 -L xilinx_vip -prj simulate_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_16bit
INFO: [VRFC 10-311] analyzing module reg_12bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/MII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MII
INFO: [VRFC 10-311] analyzing module wen_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-311] analyzing module lsfr_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_3bit
INFO: [VRFC 10-311] analyzing module min4to1_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/file_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_0/sim/simulate_const_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_cons_0000_0/sim/simulate_cons_0000_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_cons_0000_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM0_0/sim/simulate_Action_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM1_0/sim/simulate_Action_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM2_0/sim/simulate_Action_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_Action_RAM3_0/sim/simulate_Action_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_Action_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_MII_0_0/sim/simulate_MII_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_MII_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_const_1_1/sim/simulate_const_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_const_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM0_0/sim/simulate_RAM0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM1_0/sim/simulate_RAM1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM2_0/sim/simulate_RAM2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RAM3_0/sim/simulate_RAM3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RAM3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_CU_0_0/sim/simulate_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_PG_0_0/sim/simulate_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_QA_0_0/sim/simulate_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_RD_0_0/sim/simulate_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/ip/simulate_SD_0_0/sim/simulate_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.ip_user_files/bd/simulate/sim/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_7YDQNW
INFO: [VRFC 10-311] analyzing module PL_RAM_imp_1KVKOLK
INFO: [VRFC 10-311] analyzing module simulate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/simulate/hdl/simulate_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
"xelab -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto c1df7c706dac4506a9bc7b19e3742c8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulate_tb_behav xil_defaultlib.simulate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sim_1/new/simulate_tb.v:39]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/CU.v:65]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.srcs/sources_1/new/SD.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_Action_RAM0_0
Compiling module xil_defaultlib.simulate_Action_RAM1_0
Compiling module xil_defaultlib.simulate_Action_RAM2_0
Compiling module xil_defaultlib.simulate_Action_RAM3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.simulate_cons_0000_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.simulate_const_1_0
Compiling module xil_defaultlib.Action_RAM_imp_7YDQNW
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.simulate_CU_0_0
Compiling module xil_defaultlib.reg_12bit
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.wen_decoder
Compiling module xil_defaultlib.MII
Compiling module xil_defaultlib.simulate_MII_0_0
Compiling module xil_defaultlib.min4to1_3bit
Compiling module xil_defaultlib.max4to1_3bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.simulate_PG_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.simulate_RAM0_0
Compiling module xil_defaultlib.simulate_RAM1_0
Compiling module xil_defaultlib.simulate_RAM2_0
Compiling module xil_defaultlib.simulate_RAM3_0
Compiling module xil_defaultlib.simulate_const_1_1
Compiling module xil_defaultlib.PL_RAM_imp_1KVKOLK
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.simulate_QA_0_0
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.simulate_RD_0_0
Compiling module xil_defaultlib.lsfr_12bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.simulate_SD_0_0
Compiling module xil_defaultlib.simulate
Compiling module xil_defaultlib.simulate_wrapper
Compiling module xil_defaultlib.simulate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4172.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulate_tb_behav -key {Behavioral:sim_1:Functional:simulate_tb} -tclbatch {simulate_tb.tcl} -protoinst "protoinst_files/simulate.protoinst" -protoinst "protoinst_files/bd_0108.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/simulate.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0108.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0108.protoinst for the following reason(s):
There are no instances of module "bd_0108" in the design.

Time resolution is 1 ps
source simulate_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.Action_RAM.Action_RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module simulate_tb.dut.simulate_i.PL_RAM.RAM3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulate_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4172.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 22 00:27:56 2022...
