# compile vhdl design source files
vhdl xil_defaultlib  "../../../assignment_1.srcs/sources_1/new/or_gate.vhd"
vhdl xil_defaultlib  "../../../assignment_1.srcs/sources_1/new/and3.vhd"
vhdl xil_defaultlib  "../../../assignment_1.srcs/sources_1/new/and.vhd"
vhdl xil_defaultlib  "../../../assignment_1.srcs/sources_1/new/schematicFile.vhd"
vhdl xil_defaultlib  "../../../assignment_1.srcs/sim_1/new/tb.vhd"

# Do not sort compile order
nosort
