# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/constants.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:00:37 on Mar 09,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 09:00:37 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/alu_type.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:00:38 on Mar 09,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_types
# End time: 09:00:38 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/alu.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:00:40 on Mar 09,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading package alu_types
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# -- Compiling configuration CFG_ALU_BEHAVIORAL
# -- Loading entity ALU
# -- Loading architecture BEHAVIOR of ALU
# End time: 09:00:40 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/tb_alu.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:00:43 on Mar 09,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/vhdlsim/tb_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Loading package alu_types
# -- Compiling entity TBALU
# -- Compiling architecture TEST of TBALU
# -- Compiling configuration ALU_TEST
# -- Loading entity TBALU
# -- Loading architecture TEST of TBALU
# -- Loading package NUMERIC_STD
# -- Loading entity ALU
# -- Loading configuration cfg_alu_behavioral
# End time: 09:00:43 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tbalu -t 10ps -voptargs=+acc
# vsim work.tbalu -t 10ps -voptargs="+acc" 
# Start time: 09:01:57 on Mar 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.alu_types
# Loading work.tbalu(test)#1
# Loading ieee.numeric_std(body)
# Loading work.alu(behavior)#1
add wave * 
run 100 ns
# End time: 09:08:58 on Mar 09,2023, Elapsed time: 0:07:01
# Errors: 0, Warnings: 0
