module MDR #(parameter width = 32)
(
		input clk,
		input load,
		input load_funct3_t load_op,
		input [width-1:0] in,
		output logic [width-1:0] out
);

endmodule : MDR 
