#include "HALxpu2.h"
void tzbsp_memzi(uint32* addr, uint32 size);
const char * g_tzbsp_xpu_devcfg_map[HAL_XPU2_COUNT] = {0};
void tzbsp_xpu_devcfg_map_init(void)
{
tzbsp_memzi((uint32 *)g_tzbsp_xpu_devcfg_map, 4*HAL_XPU2_COUNT);
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BIMC_MPU0] = "BIMC_MPU0";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BIMC_MPU1] = "BIMC_MPU1";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BOOT_ROM] = "BOOT_ROM";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_KPSS_MPU] = "KPSS_MPU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_KPSS_L2] = "KPSS_L2";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_LPM] = "LPASS_LPM";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_MNOC] = "MMSS_MNOC";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_OCMEM_MPU0] = "MMSS_OCMEM_MPU0";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_OCMEM_MPU1] = "MMSS_OCMEM_MPU1";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_DM_MPU] = "MMSS_DM_MPU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_SNOC] = "MMSS_SNOC";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_IMEM_MPU] = "IMEM_MPU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_PNOC_MPU] = "PNOC_MPU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_RPM_M3] = "RPM_M3";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_SNOC_CFG] = "SNOC_CFG";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_CLK_CTL] = "CLK_CTL";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_CORE_CSR] = "LPASS_CORE_CSR";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_LCC] = "LPASS_LCC";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_LPAIF] = "LPASS_LPAIF";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_RSMPLR] = "LPASS_RSMPLR";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_CC] = "MMSS_CC";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_RPM_MSG_RAM] = "RPM_MSG_RAM";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_PMIC_ARB_SPMI] = "PMIC_ARB_SPMI";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_TCSR_MUTEX] = "TCSR_MUTEX";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_TCSR_REGS] = "TCSR_REGS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BAM_DMA] = "BAM_DMA";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BIMC_APU] = "BIMC_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BAM_BLSP1_DMA] = "BAM_BLSP1_DMA";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BAM_BLSP2_DMA] = "BAM_BLSP2_DMA";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_CRYPTO0_BAM] = "CRYPTO0_BAM";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_EBI1_CFG] = "EBI1_CFG";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_DEHR] = "DEHR";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_COMMON] = "LPASS_COMMON";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_SLIMBUS] = "LPASS_SLIMBUS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_TOP] = "LPASS_TOP";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_A_VBIF_JPEG] = "MMSS_A_VBIF_JPEG";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_CAMERA_SS] = "CAMERA_SS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_A_VBIF_VFE] = "MMSS_A_VBIF_VFE";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_DM_APU] = "MMSS_DM_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MDSS_APU] = "MDSS_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_MDSS_VBIF] = "MMSS_MDSS_VBIF";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_MISC] = "MMSS_MISC";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_OCMEM_APU] = "MMSS_OCMEM_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_OXILI_CX] = "MMSS_OXILI_CX";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_OXILI_VBIF] = "MMSS_OXILI_VBIF";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_RBCPR] = "MMSS_RBCPR";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_VENUS_VBIF] = "MMSS_VENUS_VBIF";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MMSS_VENUS] = "MMSS_VENUS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MPM2] = "MPM2";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_MSS] = "MSS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_IMEM_APU] = "IMEM_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_PMIC_ARB] = "PMIC_ARB";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_PERIPH_SS_APU] = "PERIPH_SS_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BAM_SDCC1] = "BAM_SDCC1";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BAM_SDCC2] = "BAM_SDCC2";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BAM_SDCC3] = "BAM_SDCC3";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_BAM_SDCC4] = "BAM_SDCC4";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_LPASS_QDSP6SS] = "LPASS_QDSP6SS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_RBCR_QDSS] = "RBCR_QDSS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_RPM_APU] = "RPM_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_SPDM_APU] = "SPDM_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_SEC_CTRL_APU] = "SEC_CTRL_APU";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_TLMM] = "TLMM";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_TSIF] = "TSIF";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_USB1_HS] = "USB1_HS";
  g_tzbsp_xpu_devcfg_map[HAL_XPU2_PRONTO] = "PRONTO";
}
