digraph G {
Input2[opcode=input, ref_name="input", size=4096, offset="0, 28", pattern="4, 1017"];
MUL3[opcode=mul];
Input6[opcode=input, ref_name="input", size=4096, offset="0, 24", pattern="4, 1017"];
MUL7[opcode=mul];
ADD8[opcode=add];
Input11[opcode=input, ref_name="input", size=4096, offset="0, 20", pattern="4, 1017"];
MUL12[opcode=mul];
ADD13[opcode=add];
Input16[opcode=input, ref_name="input", size=4096, offset="0, 16", pattern="4, 1017"];
MUL17[opcode=mul];
ADD18[opcode=add];
Input21[opcode=input, ref_name="input", size=4096, offset="0, 12", pattern="4, 1017"];
MUL22[opcode=mul];
ADD23[opcode=add];
Input26[opcode=input, ref_name="input", size=4096, offset="0, 8", pattern="4, 1017"];
MUL27[opcode=mul];
ADD28[opcode=add];
Input31[opcode=input, ref_name="input", size=4096, offset="0, 4", pattern="4, 1017"];
MUL32[opcode=mul];
ADD33[opcode=add];
Input36[opcode=input, ref_name="input", size=4096, offset="0, 0", pattern="4, 1017"];
MUL37[opcode=mul];
ADD38[opcode=add];
Output40[opcode=output, ref_name="output", size=4080, offset="16, 12", pattern="4, 1017"];
CONST44[opcode=const, value=21];
CONST46[opcode=const, value=150];
CONST48[opcode=const, value=375];
CONST50[opcode=const, value=-225];
CONST52[opcode=const, value=40];
CONST54[opcode=const, value=61];
CONST56[opcode=const, value=-300];
CONST58[opcode=const, value=125];
Input2->MUL3[operand=0];
CONST44->MUL3[operand=1];
MUL3->ADD8[operand=1];
Input6->MUL7[operand=0];
CONST46->MUL7[operand=1];
MUL7->ADD8[operand=0];
ADD8->ADD13[operand=1];
Input11->MUL12[operand=0];
CONST48->MUL12[operand=1];
MUL12->ADD18[operand=0];
ADD13->ADD23[operand=1];
Input16->MUL17[operand=0];
CONST50->MUL17[operand=1];
MUL17->ADD18[operand=0];
ADD18->ADD13[operand=1];
Input21->MUL22[operand=0];
CONST52->MUL22[operand=1];
ADD38->ADD33[operand=0];
MUL22->ADD28[operand=1];
Input26->MUL27[operand=0];
CONST54->MUL27[operand=1];
MUL27->ADD28[operand=0];
ADD28->ADD33[operand=1];
Input31->MUL32[operand=0];
CONST56->MUL32[operand=1];
MUL32->ADD38[operand=0];
ADD33->ADD23[operand=1];
Input36->MUL37[operand=0];
CONST58->MUL37[operand=1];
MUL37->ADD38[operand=0];
ADD23->Output40[operand=0];
}