// Seed: 2685565705
module module_0 (
    output wor id_0,
    input wor id_1,
    input tri id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7
);
  assign id_0 = 1;
  assign module_1.id_5 = 0;
  assign id_0 = id_2;
  initial @(1 or negedge 1);
  reg id_9;
  initial id_9 <= 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4
  );
endmodule
