#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027b7de0 .scope module, "tb_ClockDivider" "tb_ClockDivider" 2 2;
 .timescale -9 -9;
v000000000280ab60_0 .var "t_in", 0 0;
v000000000280ac00_0 .net "t_out", 0 0, L_000000000280ad40;  1 drivers
v000000000280aca0_0 .var "t_rst", 0 0;
S_0000000000f5e6b0 .scope module, "uut" "ClockDivider" 2 7, 3 1 0, S_00000000027b7de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
    .port_info 2 /INPUT 1 "rst"
v0000000000f5e830_0 .var "currentCount", 23 0;
v0000000000f5e8d0_0 .net "in", 0 0, v000000000280ab60_0;  1 drivers
v0000000000f5e970_0 .net "out", 0 0, L_000000000280ad40;  alias, 1 drivers
v0000000000f5ea10_0 .net "rst", 0 0, v000000000280aca0_0;  1 drivers
E_00000000027b39e0/0 .event negedge, v0000000000f5ea10_0;
E_00000000027b39e0/1 .event posedge, v0000000000f5e8d0_0;
E_00000000027b39e0 .event/or E_00000000027b39e0/0, E_00000000027b39e0/1;
L_000000000280ad40 .part v0000000000f5e830_0, 4, 1;
    .scope S_0000000000f5e6b0;
T_0 ;
    %wait E_00000000027b39e0;
    %load/vec4 v0000000000f5ea10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000f5e830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f5e830_0;
    %addi 1, 0, 24;
    %assign/vec4 v0000000000f5e830_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027b7de0;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "tb_ClockDivider.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000027b7de0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000000027b7de0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v000000000280ab60_0;
    %nor/r;
    %store/vec4 v000000000280ab60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027b7de0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000280ab60_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000000027b7de0;
T_4 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000280aca0_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ClockDivider.v";
    "ClockDivider.v";
