
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'Rocky Linux release 8.10 (Green Obsidian)' is not supported 
  on 'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.18.0-553.16.1.el8_10.x86_64' is not supported.
  Supported versions are 2.4* or 2.6*.


Warning-[DBGACC_DBG] Multiple debug options being used
  The debug switches '-debug_access' and '-debug_pp' are being used together. 
  For better performance, consider using only '-debug_access'.

*** Using c compiler gcc instead of cc ...
*** Using loader gcc instead of cc ...
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
                         Chronologic VCS (TM)
         Version M-2017.03_Full64 -- Mon Nov 18 20:33:51 2024
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'params/rast_params.sv'
Parsing design file 'rtl/bbox.sv'
Parsing design file 'rtl/dff2.sv'
Parsing design file 'rtl/dff3.sv'
Parsing design file 'rtl/dff.sv'
Parsing design file 'rtl/dff_retime.sv'
Parsing design file 'rtl/hash_jtree.sv'
Parsing design file 'rtl/rast.sv'
Parsing design file 'rtl/sampletest.sv'
Parsing design file 'rtl/test_iterator.sv'
Parsing design file 'rtl/tree_hash.sv'
Parsing design file 'rtl/DW_pl_reg.v'
Parsing design file 'verif/bbx_sb.sv'
Parsing design file 'verif/clocker.sv'
Parsing design file 'verif/perf_monitor.sv'
Parsing design file 'verif/rast_driver.sv'
Parsing design file 'verif/smpl_cnt_sb.sv'
Parsing design file 'verif/smpl_sb.sv'
Parsing design file 'verif/testbench.sv'
Parsing design file 'verif/top_rast.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
verif/top_rast.sv, 15
$unit
  Package 'rast_params' already wildcard imported. 
  Ignoring rast_params::*
  See the System Verilog LRM(1800-2005), section 19.2.1.

Parsing design file 'verif/zbuff.sv'
Top Level Modules:
       top_rast
TimeScale is 1 ns / 1 ns

Warning-[TFIPC] Too few instance port connections
verif/testbench.sv, 146
"bbx_sb #(.SIGFIG(SIGFIG), .RADIX(RADIX), .VERTS(VERTS), .AXIS(AXIS), .COLORS(COLORS), .PIPE_DEPTH(PIPES_BOX)) bbx_sb( .tri_R10S (tri_R10S),  .validTri_R10H (validTri_R10H),  .tri_R13S (top_rast.rast.tri_R13S),  .box_R13S (top_rast.rast.box_R13S),  .validTri_R13H (top_rast.rast.validTri_R13H),  .clk (clk),  .rst (rst),  .halt_RnnnnL (top_rast.rast.halt_RnnnnL),  .screen_RnnnnS (screen_RnnnnS),  .subSample_RnnnnU (subSample_RnnnnU));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
18 unique modules to generate
Generating code for _VCSgd_INiNY
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_mT84W
Generating code for _VCSgd_d5BPu
Generating code for _VCSgd_HpNpL
Generating code for _VCSgd_YYTYE
Generating code for _VCSgd_yW5CM
Generating code for _VCSgd_FMRfU
Generating code for _VCSgd_m1pCR
Generating code for _VCSgd_tpBAT
Generating code for _VCSgd_UfTMx
Generating code for _VCSgd_KUIDG
Generating code for _VCSgd_mv96h
Generating code for _VCSgd_zxvEq
Generating code for _VCSgd_Fgck4
Generating code for _VCSgd_wrGcc
Generating code for _VCSgd_EJn6A
Generating code for _VCSgd_RmIf7
Generating code for _VCSgd_gG0sx
Generating code for _VCSgd_fjDt2
Generating code for _VCSgd_aWGfp
Generating code for _VCSgd_xKfGv
Generating code for _VCSgd_ACtd6
Generating code for _VCSgd_qncW9
Generating code for _VCSgd_KE3qb
Generating code for _VCSgd_Qaq0g
Generating code for _VCSgd_sE4tC
Generating code for _VCSgd_NNwFS
Generating code for _VCSgd_gPJxK
Generating code for _VCSgd_adgUT
recompiling module test_iterator
Generating code for _VCSgd_a8g0Z
Generating code for _VCSgd_wiPAj
Generating code for _VCSgd_ZD3VR
Generating code for _VCSgd_hVvAG
Generating code for _VCSgd_xTIPv
Generating code for _VCSgd_iAVhC
Generating code for _VCSgd_xFwH6
Generating code for _VCSgd_K6ha2
	However, due to incremental compilation, only 1 module needs to be compiled. 
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
make[1]: Entering directory `/home/users/jiajunc4/ee271/gitproj_part1/EE-271-Rasterizer/csrc'
make[1]: Leaving directory `/home/users/jiajunc4/ee271/gitproj_part1/EE-271-Rasterizer/csrc'
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
make[1]: Entering directory `/home/users/jiajunc4/ee271/gitproj_part1/EE-271-Rasterizer/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
gcc  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir   /home/users/jiajunc4/ee271/gitproj_part1/EE-271-Rasterizer/gold/sv_gold.o     _2846620_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so    rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libzerosoft_rt_stubs.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libvirsim.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/liberrorinf.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libsnpsmalloc.so    /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libvcsnew.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libsimprofile.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libuclinative.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/vcs_tls.o   -Wl,-whole-archive /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libvcsucli.so -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o  _vcs_pli_stub_.o   /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/L-2016.06-SP1-1//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/users/jiajunc4/ee271/gitproj_part1/EE-271-Rasterizer/csrc'
/afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/bin/vcs: line 28756: 2846828 Segmentation fault      (core dumped) ${TOOL_HOME}/bin/cfs_ident_exec -f ${XML_INPUT_EXE} -o "${fsearchDir}/idents_tapi.xml" -o_SrcFile "${dirSrcFiles}/src_files_c" > tapi_xml_writer.log
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
