{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-554,-570",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD -left
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_led_locked -pg 1 -lvl 8 -x 1940 -y 120 -defaultsOSRD
preplace port port-id_led_blinky -pg 1 -lvl 8 -x 1940 -y 60 -defaultsOSRD
preplace inst uart_axi_bridge -pg 1 -lvl 2 -x 480 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21} -defaultsOSRD -pinDir UART left -pinY UART 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst system_interconnect -pg 1 -lvl 3 -x 760 -y 60 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst blinky -pg 1 -lvl 7 -x 1830 -y 60 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir led right -pinY led 0R
preplace inst system_reset -pg 1 -lvl 1 -x 180 -y 120 -defaultsOSRD -pinDir CPU_RESETN left -pinY CPU_RESETN 0L -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R -pinDir CLK100MHZ left -pinY CLK100MHZ 20L -pinDir sys_clk right -pinY sys_clk 20R
preplace inst output_clk -pg 1 -lvl 6 -x 1630 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 18 21 22} -defaultsOSRD -pinDir s_axi_lite left -pinY s_axi_lite 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 200L -pinDir clk_in1 left -pinY clk_in1 20L -pinDir clk_out right -pinY clk_out 0R -pinDir locked right -pinY locked 50R
preplace inst clock_mgr_ctl -pg 1 -lvl 4 -x 1050 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 27 25 23 24 26} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 10L -pinDir clk left -pinY clk 30L -pinDir resetn left -pinY resetn 90L -pinBusDir div_out right -pinBusY div_out 0R -pinDir configure right -pinY configure 100R -pinBusDir div_in right -pinBusY div_in 60R -pinBusDir vco_in right -pinBusY vco_in 20R -pinBusDir ref_clock_freq right -pinBusY ref_clock_freq 40R -pinBusDir freq_out right -pinBusY freq_out 80R
preplace inst clock_mgr -pg 1 -lvl 5 -x 1350 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 28 21 22 24 27 26 23 25} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 140L -pinBusDir div_in left -pinBusY div_in 20L -pinBusDir vco_out left -pinBusY vco_out 40L -pinBusDir div_out left -pinBusY div_out 80L -pinDir configure left -pinY configure 120L -pinDir test_clk right -pinY test_clk 20R -pinBusDir ref_clock_freq left -pinBusY ref_clock_freq 60L -pinBusDir freq_out left -pinBusY freq_out 100L
preplace netloc CLK100MHZ_1 1 0 1 NJ 140
preplace netloc CPU_RESETN_1 1 0 1 NJ 120
preplace netloc blinky_led 1 7 1 NJ 60
preplace netloc clk_wiz_1_locked 1 6 2 NJ 120 NJ
preplace netloc clock_mgr_ctl_0_configure 1 4 1 N 190
preplace netloc clock_mgr_ctl_0_div_out 1 4 1 N 90
preplace netloc clock_mgr_div_out 1 4 1 NJ 150
preplace netloc clock_mgr_freq_out 1 4 1 NJ 170
preplace netloc clock_mgr_ref_clock_freq 1 4 1 NJ 130
preplace netloc clock_mgr_vco_out 1 4 1 NJ 110
preplace netloc output_clk_clk_out 1 5 2 1520 10 1740
preplace netloc source_100mhz_sys_clk 1 1 5 360 150 620 160 900 30 1200 10 1500
preplace netloc source_100mhz_sys_resetn 1 1 5 340 170 600 180 900 250 1200 270 NJ
preplace netloc axi_uartlite_UART 1 0 2 NJ 60 NJ
preplace netloc clock_mgr_0_M_AXI 1 5 1 N 70
preplace netloc system_interconnect_M00_AXI 1 3 1 N 100
preplace netloc uart_axi_bridge_M_AXI 1 2 1 N 60
levelinfo -pg 1 0 180 480 760 1050 1350 1630 1830 1940
pagesize -pg 1 -db -bbox -sgen -150 0 2070 330
",
   "No Loops_ScaleFactor":"0.664838",
   "No Loops_TopLeft":"-141,-384",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y -200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y -200 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -200
levelinfo -pg 1 -10 120 240
pagesize -pg 1 -db -bbox -sgen -150 -270 240 140
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"1"
}
