

================================================================
== Synthesis Summary Report of 'SpMV'
================================================================
+ General Information: 
    * Date:           Tue Jan  7 13:53:12 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        hls_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                Modules               | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |                & Loops               | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ SpMV                                |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|  3 (1%)|  3974 (3%)|  3864 (7%)|    -|
    | + SpMV_Pipeline_spmv_loop_internal   |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal1  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal2  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal3  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal4  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal5  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal6  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal7  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal8  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    | + SpMV_Pipeline_spmv_loop_internal9  |     -|  0.39|        -|       -|         -|        -|     -|        no|     -|       -|  342 (~0%)|  260 (~0%)|    -|
    |  o spmv_loop_internal                |     -|  7.30|        -|       -|         6|        1|     -|       yes|     -|       -|          -|          -|    -|
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+-----------+----------+
| Port                   | Direction | Bitwidth |
+------------------------+-----------+----------+
| columnIndexes_address0 | out       | 7        |
| columnIndexes_q0       | in        | 5        |
| output_r_address0      | out       | 4        |
| output_r_d0            | out       | 32       |
| rowPointers_address0   | out       | 4        |
| rowPointers_address1   | out       | 4        |
| rowPointers_q0         | in        | 9        |
| rowPointers_q1         | in        | 9        |
| values_address0        | out       | 7        |
| values_q0              | in        | 32       |
| vector_address0        | out       | 4        |
| vector_q0              | in        | 32       |
+------------------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| numOfCols | ap_none | in        | 5        |
| numOfRows | ap_none | in        | 5        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+-------------+
| Argument      | Direction | Datatype    |
+---------------+-----------+-------------+
| values        | in        | int*        |
| columnIndexes | in        | ap_uint<5>* |
| rowPointers   | in        | ap_uint<9>* |
| numOfRows     | in        | ap_uint<5>  |
| numOfCols     | in        | ap_uint<5>  |
| vector        | in        | int*        |
| output        | out       | int*        |
+---------------+-----------+-------------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| values        | values_address0        | port    | offset   |
| values        | values_ce0             | port    |          |
| values        | values_q0              | port    |          |
| columnIndexes | columnIndexes_address0 | port    | offset   |
| columnIndexes | columnIndexes_ce0      | port    |          |
| columnIndexes | columnIndexes_q0       | port    |          |
| rowPointers   | rowPointers_address0   | port    | offset   |
| rowPointers   | rowPointers_ce0        | port    |          |
| rowPointers   | rowPointers_q0         | port    |          |
| rowPointers   | rowPointers_address1   | port    | offset   |
| rowPointers   | rowPointers_ce1        | port    |          |
| rowPointers   | rowPointers_q1         | port    |          |
| numOfRows     | numOfRows              | port    |          |
| numOfCols     | numOfCols              | port    |          |
| vector        | vector_address0        | port    | offset   |
| vector        | vector_ce0             | port    |          |
| vector        | vector_q0              | port    |          |
| output        | output_r_address0      | port    | offset   |
| output        | output_r_ce0           | port    |          |
| output        | output_r_we0           | port    |          |
| output        | output_r_d0            | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+-------+--------+---------+
| Name                                 | DSP | Pragma | Variable    | Op    | Impl   | Latency |
+--------------------------------------+-----+--------+-------------+-------+--------+---------+
| + SpMV                               | 3   |        |             |       |        |         |
|   mul_32s_32s_32_2_1_U71             |     |        | icmp_ln20   | seteq | auto   | 0       |
|   icmp_ln20_1_fu_757_p2              |     |        | icmp_ln20_1 | seteq | auto   | 0       |
|   icmp_ln20_2_fu_767_p2              |     |        | icmp_ln20_2 | setgt | auto   | 0       |
|   icmp_ln20_3_fu_785_p2              |     |        | icmp_ln20_3 | seteq | auto   | 0       |
|   icmp_ln20_4_fu_795_p2              |     |        | icmp_ln20_4 | setgt | auto   | 0       |
|   icmp_ln20_5_fu_804_p2              |     |        | icmp_ln20_5 | setgt | auto   | 0       |
|   icmp_ln20_6_fu_813_p2              |     |        | icmp_ln20_6 | setgt | auto   | 0       |
|   icmp_ln20_7_fu_831_p2              |     |        | icmp_ln20_7 | seteq | auto   | 0       |
|   icmp_ln20_8_fu_841_p2              |     |        | icmp_ln20_8 | setgt | auto   | 0       |
|   icmp_ln20_9_fu_850_p2              |     |        | icmp_ln20_9 | setgt | auto   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal  | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_8_fu_154_p2                   |     |        | sum_8       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal1 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_fu_154_p2                     |     |        | sum         | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal2 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_fu_154_p2                     |     |        | sum         | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal3 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_7_fu_154_p2                   |     |        | sum_7       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal4 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_6_fu_154_p2                   |     |        | sum_6       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal5 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_5_fu_154_p2                   |     |        | sum_5       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal6 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_4_fu_154_p2                   |     |        | sum_4       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal7 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_3_fu_154_p2                   |     |        | sum_3       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal8 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_2_fu_154_p2                   |     |        | sum_2       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
|  + SpMV_Pipeline_spmv_loop_internal9 | 0   |        |             |       |        |         |
|    icmp_ln22_fu_130_p2               |     |        | icmp_ln22   | setlt | auto   | 0       |
|    sum_1_fu_154_p2                   |     |        | sum_1       | add   | fabric | 0       |
|    add_ln22_fu_135_p2                |     |        | add_ln22    | add   | fabric | 0       |
+--------------------------------------+-----+--------+-------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------+
| Type     | Options | Location            |
+----------+---------+---------------------+
| unroll   |         | SpMV.cpp:16 in spmv |
| pipeline | II=1    | SpMV.cpp:23 in spmv |
+----------+---------+---------------------+


