module TopModule (
    input  [3:0] in,
    output [3:0] out_both,
    output [3:0] out_any,
    output [3:0] out_different
);

    // out_both[i] = in[i] & in[i+1]; bit 3 has no left neighbour -> 0
    assign out_both = {1'b0, (in[3:1] & in[2:0])};

    // out_any[i] = in[i] | in[i-1]; bit 0 has no right neighbour -> 0
    assign out_any  = {(in[3:1] | in[2:0]), 1'b0};

    // out_different[i] = in[i] ^ in[i+1], wrapping so in[3]'s left neighbour is in[0]
    assign out_different = in ^ {in[0], in[3:1]};

endmodule
