# Authors:
#   Unai Martinez-Corral
#
# Copyright 2021-2022 Unai Martinez-Corral <unai.martinezcorral@ehu.eus>
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# SPDX-License-Identifier: Apache-2.0

EDAA:
  title: Electronic Design Automation Abstraction (EDAA)
  tree:
    <<: &EDAA-repos
      github.com/edaa-org/edaa-org.github.io: ~
      github.com/edaa-org/pyEDAA.ProjectModel: ProjectAndConfiguration/ProjectModel
      github.com/edaa-org/pyEDAA.CLITool: InteractingWithCLIs/CLITool
      github.com/edaa-org/pyEDAA.ToolSetup: InteractingWithCLIs/ToolSetup
      github.com/edaa-org/pyEDAA.OutputFilter: InteractingWithCLIs/OutputFilter
      github.com/edaa-org/pyEDAA.Launcher: InteractingWithCLIs/CLITool
      github.com/edaa-org/pyEDAA.IPXACT: LanguagesAndData/IPXACT
      github.com/edaa-org/IPXACT-Schema: LanguagesAndData/IPXACT/Schema
      github.com/edaa-org/pyEDAA.Reports: LanguagesAndData/Reports
      github.com/edaa-org/pyEDAA.UCIS: LanguagesAndData/UCIS
      github.com/edaa-org/pySVModel: LanguagesAndData/pySVModel
      github.com/VHDL/pyVHDLModel: LanguagesAndData/pyVHDLModel

EDAA-Workflows:
  title: Electronic Design Automation Abstraction (EDAA) | Workflows
  tree:
    <<: &EDAA-workflows
      <<: *EDAA-repos
      github.com/olofk/fusesoc: Workflows/LibreCores/FuseSoC
      github.com/olofk/edalize: Workflows/LibreCores/Edalize
      github.com/m-kru/fsva: Workflows/LibreCores/fsva
      github.com/c-rus/legoHDL: Workflows/legoHDL
      github.com/PyFPGA/pyfpga: Workflows/PyFPGA
      github.com/Paebbels/pyIPCMI: Workflows/pyIPCMI
      github.com/siliconcompiler/siliconcompiler: Workflows/SiliconCompiler
      gitlab.com/tsfpga/tsfpga: Workflows/tsfpga
      github.com/XedaHQ/xeda: Workflows/Xeda
      github.com/umarcor/osvb: Workflows/OSVB
      github.com/VUnit/vunit: Workflows/OSVB/mods/VUnit
      github.com/cocotb/cocotb: Workflows/OSVB/mods/CoCoTb
      github.com/cocotb/cocotb-bus: Workflows/OSVB/mods/CoCoTb/cocotb-bus
      github.com/tpoikela/uvm-python: Workflows/OSVB/mods/CoCoTb/uvm-python
      github.com/pyuvm/pyuvm: Workflows/OSVB/mods/CoCoTb/pyuvm
      github.com/OSVVM/OsvvmLibraries: Workflows/OSVB/mods/OSVVM/OsvvmLibraries
      github.com/OSVVM/OSVVM-Scripts: Workflows/OSVB/mods/OSVVM/OsvvmLibraries/Scripts
      github.com/OSVVM/UART: Workflows/OSVB/mods/OSVVM/OsvvmLibraries/UART
      github.com/OSVVM/OSVVM: Workflows/OSVB/mods/OSVVM/OsvvmLibraries/OSVVM
      github.com/OSVVM/Documentation: Workflows/OSVB/mods/OSVVM/OsvvmLibraries/Documentation
      github.com/OSVVM/OSVVM-Common: Workflows/OSVB/mods/OSVVM/OsvvmLibraries/Common
      github.com/OSVVM/AXI4: Workflows/OSVB/mods/OSVVM/OsvvmLibraries/AXI4
      github.com/svunit/svunit: Workflows/OSVB/mods/svunit
      github.com/uvvm/uvvm: Workflows/OSVB/mods/UVVM

EDAA-Utilities:
  title: Electronic Design Automation Abstraction (EDAA) | Workflows and Utilities
  tree:
    <<: &EDAA-utilities
      <<: *EDAA-workflows
      github.com/pyTooling/Actions: Utilities/Actions
      github.com/pyTooling/pyAttributes: Utilities/pyAttributes
      github.com/pyTooling/pyTooling.CLIAbstraction: Utilities/pyTooling.CLIAbstraction
      github.com/pyTooling/pyTooling.TerminalUI: Utilities/pyTooling.TerminalUI
      github.com/pyTooling/pyTooling.GenericPath: Utilities/pyTooling.GenericPath
      github.com/pyTooling/pyTooling: Utilities/pyTooling

pyTooling:
  title: pyTooling
  tree:
    github.com/pyTooling/Actions: Actions
    github.com/pyTooling/pyAttributes: pyAttributes
    github.com/pyTooling/pyTooling.CLIAbstraction: pyTooling.CLIAbstraction
    github.com/pyTooling/pyTooling.TerminalUI: pyTooling.TerminalUI
    github.com/pyTooling/pyTooling.GenericPath: pyTooling.GenericPath
    github.com/pyTooling/pyTooling: pyTooling

ghdl:
  title: github.com/ghdl
  args:
    - --file-filter
    - ghdl/testsuite/vests
  tree:
    github.com/ghdl/ghdl: ghdl
    github.com/ghdl/ghdl-yosys-plugin: ghdl-yosys-plugin
    github.com/ghdl/ghdl-language-server: ghdl-language-server
    github.com/ghdl/ghdl-cosim: ghdl-cosim
    github.com/ghdl/docker: docker
    github.com/ghdl/extended-tests: extended-tests
    github.com/ghdl/setup-ghdl-ci: setup-ghdl-ci

verilator:
  title: github.com/verilator
  tree:
    github.com/verilator/verilator: verilator
    github.com/verilator/verilator_ext_tests: verilator_ext_tests
    github.com/verilator/example-systemverilog: example-systemverilog
    github.com/verilator/uvm: uvm

iverilog:
  title: Icarus Verilog
  tree:
    github.com/steveicarus/iverilog: iverilog
    github.com/steveicarus/ivtest: ivtest

osvvm:
  title: github.com/OSVVM
  tree:
    github.com/OSVVM/OsvvmLibraries: ~
    github.com/OSVVM/OSVVM-Scripts: Scripts
    github.com/OSVVM/UART: UART
    github.com/OSVVM/OSVVM: OSVVM
    github.com/OSVVM/Documentation: Documentation
    github.com/OSVVM/OSVVM-Common: Common
    github.com/OSVVM/AXI4: AXI4

osvb:
  title: Open Source Verification Bundle (OSVB)
  tree:
    github.com/umarcor/osvb: ~
    github.com/VUnit/vunit: mods/VUnit
    github.com/cocotb/cocotb: mods/cocotb
    github.com/OSVVM/OsvvmLibraries: mods/OSVVM/OsvvmLibraries
    github.com/OSVVM/OSVVM-Scripts: mods/OSVVM/OsvvmLibraries/Scripts
    github.com/OSVVM/UART: mods/OSVVM/OsvvmLibraries/UART
    github.com/OSVVM/OSVVM: mods/OSVVM/OsvvmLibraries/OSVVM
    github.com/OSVVM/Documentation: mods/OSVVM/OsvvmLibraries/Documentation
    github.com/OSVVM/OSVVM-Common: mods/OSVVM/OsvvmLibraries/Common
    github.com/OSVVM/AXI4: mods/OSVVM/OsvvmLibraries/AXI4
    github.com/svunit/svunit: mods/svunit
    github.com/uvvm/uvvm: mods/UVVM

osvb-noroot:
  title: Open Source Verification Bundle (OSVB)
  args:
    - --hide-root
  tree:
    github.com/umarcor/osvb: OSVB
    github.com/VUnit/vunit: VUnit
    github.com/cocotb/cocotb: cocotb
    github.com/OSVVM/OsvvmLibraries: OsvvmLibraries
    github.com/OSVVM/OSVVM-Scripts: OsvvmLibraries/Scripts
    github.com/OSVVM/UART: OsvvmLibraries/UART
    github.com/OSVVM/OSVVM: OsvvmLibraries/OSVVM
    github.com/OSVVM/Documentation: OsvvmLibraries/Documentation
    github.com/OSVVM/OSVVM-Common: OsvvmLibraries/Common
    github.com/OSVVM/AXI4: OsvvmLibraries/AXI4
    github.com/svunit/svunit: svunit
    github.com/uvvm/uvvm: UVVM

HDL:
  title: github.com/hdl
  tree:
    github.com/hdl/awesome: awesome
    github.com/hdl/constraints: constraints
    github.com/hdl/smoke-tests: smoke-tests
    github.com/hdl/packages: packages
    github.com/hdl/containers: packages/containers
    github.com/dbhi/qus: packages/containers/qus
    github.com/ghdl/docker: packages/containers/ghdl-docker
    github.com/dbhi/containers: packages/containers/dbhi
    github.com/hdl/MINGW-packages: packages/MINGW
    github.com/hdl/Termux-packages: packages/Termux
    github.com/hdl/bazel_rules_hdl: packages/bazel_rules_hdl
    github.com/hdl/conda-eda: packages/conda/eda
    github.com/hdl/conda-misc: packages/conda/misc
    github.com/hdl/conda-compilers: packages/conda/compilers
    github.com/hdl/conda-ci: packages/conda/ci
    github.com/hdl/conda-prog: packages/conda/prog
    github.com/hdl/symbolator: symbolator/symbolator
    github.com/hdl/pyHDLParser: symbolator/pyHDLParser

DBHI:
  title: Dynamic Binary Hardware Injection (DBHI)
  tree:
    github.com/dbhi/dbhi: dbhi
    github.com/dbhi/vsc-hdl: vsc-hdl
    github.com/dbhi/vboard: vboard
    github.com/dbhi/docascode: docascode
    github.com/dbhi/qus: qus
    github.com/dbhi/containers: containers
    github.com/dbhi/run: run
    github.com/dbhi/binhook: binhook
    github.com/dbhi/gRPC: gRPC

VUnit:
  title: VUnit
  tree:
    github.com/VUnit/vunit: ~

HDLC:
  title: HDL Containers
  tree:
    github.com/hdl/containers: containers
    github.com/dbhi/qus: dbhi/qus
    github.com/dbhi/containers: dbhi/containers
    github.com/ghdl/docker: ghdl-docker

NEORV32:
  title: NEORV32
  tree:
    github.com/stnolting/neorv32-setups: ~
    github.com/stnolting/neorv32: neorv32
    github.com/hdl/constraints: constraints

CoCoTb:
  title: CoCoTb
  args:
    - --hide-root
  tree:
    github.com/cocotb/cocotb: cocotb
    github.com/cocotb/cocotb-bus: cocotb-bus
    github.com/tpoikela/uvm-python: uvm-python
    github.com/pyuvm/pyuvm: pyuvm

openFPGALoader:
  title: openFPGALoader
  tree:
    github.com/trabucayre/openFPGALoader:

spf13:
  title: Cobra, Viper and pflag
  args:
    - --hide-root
  tree:
    github.com/spf13/cobra: cobra
    github.com/spf13/viper: viper
    github.com/spf13/pflag: pflag

MSYS2:
  title: MSYS2
  tree:
    <<: &MSYS-repos
      github.com/MSYS2/MINGW-packages: MINGW-packages
      github.com/MSYS2/setup-msys2: setup-msys2
      github.com/MSYS2/MSYS2-packages: MSYS2-packages
      github.com/MSYS2/msys2.github.io: msys2.github.io
      github.com/MSYS2/msys2-installer: msys2-installer
      github.com/MSYS2/msys2-devtools: msys2-devtools
      github.com/MSYS2/msys2-launcher: msys2-launcher
      github.com/MSYS2/msys2-main-server: msys2-main-server
      github.com/MSYS2/msys2-web: msys2-web
      github.com/MSYS2/msys2-autobuild: msys2-autobuild
      github.com/MSYS2/msys2-texlive: msys2-texlive
      github.com/MSYS2/pactoys: pactoys
      github.com/MSYS2/MSYS2-keyring: MSYS2-keyring

MSYS2-all:
  title: MSYS2, Cygwin and pacman
  tree:
    <<: *MSYS-repos
    github.com/MSYS2/msys2-runtime: msys2-runtime
    github.com/MSYS2/msys2-pacman: msys2-pacman

F4PGA:
  title: FOSS Flows For FPGA (F4PGA)
  tree:
    github.com/f4pga/ideas: Meta/ideas
    github.com/f4pga/f4pga-website: Meta/Website
    github.com/chipsalliance/f4pga: Meta/f4pga
    github.com/SymbiFlow/scratchpad: Meta/scratchpad
    github.com/chipsalliance/f4pga-examples: Examples/f4pga-examples
    github.com/SymbiFlow/make-env: Examples/make-env
    github.com/SymbiFlow/f4pga-arch-defs: Architectures/f4pga-arch-defs
    github.com/SymbiFlow/symbiflow-arch-pkgs: Architectures/f4pga-arch-pkgs
    github.com/f4pga/prjuray: Architectures/U-ray/prjuray
    github.com/f4pga/prjuray-db: Architectures/U-ray/prjuray-db
    github.com/f4pga/prjxray: Architectures/X-ray/prjxray
    github.com/f4pga/prjxray-db: Architectures/X-ray/prjxray-db
    github.com/SymbiFlow/prjuray-tools: Architectures/U-ray/prjuray-tools
    github.com/SymbiFlow/prjxray-bram-patch: Architectures/X-ray/prjxray-bram-patch
    #github.com/SymbiFlow/prjxray-experiments-archive-2017: Architectures/X-ray/prjxray-experiments-archive-2017
    github.com/SymbiFlow/prjxray-dev-env: Architectures/X-ray/prjxray-dev-env
    github.com/chipsalliance/fasm: Specs/FASM/fasm
    github.com/chipsalliance/f4pga-xc-fasm: Specs/FASM/f4pga-xc-fasm
    github.com/SymbiFlow/f4pga-xc-fasm2bels: Specs/FASM/f4pga-xc-fasm2bels
    github.com/chipsalliance/fpga-interchange-schema: Specs/Interchange/fpga-interchange-schema
    github.com/chipsalliance/python-fpga-interchange: Specs/Interchange/python-fpga-interchange
    github.com/chipsalliance/fpga-interchange-tests: Specs/Interchange/fpga-interchange-tests
    github.com/chipsalliance/fpga-tool-perf: Perf/fpga-tool-perf
    #github.com/SymbiFlow/fpga-tool-perf-results: Perf/fpga-tool-perf-results
    #github.com/chipsalliance/sv-tests-results: Perf/chipsalliance/sv-tests-results
    github.com/chipsalliance/python-sdf-timing: Utils/python-sdf-timing
    github.com/chipsalliance/vtr-xml-utils: Utils/vtr-xml-utils
    github.com/chipsalliance/f4pga-v2x: Utils/f4pga-v2x
    github.com/SymbiFlow/yosys-f4pga-plugins: Utils/Yosys/yosys-f4pga-plugins
    github.com/SymbiFlow/ibex-yosys-build: Utils/Yosys/ibex-yosys-build
    github.com/chipsalliance/f4pga-bitstream-viewer: View/f4pga-bitstream-viewer
    github.com/chipsalliance/f4pga-database-visualizer: View/f4pga-database-visualizer
    github.com/SymbiFlow/sphinxcontrib-session: Sphinx/sphinxcontrib-session
    github.com/SymbiFlow/sphinxcontrib-hdl-diagrams: Sphinx/sphinxcontrib-hdl-diagrams
    github.com/SymbiFlow/sphinxcontrib-markdown-symlinks: Sphinx/sphinxcontrib-markdown-symlinks
    github.com/SymbiFlow/sphinx-verilog-domain: Sphinx/sphinx-verilog-domain
    github.com/SymbiFlow/actions: SymbiFlow/actions
    github.com/SymbiFlow/symbiflow-robot: SymbiFlow/symbiflow-robot
    github.com/SymbiFlow/symbiflow-common-config: SymbiFlow/symbiflow-common-config
    github.com/SymbiFlow/symbiflow-rr-graph: SymbiFlow/symbiflow-rr-graph
    github.com/SymbiFlow/utd-sv: SymbiFlow/utd-sv
    github.com/SymbiFlow/axi-vip: SymbiFlow/axi-vip
    github.com/SymbiFlow/symbiflow-xc7z-automatic-tester: SymbiFlow/symbiflow-xc7z-automatic-tester
    github.com/SymbiFlow/uxsdcxx: SymbiFlow/uxsdcxx
    github.com/SymbiFlow/symbiflow-tools-data-manager: SymbiFlow/symbiflow-tools-data-manager
    github.com/SymbiFlow/uvm: SymbiFlow/uvm
    github.com/SymbiFlow/rr_graph_lib: SymbiFlow/rr_graph_lib
    github.com/SymbiFlow/vtr-rrgraph-reordering-tool: SymbiFlow/vtr-rrgraph-reordering-tool

CHIPSAlliance:
  title: CHIPS Alliance
  tree:
    github.com/chipsalliance/artwork: Alliance/artwork
    github.com/chipsalliance/foundation: Alliance/foundation
    github.com/chipsalliance/tsc: Alliance/tsc
    github.com/chipsalliance/wg-analog: Alliance/wg-analog
    github.com/chipsalliance/AIB-specification: AIB/specification
    github.com/chipsalliance/aib-protocols: AIB/protocols
    github.com/chipsalliance/aib-phy-hardware: AIB/PHY/hardware
    github.com/chipsalliance/aib-phy-generator: AIB/PHY/generator
    github.com/chipsalliance/chisel3: Chisel/chisel3
    github.com/chipsalliance/firrtl: Chisel/firrtl
    github.com/chipsalliance/tree-sitter-firrtl: Chisel/tree-sitter-firrtl
    github.com/chipsalliance/rocket-chip: Chisel/rocket-chip
    github.com/chipsalliance/rocket-tools: Chisel/rocket-tools
    github.com/chipsalliance/treadle: Chisel/treadle
    github.com/chipsalliance/Cores-SweRVolf: Cores/SweRVolf
    github.com/chipsalliance/Cores-SweRV: Cores/SweRV
    github.com/chipsalliance/Cores-SweRV-EL2: Cores/SweRV-EL2
    github.com/chipsalliance/Cores-SweRV-EH2: Cores/SweRV-EH2
    github.com/chipsalliance/SweRV-ISS: Cores/SweRV-ISS
    github.com/chipsalliance/Cores-SweRV-Support-Package: Cores/Cores-SweRV-Support-Package
    github.com/chipsalliance/Cores-SweRV_fpga: Cores/Cores-SweRV_fpga
    github.com/chipsalliance/dromajo: Dromajo/dromajo
    github.com/chipsalliance/dromajo-test: Dromajo/dromajo-test
    github.com/chipsalliance/Surelog: SystemVerilog/Surelog-UHDM/Surelog
    github.com/chipsalliance/UHDM: SystemVerilog/Surelog-UHDM/UHDM
    github.com/chipsalliance/UHDM-integration-tests: SystemVerilog/Surelog-UHDM/UHDM-integration-tests
    github.com/chipsalliance/verible: SystemVerilog/Verible/verible
    github.com/chipsalliance/verible-formatter-action: SystemVerilog/Verible/verible-formatter-action
    github.com/chipsalliance/verible-linter-action: SystemVerilog/Verible/verible-linter-action
    github.com/chipsalliance/homebrew-verible: SystemVerilog/Verible/homebrew-verible
    github.com/chipsalliance/sv-tests: SystemVerilog/sv-tests
    github.com/chipsalliance/diplomacy: diplomacy
    github.com/chipsalliance/riscv-fw-infrastructure: riscv-fw-infrastructure
    github.com/chipsalliance/espresso: espresso
    github.com/chipsalliance/api-config-chipsalliance: api-config-chipsalliance
    github.com/chipsalliance/omnixtend: omnixtend
    github.com/chipsalliance/tilelink: tilelink
    github.com/chipsalliance/tools-cocotb-verilator-build: tools-cocotb-verilator-build

VTR:
  title: Verilog to Routing
  tree:
    github.com/verilog-to-routing/vtr-verilog-to-routing: ~

YosysHQ:
  title: Yosys HQ
  tree:
    github.com/YosysHQ/arachne-pnr: arachne-pnr
    github.com/YosysHQ/yosys: Yosys/yosys
    github.com/YosysHQ/yosys-tests: Yosys/yosys-tests
    github.com/YosysHQ/pyosys-tests: Yosys/pyosys-tests
    github.com/YosysHQ/Sublime-Yosys: Yosys/Sublime-Yosys
    github.com/YosysHQ/yosys-bench: Yosys/yosys-bench
    github.com/YosysHQ/yosys-plugins: Yosys/yosys-plugins
    github.com/YosysHQ/yosys-bigsim: Yosys/yosys-bigsim
    github.com/YosysHQ/yosys-oldtests: Yosys/yosys-oldtests
    github.com/YosysHQ/yosys-manual-build: Yosys/yosys-manual-build
    github.com/YosysHQ/nextpnr: nextpnr/nextpnr
    github.com/YosysHQ/nextpnr-tests: nextpnr/nextpnr-tests
    github.com/YosysHQ/nextpnr-bench: nextpnr/nextpnr-bench
    github.com/YosysHQ/apicula: apicula
    github.com/YosysHQ/mcy: mcy
    github.com/YosysHQ/SymbiYosys: SymbiYosys/SymbiYosys
    github.com/YosysHQ/sby-gui: SymbiYosys/sby-gui
    github.com/YosysHQ/icestorm: icestorm
    github.com/YosysHQ/prjtrellis: prjtrellis
    github.com/YosysHQ/prjtrellis-db: prjtrellis-db
    github.com/YosysHQ/VlogHammer: VlogHammer
    github.com/YosysHQ/oss-cad-suite-build: Toolchains/oss-cad-suite-build
    github.com/YosysHQ/setup-oss-cad-suite: Toolchains/setup-oss-cad-suite
    github.com/YosysHQ/fpga-toolchain: Toolchains/fpga-toolchain
    github.com/YosysHQ/picorv32: RISCV/picorv32
    github.com/YosysHQ/riscv-formal: RISCV/riscv-formal

LibreCores:
  title: LibreCores
  tree:
    github.com/librecores/librecores-web: librecores-web
    github.com/librecores/librecores-ci-jenkins-server: librecores-ci-jenkins-server
    github.com/librecores/eda-container-wrapper: eda-container-wrapper
    github.com/librecores/ci-fusesoc-action: ci-fusesoc-action
    github.com/librecores/ci-docker-image: ci-docker-image
    github.com/librecores/docker-images: docker-images
    github.com/librecores/eda-log-parser: eda-log-parser
    github.com/librecores/ci-action: ci-action
    github.com/librecores/librecores-pipeline-lib: librecores-pipeline-lib
    github.com/librecores/ci.librecores.org: ci.librecores.org
    github.com/librecores/docker-tools: docker-tools
    github.com/librecores/lcci-python: lcci-python
    github.com/librecores/gsoc-museum-edsac: gsoc-museum-edsac
    github.com/librecores/librecores-backend: librecores-backend

LiteX:
  title: LiteX
  tree:
    github.com/litex-hub/barebox: barebox
    github.com/litex-hub/litex-boards: boards
    github.com/litex-hub/fpga_101: fpga_101
    github.com/litex-hub/linux-on-litex-rocket: Linux-on-LiteX/rocket
    github.com/litex-hub/linux-on-litex-vexriscv: Linux-on-LiteX/vexriscv
    github.com/litex-hub/pythondata-cpu-microwatt: pythondata/cpu/microwatt
    github.com/litex-hub/pythondata-cpu-ibex: pythondata/cpu/ibex
    github.com/litex-hub/pythondata-cpu-vexriscv: pythondata/cpu/vexriscv
    github.com/litex-hub/pythondata-cpu-vexriscv_smp: pythondata/cpu/vexriscv_smp
    github.com/litex-hub/pythondata-cpu-blackparrot: pythondata/cpu/blackparrot
    github.com/litex-hub/pythondata-cpu-cv32e40p: pythondata/cpu/cv32e40p
    github.com/litex-hub/pythondata-cpu-serv: pythondata/cpu/serv
    github.com/litex-hub/pythondata-cpu-picorv32: pythondata/cpu/picorv32
    github.com/litex-hub/pythondata-cpu-rocket: pythondata/cpu/rocket
    github.com/litex-hub/pythondata-cpu-marocchino: pythondata/cpu/marocchino
    github.com/litex-hub/pythondata-cpu-mor1kx: pythondata/cpu/mor1kx
    github.com/litex-hub/pythondata-cpu-minerva: pythondata/cpu/minerva
    github.com/litex-hub/pythondata-cpu-lm32: pythondata/cpu/lm32
    github.com/litex-hub/pythondata-cpu-cv32e41p: pythondata/cpu/cv32e41p
    github.com/litex-hub/pythondata-cpu-jcore: pythondata/cpu/jcore
    github.com/litex-hub/pythondata-misc-opentitan: pythondata/misc/opentitan
    github.com/litex-hub/pythondata-misc-tapcfg: pythondata/misc/tapcfg
    github.com/litex-hub/pythondata-misc-usb_ohci: pythondata/misc/usb_ohci
    github.com/litex-hub/pythondata-software-picolibc: pythondata/software/picolibc
    github.com/litex-hub/pythondata-software-compiler_rt: pythondata/software/compiler_rt
    github.com/litex-hub/pythondata-auto: pythondata/auto
    github.com/litex-hub/litespi: lite/spi
    github.com/litex-hub/litehyperbus: lite/hyperbus
    github.com/litex-hub/zephyr-on-litex-vexriscv: Zephyr-on-LiteX/vexriscv
    github.com/litex-hub/wishbone-utils: wishbone-utils
    github.com/litex-hub/litex-renode: Renode
    github.com/litex-hub/litex-conda-packages: conda/packages
    github.com/litex-hub/conda-build-prepare: conda/build-prepare
    github.com/litex-hub/litex-on-profpga-systems: proFPGA
    github.com/litex-hub/litex-buildenv-udev: buildenv-udev

Hitchhiker:
  title: A hitchhiker in the open-source electronic design automation (EDA) galaxies
  tree:
    <<: *EDAA-utilities
    github.com/ghdl/ghdl: Tools/GHDL/ghdl
    github.com/ghdl/ghdl-yosys-plugin: Tools/GHDL/ghdl-yosys-plugin
    github.com/ghdl/ghdl-language-server: Tools/GHDL/ghdl-language-server
    github.com/ghdl/ghdl-cosim: Tools/GHDL/ghdl-cosim
    github.com/ghdl/extended-tests: Tools/GHDL/extended-tests
    github.com/ghdl/setup-ghdl-ci: Tools/GHDL/setup-ghdl-ci
    github.com/verilator/verilator: Tools/verilator/verilator
    github.com/verilator/verilator_ext_tests: Tools/verilator/verilator_ext_tests
    github.com/verilator/example-systemverilog: Tools/verilator/example-systemverilog
    github.com/verilator/uvm: Tools/verilator/uvm
    github.com/steveicarus/iverilog: Tools/IcarusVerilog/iverilog
    github.com/steveicarus/ivtest: Tools/IcarusVerilog/ivtest
    github.com/hdl/awesome: Tools/HDL/awesome
    github.com/hdl/constraints: Tools/HDL/constraints
    github.com/hdl/smoke-tests: Tools/HDL/smoke-tests
    github.com/hdl/packages: Tools/HDL/packages
    github.com/hdl/containers: Tools/HDL/packages/containers
    github.com/dbhi/qus: Tools/HDL/packages/containers/qus
    github.com/ghdl/docker: Tools/HDL/packages/containers/ghdl-docker
    github.com/dbhi/containers: Tools/HDL/packages/containers/dbhi
    github.com/hdl/MINGW-packages: Tools/HDL/packages/MINGW
    github.com/hdl/Termux-packages: Tools/HDL/packages/Termux
    github.com/hdl/bazel_rules_hdl: Tools/HDL/packages/bazel_rules_hdl
    github.com/hdl/conda-eda: Tools/HDL/packages/conda/eda
    github.com/hdl/conda-misc: Tools/HDL/packages/conda/misc
    github.com/hdl/conda-compilers: Tools/HDL/packages/conda/compilers
    github.com/hdl/conda-ci: Tools/HDL/packages/conda/ci
    github.com/hdl/conda-prog: Tools/HDL/packages/conda/prog
    github.com/hdl/symbolator: Tools/HDL/symbolator/symbolator
    github.com/hdl/pyHDLParser: Tools/HDL/symbolator/pyHDLParser
    github.com/trabucayre/openFPGALoader: Tools/openFPGALoader
    github.com/verilog-to-routing/vtr-verilog-to-routing: Tools/Verilog-To-Routing
    github.com/SymbiFlow/symbiflow-arch-defs: Tools/SymbiFlow/Architectures/symbiflow-arch-defs
    github.com/SymbiFlow/prjuray: Tools/SymbiFlow/Architectures/U-ray/prjuray
    github.com/SymbiFlow/prjxray: Tools/SymbiFlow/Architectures/X-ray/prjxray
    github.com/SymbiFlow/fasm: Tools/SymbiFlow/FASM/fasm
    github.com/SymbiFlow/fpga-tool-perf: Tools/SymbiFlow/Perf/fpga-tool-perf
    github.com/SymbiFlow/fpga-tool-perf-results: Tools/SymbiFlow/Perf/fpga-tool-perf-results
    github.com/SymbiFlow/sphinxcontrib-hdl-diagrams: Tools/SymbiFlow/sphinx/sphinxcontrib-hdl-diagrams
    github.com/SymbiFlow/sphinx-verilog-domain: Tools/SymbiFlow/sphinx/sphinx-verilog-domain
    github.com/SymbiFlow/yosys-symbiflow-plugins: Tools/SymbiFlow/yosys-symbiflow-plugins
    github.com/SymbiFlow/symbiflow-bitstream-viewer: Tools/SymbiFlow/symbiflow-bitstream-viewer
    github.com/YosysHQ/yosys: Tools/YosysHQ/yosys
    github.com/YosysHQ/nextpnr: Tools/YosysHQ//nextpnr
    github.com/YosysHQ/apicula: Tools/YosysHQ/apicula
    github.com/YosysHQ/icestorm: Tools/YosysHQ/icestorm
    github.com/YosysHQ/prjtrellis: Tools/YosysHQ/prjtrellis
    github.com/chipsalliance/fpga-interchange-schema: Tools/CHIPSAlliance/interchange/fpga-interchange-schema
    github.com/chipsalliance/python-fpga-interchange: Tools/CHIPSAlliance/interchange/python-fpga-interchange
    github.com/chipsalliance/chisel3: Tools/CHIPSAlliance/Chisel/chisel3
    github.com/chipsalliance/firrtl: Tools/CHIPSAlliance/Chisel/firrtl
    github.com/chipsalliance/Surelog: Tools/CHIPSAlliance/SystemVerilog/Surelog
    github.com/chipsalliance/UHDM: Tools/CHIPSAlliance/SystemVerilog/UHDM
    github.com/chipsalliance/verible: Tools/CHIPSAlliance/SystemVerilog/verible

FPGAwars:
  title: FPGAwars
  tree:
    github.com/FPGAwars/icestudio: Icestudio/icestudio-wip
    github.com/juanmard/icestudio: Icestudio/icestudio-nightly
    github.com/FPGAwars/apio: Apio/apio
    github.com/FPGAwars/apio-ide: Apio/apio-ide
    github.com/FPGAwars/icm: icm
    github.com/FPGAwars/icerok-server-python: icerok-server-python
    github.com/FPGAwars/Icestudio-cli: Icestudio/cli
    github.com/FPGAwars/icestudio-block-icons: Icestudio/block-icons
    github.com/FPGAwars/alhambra-led: Collections/Development/alhambra-led
    github.com/FPGAwars/Alhambra-II-FPGA: Boards/Alhambra-II-FPGA
    github.com/FPGAwars/icezum: Boards/icezum
    github.com/FPGAwars/Icezum-Alhambra-3D-support: Boards/Icezum-Alhambra-3D-support
    github.com/FPGAwars/Tutorial-verilog-openfpga-icezum: Docs/Tutorial-verilog-openfpga-icezum
    github.com/FPGAwars/icestudio-wiki: Docs/icestudio-wiki
    github.com/FPGAwars/Apio-wiki: Docs/Apio-wiki
    github.com/FPGAwars/apio-examples: Docs/apio-examples
    github.com/FPGAwars/icestudio-examples: Docs/icestudio-examples
    github.com/FPGAwars/workshops: Docs/workshops
    github.com/FPGAwars/icestudio-docs: Docs/icestudio-docs
    github.com/FPGAwars/InBit: Docs/InBit
    github.com/FPGAwars/iceK: Collections/Stable/iceK
    github.com/FPGAwars/iceWires: Collections/Stable/iceWires
    github.com/FPGAwars/iceIO: Collections/Development/iceIO
    github.com/FPGAwars/iceLedoscope: Collections/Development/iceLedoscope
    github.com/FPGAwars/iceSignals: Collections/Development/iceSignals
    github.com/FPGAwars/iceRegs: Collections/Development/iceRegs
    github.com/FPGAwars/iceCounter: Collections/Development/iceCounter
    github.com/FPGAwars/iceFF: Collections/Development/iceFF
    github.com/FPGAwars/iceFF-TB: Collections/Development/Testbench/iceFF
    github.com/FPGAwars/iceGates: Collections/Development/iceGates
    github.com/FPGAwars/iceGates-TB: Collections/Development/Testbench/iceGates
    github.com/FPGAwars/icePLL: Collections/Development/icePLL
    github.com/FPGAwars/iceLeds: Collections/Development/iceLeds
    github.com/FPGAwars/iceComp: Collections/Development/iceComp
    github.com/FPGAwars/iceHeart: Collections/Development/iceHeart
    github.com/FPGAwars/iceInputs: Collections/Development/iceInputs
    github.com/FPGAwars/iceMux: Collections/Development/iceMux
    github.com/FPGAwars/Collection-Jedi: Collections/Development/Collection-Jedi
    github.com/FPGAwars/iceArith: Collections/Development/iceArith
    github.com/FPGAwars/Icestudio-ArithmeticBlocks: Collections/Development/Icestudio-ArithmeticBlocks
    github.com/FPGAwars/iceRok: Collections/Development/iceRok
    github.com/FPGAwars/iceMachines: Collections/Development/iceMachines
    github.com/FPGAwars/icerok-display: Collections/Development/icerok-display
    github.com/FPGAwars/iceSerial: Collections/Development/iceSerial
    github.com/FPGAwars/LOVE-FPGA: Collections/Development/LOVE-FPGA
    github.com/FPGAwars/icestudio-blocks: Collections/Development/icestudio-blocks
    github.com/FPGAwars/Collection-stdio: Collections/Development/Collection-stdio
    github.com/FPGAwars/iceMem: Collections/Development/iceMem
    github.com/FPGAwars/iceMeasure: Collections/Development/iceMeasure
    github.com/FPGAwars/LOVE-FPGA-Collection: Collections/Development/LOVE-FPGA-Collection
    github.com/FPGAwars/iceSynth-collection: Collections/Development/iceSynth-collection
    github.com/FPGAwars/Collection-Jedi-Test: Collections/Development/Collection-Jedi-Test
    github.com/FPGAwars/collection-default: Collections/Development/collection-default
    github.com/FPGAwars/collection-generic: Collections/Development/collection-generic
    github.com/FPGAwars/icestudio-collections: Collections/Development/icestudio-collections
    github.com/FPGAwars/collection-logic: Collections/Development/collection-logic
    github.com/FPGAwars/FPGA-peripherals: Collections/Development/FPGA-peripherals
    github.com/FPGAwars/icebreaker-collection: Collections/Development/icebreaker-collection
    github.com/FPGAwars/tools-oss-cad-suite: Tools/tools-oss-cad-suite
    github.com/FPGAwars/toolchain-ecp5: Tools/toolchain-ecp5
    github.com/FPGAwars/tools-system: Tools/tools-system
    github.com/FPGAwars/toolchain-icestorm: Tools/toolchain-icestorm
    github.com/FPGAwars/toolchain-black-iceprog: Tools/toolchain-black-iceprog
    github.com/FPGAwars/toolchain-icesprog: Tools/toolchain-icesprog
    github.com/FPGAwars/toolchain-dfu: Tools/toolchain-dfu
    github.com/FPGAwars/toolchain-fujprog: Tools/toolchain-fujprog
    github.com/FPGAwars/toolchain-ice40: Tools/toolchain-ice40
    github.com/FPGAwars/toolchain-yosys: Tools/toolchain-yosys
    github.com/FPGAwars/toolchain-iverilog: Tools/toolchain-iverilog
    github.com/FPGAwars/toolchain-verilator: Tools/toolchain-verilator
    github.com/FPGAwars/tool-scons: Tools/tool-scons
    github.com/FPGAwars/tools-drivers: Tools/tools-drivers
    github.com/FPGAwars/tool-gtkwave: Tools/tool-gtkwave
    github.com/FPGAwars/Platformio-FPGA: Tools/Platformio-FPGA
