
stm32g030f6p6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006188  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08006240  08006240  00007240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062f0  080062f0  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080062f0  080062f0  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080062f0  080062f0  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062f0  080062f0  000072f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062f4  080062f4  000072f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080062f8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000010  08006308  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08006308  0000824c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000137a6  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ed  00000000  00000000  0001b7de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  0001dfd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d35  00000000  00000000  0001f0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162bc  00000000  00000000  0001fdd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e70  00000000  00000000  00036091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009089f  00000000  00000000  00049f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da7a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d54  00000000  00000000  000da7e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000de538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08006228 	.word	0x08006228

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	08006228 	.word	0x08006228

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b08a      	sub	sp, #40	@ 0x28
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f2:	f000 feed 	bl	80011d0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* Debug: Init LED (PB0) immediately */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f6:	4be0      	ldr	r3, [pc, #896]	@ (8000778 <main+0x38c>)
 80003f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003fa:	4bdf      	ldr	r3, [pc, #892]	@ (8000778 <main+0x38c>)
 80003fc:	2102      	movs	r1, #2
 80003fe:	430a      	orrs	r2, r1
 8000400:	635a      	str	r2, [r3, #52]	@ 0x34
 8000402:	4bdd      	ldr	r3, [pc, #884]	@ (8000778 <main+0x38c>)
 8000404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000406:	2202      	movs	r2, #2
 8000408:	4013      	ands	r3, r2
 800040a:	603b      	str	r3, [r7, #0]
 800040c:	683b      	ldr	r3, [r7, #0]
  /* Check functionality by blinking using the requested method */
  /* ON: Output OD Low */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040e:	1d3b      	adds	r3, r7, #4
 8000410:	0018      	movs	r0, r3
 8000412:	2314      	movs	r3, #20
 8000414:	001a      	movs	r2, r3
 8000416:	2100      	movs	r1, #0
 8000418:	f005 feda 	bl	80061d0 <memset>
  GPIO_InitStruct.Pin = led_Pin;
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2201      	movs	r2, #1
 8000420:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	2211      	movs	r2, #17
 8000426:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000428:	1d3b      	adds	r3, r7, #4
 800042a:	2200      	movs	r2, #0
 800042c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2200      	movs	r2, #0
 8000432:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000434:	1d3b      	adds	r3, r7, #4
 8000436:	4ad1      	ldr	r2, [pc, #836]	@ (800077c <main+0x390>)
 8000438:	0019      	movs	r1, r3
 800043a:	0010      	movs	r0, r2
 800043c:	f002 ff28 	bl	8003290 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET); /* ON */
 8000440:	4bce      	ldr	r3, [pc, #824]	@ (800077c <main+0x390>)
 8000442:	2200      	movs	r2, #0
 8000444:	2101      	movs	r1, #1
 8000446:	0018      	movs	r0, r3
 8000448:	f003 f886 	bl	8003558 <HAL_GPIO_WritePin>
  HAL_Delay(100); 
 800044c:	2064      	movs	r0, #100	@ 0x64
 800044e:	f000 ff45 	bl	80012dc <HAL_Delay>
  
  /* OFF: Input High-Z */
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	2200      	movs	r2, #0
 8000456:	605a      	str	r2, [r3, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000458:	1d3b      	adds	r3, r7, #4
 800045a:	4ac8      	ldr	r2, [pc, #800]	@ (800077c <main+0x390>)
 800045c:	0019      	movs	r1, r3
 800045e:	0010      	movs	r0, r2
 8000460:	f002 ff16 	bl	8003290 <HAL_GPIO_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000464:	f000 f9d2 	bl	800080c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000468:	f000 fbd6 	bl	8000c18 <MX_GPIO_Init>
  MX_DMA_Init();
 800046c:	f000 fbae 	bl	8000bcc <MX_DMA_Init>
  MX_ADC1_Init();
 8000470:	f000 fa26 	bl	80008c0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000474:	f000 facc 	bl	8000a10 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000478:	f000 fb3c 	bl	8000af4 <MX_USART1_UART_Init>
  MX_IWDG_Init();
 800047c:	f000 fb88 	bl	8000b90 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initial State: PA6 High, PA7 High */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000480:	23a0      	movs	r3, #160	@ 0xa0
 8000482:	05db      	lsls	r3, r3, #23
 8000484:	2201      	movs	r2, #1
 8000486:	21c0      	movs	r1, #192	@ 0xc0
 8000488:	0018      	movs	r0, r3
 800048a:	f003 f865 	bl	8003558 <HAL_GPIO_WritePin>

  /* Enable ADC DMA for 2 Channels */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)uADC_Value, 2);
 800048e:	49bc      	ldr	r1, [pc, #752]	@ (8000780 <main+0x394>)
 8000490:	4bbc      	ldr	r3, [pc, #752]	@ (8000784 <main+0x398>)
 8000492:	2202      	movs	r2, #2
 8000494:	0018      	movs	r0, r3
 8000496:	f001 fb25 	bl	8001ae4 <HAL_ADC_Start_DMA>
  /* Disable DMA Interrupts to prevent CPU overload (92kHz IRQ flood) */
  __HAL_DMA_DISABLE_IT(&hdma_adc1, DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800049a:	4bbb      	ldr	r3, [pc, #748]	@ (8000788 <main+0x39c>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	681a      	ldr	r2, [r3, #0]
 80004a0:	4bb9      	ldr	r3, [pc, #740]	@ (8000788 <main+0x39c>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	210e      	movs	r1, #14
 80004a6:	438a      	bics	r2, r1
 80004a8:	601a      	str	r2, [r3, #0]
  /* Disable ADC Interrupts */
  __HAL_ADC_DISABLE_IT(&hadc1, ADC_IT_OVR | ADC_IT_EOC | ADC_IT_EOS);
 80004aa:	4bb6      	ldr	r3, [pc, #728]	@ (8000784 <main+0x398>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	685a      	ldr	r2, [r3, #4]
 80004b0:	4bb4      	ldr	r3, [pc, #720]	@ (8000784 <main+0x398>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	211c      	movs	r1, #28
 80004b6:	438a      	bics	r2, r1
 80004b8:	605a      	str	r2, [r3, #4]

  /* HAL_UART_Transmit(&huart1, (uint8_t*)"ADC Init Skip\n", 14, 100); */

  HAL_TIM_Base_Start_IT(&htim1);
 80004ba:	4bb4      	ldr	r3, [pc, #720]	@ (800078c <main+0x3a0>)
 80004bc:	0018      	movs	r0, r3
 80004be:	f003 ff07 	bl	80042d0 <HAL_TIM_Base_Start_IT>
  /* HAL_UART_Transmit(&huart1, (uint8_t*)"TIM Start\n", 10, 100); */

  /* State Machine Variables */
  uint8_t state_main = 1;
 80004c2:	2327      	movs	r3, #39	@ 0x27
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	2201      	movs	r2, #1
 80004c8:	701a      	strb	r2, [r3, #0]
  //uint32_t state_timer = 0;
  uint32_t led_timer = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	623b      	str	r3, [r7, #32]
  uint32_t pwgd_debounce = 0;
 80004ce:	2300      	movs	r3, #0
 80004d0:	61fb      	str	r3, [r7, #28]

  /* Force Enable Interrupts */
  /* Reconfigure Priorities to prevent starvation */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0); /* Highest: Timing Critical */
 80004d2:	2200      	movs	r2, #0
 80004d4:	2100      	movs	r1, #0
 80004d6:	200d      	movs	r0, #13
 80004d8:	f002 fb8a 	bl	8002bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(ADC1_IRQn, 1, 0);                /* High: Data Acq */
 80004dc:	2200      	movs	r2, #0
 80004de:	2101      	movs	r1, #1
 80004e0:	200c      	movs	r0, #12
 80004e2:	f002 fb85 	bl	8002bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);              /* Lower: Comms */
 80004e6:	2200      	movs	r2, #0
 80004e8:	2102      	movs	r1, #2
 80004ea:	201b      	movs	r0, #27
 80004ec:	f002 fb80 	bl	8002bf0 <HAL_NVIC_SetPriority>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80004f0:	b662      	cpsie	i
}
 80004f2:	46c0      	nop			@ (mov r8, r8)
  
  __enable_irq();

  /* Debug: Confirm Loop Entry */
  HAL_UART_Transmit(&huart1, (uint8_t*)"Loop Start\n", 11, 100);
 80004f4:	49a6      	ldr	r1, [pc, #664]	@ (8000790 <main+0x3a4>)
 80004f6:	48a7      	ldr	r0, [pc, #668]	@ (8000794 <main+0x3a8>)
 80004f8:	2364      	movs	r3, #100	@ 0x64
 80004fa:	220b      	movs	r2, #11
 80004fc:	f004 fbf6 	bl	8004cec <HAL_UART_Transmit>

  /* Startup LED Blink */
  for(int i=0; i<3; i++) {
 8000500:	2300      	movs	r3, #0
 8000502:	61bb      	str	r3, [r7, #24]
 8000504:	e00e      	b.n	8000524 <main+0x138>
      LED_Control(1); 
 8000506:	2001      	movs	r0, #1
 8000508:	f000 fbe4 	bl	8000cd4 <LED_Control>
      HAL_Delay(100);
 800050c:	2064      	movs	r0, #100	@ 0x64
 800050e:	f000 fee5 	bl	80012dc <HAL_Delay>
      LED_Control(0); 
 8000512:	2000      	movs	r0, #0
 8000514:	f000 fbde 	bl	8000cd4 <LED_Control>
      HAL_Delay(100);
 8000518:	2064      	movs	r0, #100	@ 0x64
 800051a:	f000 fedf 	bl	80012dc <HAL_Delay>
  for(int i=0; i<3; i++) {
 800051e:	69bb      	ldr	r3, [r7, #24]
 8000520:	3301      	adds	r3, #1
 8000522:	61bb      	str	r3, [r7, #24]
 8000524:	69bb      	ldr	r3, [r7, #24]
 8000526:	2b02      	cmp	r3, #2
 8000528:	dded      	ble.n	8000506 <main+0x11a>
  }
  /* Ensure LED is in correct initial state (OFF) */
  LED_Control(0);
 800052a:	2000      	movs	r0, #0
 800052c:	f000 fbd2 	bl	8000cd4 <LED_Control>
  {      
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */

    /* State Machine Logic */
    if (uTIM1_Interrupt_Flag == 1)
 8000530:	4b99      	ldr	r3, [pc, #612]	@ (8000798 <main+0x3ac>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	b2db      	uxtb	r3, r3
 8000536:	2b01      	cmp	r3, #1
 8000538:	d000      	beq.n	800053c <main+0x150>
 800053a:	e15e      	b.n	80007fa <main+0x40e>
    {
      IWDG->KR = 0xAAAA; /* Feed Dog */
 800053c:	4b97      	ldr	r3, [pc, #604]	@ (800079c <main+0x3b0>)
 800053e:	4a98      	ldr	r2, [pc, #608]	@ (80007a0 <main+0x3b4>)
 8000540:	601a      	str	r2, [r3, #0]
      uTIM1_Interrupt_Flag = 0;
 8000542:	4b95      	ldr	r3, [pc, #596]	@ (8000798 <main+0x3ac>)
 8000544:	2200      	movs	r2, #0
 8000546:	701a      	strb	r2, [r3, #0]
      //HAL_UART_Transmit(&huart1, (uint8_t*)"int\n", 4, 100); 
      /* --- 1. Data Processing (Averaging) --- */
      /* Direct assignment (uint16_t to uint32_t auto-promotes correctly) */
      uADC_Value_T2P = uADC_Value[0]&0x0FFF;
 8000548:	4b8d      	ldr	r3, [pc, #564]	@ (8000780 <main+0x394>)
 800054a:	881b      	ldrh	r3, [r3, #0]
 800054c:	b29b      	uxth	r3, r3
 800054e:	051b      	lsls	r3, r3, #20
 8000550:	0d1a      	lsrs	r2, r3, #20
 8000552:	4b94      	ldr	r3, [pc, #592]	@ (80007a4 <main+0x3b8>)
 8000554:	601a      	str	r2, [r3, #0]
      uADC_Value_PWGD = uADC_Value[1]&0x0FFF;
 8000556:	4b8a      	ldr	r3, [pc, #552]	@ (8000780 <main+0x394>)
 8000558:	885b      	ldrh	r3, [r3, #2]
 800055a:	b29b      	uxth	r3, r3
 800055c:	051b      	lsls	r3, r3, #20
 800055e:	0d1a      	lsrs	r2, r3, #20
 8000560:	4b91      	ldr	r3, [pc, #580]	@ (80007a8 <main+0x3bc>)
 8000562:	601a      	str	r2, [r3, #0]

      static uint32_t usart_timer = 0;
      usart_timer++;
 8000564:	4b91      	ldr	r3, [pc, #580]	@ (80007ac <main+0x3c0>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	1c5a      	adds	r2, r3, #1
 800056a:	4b90      	ldr	r3, [pc, #576]	@ (80007ac <main+0x3c0>)
 800056c:	601a      	str	r2, [r3, #0]
      if(usart_timer > 100000)
 800056e:	4b8f      	ldr	r3, [pc, #572]	@ (80007ac <main+0x3c0>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4a8f      	ldr	r2, [pc, #572]	@ (80007b0 <main+0x3c4>)
 8000574:	4293      	cmp	r3, r2
 8000576:	d908      	bls.n	800058a <main+0x19e>
      {
    	  usart_timer = 0;
 8000578:	4b8c      	ldr	r3, [pc, #560]	@ (80007ac <main+0x3c0>)
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
    	  HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&uADC_T2P_Average, 4);
 800057e:	498d      	ldr	r1, [pc, #564]	@ (80007b4 <main+0x3c8>)
 8000580:	4b84      	ldr	r3, [pc, #528]	@ (8000794 <main+0x3a8>)
 8000582:	2204      	movs	r2, #4
 8000584:	0018      	movs	r0, r3
 8000586:	f004 fc55 	bl	8004e34 <HAL_UART_Transmit_DMA>
      /* --- 2. State Machine --- */
      /* 10us tick base */

      // 必须加取地址符 &

      switch (state_main)
 800058a:	2327      	movs	r3, #39	@ 0x27
 800058c:	18fb      	adds	r3, r7, r3
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	2b04      	cmp	r3, #4
 8000592:	d100      	bne.n	8000596 <main+0x1aa>
 8000594:	e0de      	b.n	8000754 <main+0x368>
 8000596:	dd00      	ble.n	800059a <main+0x1ae>
 8000598:	e12f      	b.n	80007fa <main+0x40e>
 800059a:	2b03      	cmp	r3, #3
 800059c:	d100      	bne.n	80005a0 <main+0x1b4>
 800059e:	e0b5      	b.n	800070c <main+0x320>
 80005a0:	dd00      	ble.n	80005a4 <main+0x1b8>
 80005a2:	e12a      	b.n	80007fa <main+0x40e>
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d002      	beq.n	80005ae <main+0x1c2>
 80005a8:	2b02      	cmp	r3, #2
 80005aa:	d04a      	beq.n	8000642 <main+0x256>
 80005ac:	e125      	b.n	80007fa <main+0x40e>
      {
        case 1: /* Wait for PWGD > 1.5V */
          /* LED: 1s Blink (500ms ON / 500ms OFF) - 100kHz * 0.5s = 50000 ticks */
          led_timer++;
 80005ae:	6a3b      	ldr	r3, [r7, #32]
 80005b0:	3301      	adds	r3, #1
 80005b2:	623b      	str	r3, [r7, #32]
          if (led_timer < 50000) LED_Control(1); /* ON */
 80005b4:	6a3b      	ldr	r3, [r7, #32]
 80005b6:	4a80      	ldr	r2, [pc, #512]	@ (80007b8 <main+0x3cc>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d803      	bhi.n	80005c4 <main+0x1d8>
 80005bc:	2001      	movs	r0, #1
 80005be:	f000 fb89 	bl	8000cd4 <LED_Control>
 80005c2:	e009      	b.n	80005d8 <main+0x1ec>
          else if (led_timer < 100000) LED_Control(0); /* OFF */
 80005c4:	6a3b      	ldr	r3, [r7, #32]
 80005c6:	4a7d      	ldr	r2, [pc, #500]	@ (80007bc <main+0x3d0>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d803      	bhi.n	80005d4 <main+0x1e8>
 80005cc:	2000      	movs	r0, #0
 80005ce:	f000 fb81 	bl	8000cd4 <LED_Control>
 80005d2:	e001      	b.n	80005d8 <main+0x1ec>
          else led_timer = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	623b      	str	r3, [r7, #32]

          /* PWGD Check: > 1.5V (~1861 @ 3.3V) */
          if (uADC_Value_PWGD > 0x7ff) 
 80005d8:	4b73      	ldr	r3, [pc, #460]	@ (80007a8 <main+0x3bc>)
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	2380      	movs	r3, #128	@ 0x80
 80005de:	011b      	lsls	r3, r3, #4
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d30a      	bcc.n	80005fa <main+0x20e>
          {
             pwgd_debounce++;
 80005e4:	69fb      	ldr	r3, [r7, #28]
 80005e6:	3301      	adds	r3, #1
 80005e8:	61fb      	str	r3, [r7, #28]
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);//dcdc en
 80005ea:	23a0      	movs	r3, #160	@ 0xa0
 80005ec:	05db      	lsls	r3, r3, #23
 80005ee:	2200      	movs	r2, #0
 80005f0:	2140      	movs	r1, #64	@ 0x40
 80005f2:	0018      	movs	r0, r3
 80005f4:	f002 ffb0 	bl	8003558 <HAL_GPIO_WritePin>
 80005f8:	e00f      	b.n	800061a <main+0x22e>
          } 
          else 
          {
             if(pwgd_debounce > 10000) pwgd_debounce -= 10000; // 0.1s
 80005fa:	69fb      	ldr	r3, [r7, #28]
 80005fc:	4a70      	ldr	r2, [pc, #448]	@ (80007c0 <main+0x3d4>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d904      	bls.n	800060c <main+0x220>
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	4a6f      	ldr	r2, [pc, #444]	@ (80007c4 <main+0x3d8>)
 8000606:	4694      	mov	ip, r2
 8000608:	4463      	add	r3, ip
 800060a:	61fb      	str	r3, [r7, #28]
             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);//dcdc dis
 800060c:	23a0      	movs	r3, #160	@ 0xa0
 800060e:	05db      	lsls	r3, r3, #23
 8000610:	2201      	movs	r2, #1
 8000612:	2140      	movs	r1, #64	@ 0x40
 8000614:	0018      	movs	r0, r3
 8000616:	f002 ff9f 	bl	8003558 <HAL_GPIO_WritePin>
          }

          /* 3s debounce = 3s / 10us tick = 300000 ticks */
          if (pwgd_debounce >= 310000) 
 800061a:	69fb      	ldr	r3, [r7, #28]
 800061c:	4a6a      	ldr	r2, [pc, #424]	@ (80007c8 <main+0x3dc>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d800      	bhi.n	8000624 <main+0x238>
 8000622:	e0e7      	b.n	80007f4 <main+0x408>
          {
            pwgd_debounce = 0;
 8000624:	2300      	movs	r3, #0
 8000626:	61fb      	str	r3, [r7, #28]
            state_main = 2;
 8000628:	2327      	movs	r3, #39	@ 0x27
 800062a:	18fb      	adds	r3, r7, r3
 800062c:	2202      	movs	r2, #2
 800062e:	701a      	strb	r2, [r3, #0]
            led_timer = 0; /* Reset for next state */
 8000630:	2300      	movs	r3, #0
 8000632:	623b      	str	r3, [r7, #32]
            HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"S2\n", 3);
 8000634:	4965      	ldr	r1, [pc, #404]	@ (80007cc <main+0x3e0>)
 8000636:	4b57      	ldr	r3, [pc, #348]	@ (8000794 <main+0x3a8>)
 8000638:	2203      	movs	r2, #3
 800063a:	0018      	movs	r0, r3
 800063c:	f004 fbfa 	bl	8004e34 <HAL_UART_Transmit_DMA>
          }
          break;
 8000640:	e0d8      	b.n	80007f4 <main+0x408>

        case 2: /* Check T2P Power Level */
          /* LED: 2s Blink (1s ON / 1s OFF) -> 100000 ticks */
          led_timer++;
 8000642:	6a3b      	ldr	r3, [r7, #32]
 8000644:	3301      	adds	r3, #1
 8000646:	623b      	str	r3, [r7, #32]
          if (led_timer < 100000) LED_Control(1);
 8000648:	6a3b      	ldr	r3, [r7, #32]
 800064a:	4a5c      	ldr	r2, [pc, #368]	@ (80007bc <main+0x3d0>)
 800064c:	4293      	cmp	r3, r2
 800064e:	d803      	bhi.n	8000658 <main+0x26c>
 8000650:	2001      	movs	r0, #1
 8000652:	f000 fb3f 	bl	8000cd4 <LED_Control>
 8000656:	e009      	b.n	800066c <main+0x280>
          else if (led_timer < 200000) LED_Control(0);
 8000658:	6a3b      	ldr	r3, [r7, #32]
 800065a:	4a5d      	ldr	r2, [pc, #372]	@ (80007d0 <main+0x3e4>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d803      	bhi.n	8000668 <main+0x27c>
 8000660:	2000      	movs	r0, #0
 8000662:	f000 fb37 	bl	8000cd4 <LED_Control>
 8000666:	e001      	b.n	800066c <main+0x280>
          else led_timer = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	623b      	str	r3, [r7, #32]
          
          /* Check T2P (uADC_T2P_Average) */
          //uADC_Sum_T2P += uADC_Value_T2P;
          if(uADC_Value_T2P > 0x7ff) uADC_Sum_T2P += 0xfff;
 800066c:	4b4d      	ldr	r3, [pc, #308]	@ (80007a4 <main+0x3b8>)
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	2380      	movs	r3, #128	@ 0x80
 8000672:	011b      	lsls	r3, r3, #4
 8000674:	429a      	cmp	r2, r3
 8000676:	d306      	bcc.n	8000686 <main+0x29a>
 8000678:	4b56      	ldr	r3, [pc, #344]	@ (80007d4 <main+0x3e8>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a56      	ldr	r2, [pc, #344]	@ (80007d8 <main+0x3ec>)
 800067e:	189a      	adds	r2, r3, r2
 8000680:	4b54      	ldr	r3, [pc, #336]	@ (80007d4 <main+0x3e8>)
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	e003      	b.n	800068e <main+0x2a2>
          else uADC_Sum_T2P += 0;
 8000686:	4b53      	ldr	r3, [pc, #332]	@ (80007d4 <main+0x3e8>)
 8000688:	681a      	ldr	r2, [r3, #0]
 800068a:	4b52      	ldr	r3, [pc, #328]	@ (80007d4 <main+0x3e8>)
 800068c:	601a      	str	r2, [r3, #0]
          uADC_Count++;
 800068e:	4b53      	ldr	r3, [pc, #332]	@ (80007dc <main+0x3f0>)
 8000690:	881b      	ldrh	r3, [r3, #0]
 8000692:	b29b      	uxth	r3, r3
 8000694:	3301      	adds	r3, #1
 8000696:	b29a      	uxth	r2, r3
 8000698:	4b50      	ldr	r3, [pc, #320]	@ (80007dc <main+0x3f0>)
 800069a:	801a      	strh	r2, [r3, #0]
          /* 8192 samples * 10us = 81.92ms */
          if(uADC_Count >= 8192)
 800069c:	4b4f      	ldr	r3, [pc, #316]	@ (80007dc <main+0x3f0>)
 800069e:	881b      	ldrh	r3, [r3, #0]
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	2380      	movs	r3, #128	@ 0x80
 80006a4:	019b      	lsls	r3, r3, #6
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d200      	bcs.n	80006ac <main+0x2c0>
 80006aa:	e0a5      	b.n	80007f8 <main+0x40c>
          {
            uADC_T2P_Average = uADC_Sum_T2P >> 13;
 80006ac:	4b49      	ldr	r3, [pc, #292]	@ (80007d4 <main+0x3e8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	0b5a      	lsrs	r2, r3, #13
 80006b2:	4b40      	ldr	r3, [pc, #256]	@ (80007b4 <main+0x3c8>)
 80006b4:	601a      	str	r2, [r3, #0]
            uADC_Count = 0;
 80006b6:	4b49      	ldr	r3, [pc, #292]	@ (80007dc <main+0x3f0>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	801a      	strh	r2, [r3, #0]
            uADC_Sum_T2P = 0;
 80006bc:	4b45      	ldr	r3, [pc, #276]	@ (80007d4 <main+0x3e8>)
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]

            if (uADC_T2P_Average > 819 && uADC_T2P_Average < 1229) /*20%~30%*/
 80006c2:	4b3c      	ldr	r3, [pc, #240]	@ (80007b4 <main+0x3c8>)
 80006c4:	681a      	ldr	r2, [r3, #0]
 80006c6:	23cd      	movs	r3, #205	@ 0xcd
 80006c8:	009b      	lsls	r3, r3, #2
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d311      	bcc.n	80006f2 <main+0x306>
 80006ce:	4b39      	ldr	r3, [pc, #228]	@ (80007b4 <main+0x3c8>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a43      	ldr	r2, [pc, #268]	@ (80007e0 <main+0x3f4>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d80c      	bhi.n	80006f2 <main+0x306>
            //if (uADC_T2P_Average < 200) /*20%~30%*/
            {
               state_main = 3;
 80006d8:	2327      	movs	r3, #39	@ 0x27
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	2203      	movs	r2, #3
 80006de:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	623b      	str	r3, [r7, #32]
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"71W->S3\n", 8);
 80006e4:	493f      	ldr	r1, [pc, #252]	@ (80007e4 <main+0x3f8>)
 80006e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000794 <main+0x3a8>)
 80006e8:	2208      	movs	r2, #8
 80006ea:	0018      	movs	r0, r3
 80006ec:	f004 fba2 	bl	8004e34 <HAL_UART_Transmit_DMA>
               state_main = 4;
               led_timer = 0;
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
            }
          }
          break;
 80006f0:	e082      	b.n	80007f8 <main+0x40c>
               state_main = 4;
 80006f2:	2327      	movs	r3, #39	@ 0x27
 80006f4:	18fb      	adds	r3, r7, r3
 80006f6:	2204      	movs	r2, #4
 80006f8:	701a      	strb	r2, [r3, #0]
               led_timer = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	623b      	str	r3, [r7, #32]
               HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"Other->S4\n", 10);
 80006fe:	493a      	ldr	r1, [pc, #232]	@ (80007e8 <main+0x3fc>)
 8000700:	4b24      	ldr	r3, [pc, #144]	@ (8000794 <main+0x3a8>)
 8000702:	220a      	movs	r2, #10
 8000704:	0018      	movs	r0, r3
 8000706:	f004 fb95 	bl	8004e34 <HAL_UART_Transmit_DMA>
          break;
 800070a:	e075      	b.n	80007f8 <main+0x40c>

        case 3: /* 71W Mode */
          /* LED: 3s Blink (1.5s ON / 1.5s OFF) - 1.5s / 10us = 150000 ticks */
          led_timer++;
 800070c:	6a3b      	ldr	r3, [r7, #32]
 800070e:	3301      	adds	r3, #1
 8000710:	623b      	str	r3, [r7, #32]
          if (led_timer < 300000) LED_Control(1);
 8000712:	6a3b      	ldr	r3, [r7, #32]
 8000714:	4a35      	ldr	r2, [pc, #212]	@ (80007ec <main+0x400>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d803      	bhi.n	8000722 <main+0x336>
 800071a:	2001      	movs	r0, #1
 800071c:	f000 fada 	bl	8000cd4 <LED_Control>
 8000720:	e009      	b.n	8000736 <main+0x34a>
          else if (led_timer < 600000) LED_Control(0);
 8000722:	6a3b      	ldr	r3, [r7, #32]
 8000724:	4a32      	ldr	r2, [pc, #200]	@ (80007f0 <main+0x404>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d803      	bhi.n	8000732 <main+0x346>
 800072a:	2000      	movs	r0, #0
 800072c:	f000 fad2 	bl	8000cd4 <LED_Control>
 8000730:	e001      	b.n	8000736 <main+0x34a>
          else led_timer = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	623b      	str	r3, [r7, #32]
          
          /* PA6 High, PA7 High */
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000736:	23a0      	movs	r3, #160	@ 0xa0
 8000738:	05db      	lsls	r3, r3, #23
 800073a:	2200      	movs	r2, #0
 800073c:	2140      	movs	r1, #64	@ 0x40
 800073e:	0018      	movs	r0, r3
 8000740:	f002 ff0a 	bl	8003558 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET); //relay close and dcdc en
 8000744:	23a0      	movs	r3, #160	@ 0xa0
 8000746:	05db      	lsls	r3, r3, #23
 8000748:	2201      	movs	r2, #1
 800074a:	2180      	movs	r1, #128	@ 0x80
 800074c:	0018      	movs	r0, r3
 800074e:	f002 ff03 	bl	8003558 <HAL_GPIO_WritePin>
          break;
 8000752:	e052      	b.n	80007fa <main+0x40e>

        case 4: /* Low Power / Fail Mode */
          /* LED Off */
          LED_Control(0);
 8000754:	2000      	movs	r0, #0
 8000756:	f000 fabd 	bl	8000cd4 <LED_Control>
          
          /* PA6 Low, PA7 Low */
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800075a:	23a0      	movs	r3, #160	@ 0xa0
 800075c:	05db      	lsls	r3, r3, #23
 800075e:	2201      	movs	r2, #1
 8000760:	2140      	movs	r1, #64	@ 0x40
 8000762:	0018      	movs	r0, r3
 8000764:	f002 fef8 	bl	8003558 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); //relay open and dcdc off
 8000768:	23a0      	movs	r3, #160	@ 0xa0
 800076a:	05db      	lsls	r3, r3, #23
 800076c:	2200      	movs	r2, #0
 800076e:	2180      	movs	r1, #128	@ 0x80
 8000770:	0018      	movs	r0, r3
 8000772:	f002 fef1 	bl	8003558 <HAL_GPIO_WritePin>
          break;
 8000776:	e040      	b.n	80007fa <main+0x40e>
 8000778:	40021000 	.word	0x40021000
 800077c:	50000400 	.word	0x50000400
 8000780:	20000030 	.word	0x20000030
 8000784:	20000048 	.word	0x20000048
 8000788:	200000ac 	.word	0x200000ac
 800078c:	20000164 	.word	0x20000164
 8000790:	08006240 	.word	0x08006240
 8000794:	200001b0 	.word	0x200001b0
 8000798:	2000002c 	.word	0x2000002c
 800079c:	40003000 	.word	0x40003000
 80007a0:	0000aaaa 	.word	0x0000aaaa
 80007a4:	2000003c 	.word	0x2000003c
 80007a8:	20000040 	.word	0x20000040
 80007ac:	20000244 	.word	0x20000244
 80007b0:	000186a0 	.word	0x000186a0
 80007b4:	20000034 	.word	0x20000034
 80007b8:	0000c34f 	.word	0x0000c34f
 80007bc:	0001869f 	.word	0x0001869f
 80007c0:	00002710 	.word	0x00002710
 80007c4:	ffffd8f0 	.word	0xffffd8f0
 80007c8:	0004baef 	.word	0x0004baef
 80007cc:	0800624c 	.word	0x0800624c
 80007d0:	00030d3f 	.word	0x00030d3f
 80007d4:	20000038 	.word	0x20000038
 80007d8:	00000fff 	.word	0x00000fff
 80007dc:	20000044 	.word	0x20000044
 80007e0:	000004cc 	.word	0x000004cc
 80007e4:	08006250 	.word	0x08006250
 80007e8:	0800625c 	.word	0x0800625c
 80007ec:	000493df 	.word	0x000493df
 80007f0:	000927bf 	.word	0x000927bf
          break;
 80007f4:	46c0      	nop			@ (mov r8, r8)
 80007f6:	e000      	b.n	80007fa <main+0x40e>
          break;
 80007f8:	46c0      	nop			@ (mov r8, r8)
      }
    }
    /* */
    IWDG->KR = 0xAAAA; /* Feed Dog */
 80007fa:	4b02      	ldr	r3, [pc, #8]	@ (8000804 <main+0x418>)
 80007fc:	4a02      	ldr	r2, [pc, #8]	@ (8000808 <main+0x41c>)
 80007fe:	601a      	str	r2, [r3, #0]
    if (uTIM1_Interrupt_Flag == 1)
 8000800:	e696      	b.n	8000530 <main+0x144>
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	40003000 	.word	0x40003000
 8000808:	0000aaaa 	.word	0x0000aaaa

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b590      	push	{r4, r7, lr}
 800080e:	b093      	sub	sp, #76	@ 0x4c
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	2414      	movs	r4, #20
 8000814:	193b      	adds	r3, r7, r4
 8000816:	0018      	movs	r0, r3
 8000818:	2334      	movs	r3, #52	@ 0x34
 800081a:	001a      	movs	r2, r3
 800081c:	2100      	movs	r1, #0
 800081e:	f005 fcd7 	bl	80061d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	0018      	movs	r0, r3
 8000826:	2310      	movs	r3, #16
 8000828:	001a      	movs	r2, r3
 800082a:	2100      	movs	r1, #0
 800082c:	f005 fcd0 	bl	80061d0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000830:	2380      	movs	r3, #128	@ 0x80
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	0018      	movs	r0, r3
 8000836:	f002 fec7 	bl	80035c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2202      	movs	r2, #2
 800083e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000840:	193b      	adds	r3, r7, r4
 8000842:	2280      	movs	r2, #128	@ 0x80
 8000844:	0052      	lsls	r2, r2, #1
 8000846:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000848:	0021      	movs	r1, r4
 800084a:	187b      	adds	r3, r7, r1
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000850:	187b      	adds	r3, r7, r1
 8000852:	2240      	movs	r2, #64	@ 0x40
 8000854:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2202      	movs	r2, #2
 800085a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800085c:	187b      	adds	r3, r7, r1
 800085e:	2202      	movs	r2, #2
 8000860:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000862:	187b      	adds	r3, r7, r1
 8000864:	2200      	movs	r2, #0
 8000866:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000868:	187b      	adds	r3, r7, r1
 800086a:	2208      	movs	r2, #8
 800086c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800086e:	187b      	adds	r3, r7, r1
 8000870:	2280      	movs	r2, #128	@ 0x80
 8000872:	0292      	lsls	r2, r2, #10
 8000874:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000876:	187b      	adds	r3, r7, r1
 8000878:	2280      	movs	r2, #128	@ 0x80
 800087a:	0592      	lsls	r2, r2, #22
 800087c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087e:	187b      	adds	r3, r7, r1
 8000880:	0018      	movs	r0, r3
 8000882:	f002 feed 	bl	8003660 <HAL_RCC_OscConfig>
 8000886:	1e03      	subs	r3, r0, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800088a:	f000 fa81 	bl	8000d90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2207      	movs	r2, #7
 8000892:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	2202      	movs	r2, #2
 8000898:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	2200      	movs	r2, #0
 80008a4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	2102      	movs	r1, #2
 80008aa:	0018      	movs	r0, r3
 80008ac:	f003 f9e8 	bl	8003c80 <HAL_RCC_ClockConfig>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80008b4:	f000 fa6c 	bl	8000d90 <Error_Handler>
  }
}
 80008b8:	46c0      	nop			@ (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	b013      	add	sp, #76	@ 0x4c
 80008be:	bd90      	pop	{r4, r7, pc}

080008c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08a      	sub	sp, #40	@ 0x28
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80008c6:	2310      	movs	r3, #16
 80008c8:	18fb      	adds	r3, r7, r3
 80008ca:	0018      	movs	r0, r3
 80008cc:	2318      	movs	r3, #24
 80008ce:	001a      	movs	r2, r3
 80008d0:	2100      	movs	r1, #0
 80008d2:	f005 fc7d 	bl	80061d0 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 80008d6:	1d3b      	adds	r3, r7, #4
 80008d8:	0018      	movs	r0, r3
 80008da:	230c      	movs	r3, #12
 80008dc:	001a      	movs	r2, r3
 80008de:	2100      	movs	r1, #0
 80008e0:	f005 fc76 	bl	80061d0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008e4:	4b46      	ldr	r3, [pc, #280]	@ (8000a00 <MX_ADC1_Init+0x140>)
 80008e6:	4a47      	ldr	r2, [pc, #284]	@ (8000a04 <MX_ADC1_Init+0x144>)
 80008e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80008ea:	4b45      	ldr	r3, [pc, #276]	@ (8000a00 <MX_ADC1_Init+0x140>)
 80008ec:	2280      	movs	r2, #128	@ 0x80
 80008ee:	05d2      	lsls	r2, r2, #23
 80008f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008f2:	4b43      	ldr	r3, [pc, #268]	@ (8000a00 <MX_ADC1_Init+0x140>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008f8:	4b41      	ldr	r3, [pc, #260]	@ (8000a00 <MX_ADC1_Init+0x140>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008fe:	4b40      	ldr	r3, [pc, #256]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000900:	2280      	movs	r2, #128	@ 0x80
 8000902:	0392      	lsls	r2, r2, #14
 8000904:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000906:	4b3e      	ldr	r3, [pc, #248]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000908:	2208      	movs	r2, #8
 800090a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800090c:	4b3c      	ldr	r3, [pc, #240]	@ (8000a00 <MX_ADC1_Init+0x140>)
 800090e:	2200      	movs	r2, #0
 8000910:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000912:	4b3b      	ldr	r3, [pc, #236]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000914:	2200      	movs	r2, #0
 8000916:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000918:	4b39      	ldr	r3, [pc, #228]	@ (8000a00 <MX_ADC1_Init+0x140>)
 800091a:	2201      	movs	r2, #1
 800091c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800091e:	4b38      	ldr	r3, [pc, #224]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000920:	2202      	movs	r2, #2
 8000922:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000924:	4b36      	ldr	r3, [pc, #216]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000926:	2220      	movs	r2, #32
 8000928:	2100      	movs	r1, #0
 800092a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800092c:	4b34      	ldr	r3, [pc, #208]	@ (8000a00 <MX_ADC1_Init+0x140>)
 800092e:	2200      	movs	r2, #0
 8000930:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000932:	4b33      	ldr	r3, [pc, #204]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000934:	2200      	movs	r2, #0
 8000936:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000938:	4b31      	ldr	r3, [pc, #196]	@ (8000a00 <MX_ADC1_Init+0x140>)
 800093a:	222c      	movs	r2, #44	@ 0x2c
 800093c:	2101      	movs	r1, #1
 800093e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000940:	4b2f      	ldr	r3, [pc, #188]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000942:	2200      	movs	r2, #0
 8000944:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8000946:	4b2e      	ldr	r3, [pc, #184]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000948:	2205      	movs	r2, #5
 800094a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 800094c:	4b2c      	ldr	r3, [pc, #176]	@ (8000a00 <MX_ADC1_Init+0x140>)
 800094e:	2205      	movs	r2, #5
 8000950:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000952:	4b2b      	ldr	r3, [pc, #172]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000954:	223c      	movs	r2, #60	@ 0x3c
 8000956:	2100      	movs	r1, #0
 8000958:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800095a:	4b29      	ldr	r3, [pc, #164]	@ (8000a00 <MX_ADC1_Init+0x140>)
 800095c:	2200      	movs	r2, #0
 800095e:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000960:	4b27      	ldr	r3, [pc, #156]	@ (8000a00 <MX_ADC1_Init+0x140>)
 8000962:	0018      	movs	r0, r3
 8000964:	f000 ff16 	bl	8001794 <HAL_ADC_Init>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d001      	beq.n	8000970 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 800096c:	f000 fa10 	bl	8000d90 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8000970:	2110      	movs	r1, #16
 8000972:	187b      	adds	r3, r7, r1
 8000974:	4a24      	ldr	r2, [pc, #144]	@ (8000a08 <MX_ADC1_Init+0x148>)
 8000976:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	22c0      	movs	r2, #192	@ 0xc0
 800097c:	0412      	lsls	r2, r2, #16
 800097e:	605a      	str	r2, [r3, #4]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2201      	movs	r2, #1
 8000984:	609a      	str	r2, [r3, #8]
  AnalogWDGConfig.ITMode = DISABLE;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	731a      	strb	r2, [r3, #12]
  AnalogWDGConfig.HighThreshold = 0;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  AnalogWDGConfig.LowThreshold = 0;
 8000992:	187b      	adds	r3, r7, r1
 8000994:	2200      	movs	r2, #0
 8000996:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8000998:	187a      	adds	r2, r7, r1
 800099a:	4b19      	ldr	r3, [pc, #100]	@ (8000a00 <MX_ADC1_Init+0x140>)
 800099c:	0011      	movs	r1, r2
 800099e:	0018      	movs	r0, r3
 80009a0:	f001 fc3e 	bl	8002220 <HAL_ADC_AnalogWDGConfig>
 80009a4:	1e03      	subs	r3, r0, #0
 80009a6:	d001      	beq.n	80009ac <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80009a8:	f000 f9f2 	bl	8000d90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	2201      	movs	r2, #1
 80009b0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	2200      	movs	r2, #0
 80009b6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2200      	movs	r2, #0
 80009bc:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009be:	1d3a      	adds	r2, r7, #4
 80009c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <MX_ADC1_Init+0x140>)
 80009c2:	0011      	movs	r1, r2
 80009c4:	0018      	movs	r0, r3
 80009c6:	f001 fa53 	bl	8001e70 <HAL_ADC_ConfigChannel>
 80009ca:	1e03      	subs	r3, r0, #0
 80009cc:	d001      	beq.n	80009d2 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 80009ce:	f000 f9df 	bl	8000d90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	4a0d      	ldr	r2, [pc, #52]	@ (8000a0c <MX_ADC1_Init+0x14c>)
 80009d6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	2204      	movs	r2, #4
 80009dc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80009de:	1d3b      	adds	r3, r7, #4
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e4:	1d3a      	adds	r2, r7, #4
 80009e6:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <MX_ADC1_Init+0x140>)
 80009e8:	0011      	movs	r1, r2
 80009ea:	0018      	movs	r0, r3
 80009ec:	f001 fa40 	bl	8001e70 <HAL_ADC_ConfigChannel>
 80009f0:	1e03      	subs	r3, r0, #0
 80009f2:	d001      	beq.n	80009f8 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80009f4:	f000 f9cc 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b00a      	add	sp, #40	@ 0x28
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000048 	.word	0x20000048
 8000a04:	40012400 	.word	0x40012400
 8000a08:	7cc00000 	.word	0x7cc00000
 8000a0c:	04000002 	.word	0x04000002

08000a10 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08c      	sub	sp, #48	@ 0x30
 8000a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a16:	2320      	movs	r3, #32
 8000a18:	18fb      	adds	r3, r7, r3
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	2310      	movs	r3, #16
 8000a1e:	001a      	movs	r2, r3
 8000a20:	2100      	movs	r1, #0
 8000a22:	f005 fbd5 	bl	80061d0 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000a26:	230c      	movs	r3, #12
 8000a28:	18fb      	adds	r3, r7, r3
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	2314      	movs	r3, #20
 8000a2e:	001a      	movs	r2, r3
 8000a30:	2100      	movs	r1, #0
 8000a32:	f005 fbcd 	bl	80061d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a36:	003b      	movs	r3, r7
 8000a38:	0018      	movs	r0, r3
 8000a3a:	230c      	movs	r3, #12
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f005 fbc6 	bl	80061d0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a44:	4b29      	ldr	r3, [pc, #164]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a46:	4a2a      	ldr	r2, [pc, #168]	@ (8000af0 <MX_TIM1_Init+0xe0>)
 8000a48:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63; /* 64MHz / 64 = 1MHz */
 8000a4a:	4b28      	ldr	r3, [pc, #160]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a4c:	223f      	movs	r2, #63	@ 0x3f
 8000a4e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a50:	4b26      	ldr	r3, [pc, #152]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;      /* 1MHz / 10 = 100kHz (10us) */
 8000a56:	4b25      	ldr	r3, [pc, #148]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a58:	2209      	movs	r2, #9
 8000a5a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5c:	4b23      	ldr	r3, [pc, #140]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a68:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a70:	0018      	movs	r0, r3
 8000a72:	f003 fbd5 	bl	8004220 <HAL_TIM_Base_Init>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000a7a:	f000 f989 	bl	8000d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a7e:	2120      	movs	r1, #32
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2280      	movs	r2, #128	@ 0x80
 8000a84:	0152      	lsls	r2, r2, #5
 8000a86:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a88:	187a      	adds	r2, r7, r1
 8000a8a:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000a8c:	0011      	movs	r1, r2
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f003 fd74 	bl	800457c <HAL_TIM_ConfigClockSource>
 8000a94:	1e03      	subs	r3, r0, #0
 8000a96:	d001      	beq.n	8000a9c <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8000a98:	f000 f97a 	bl	8000d90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000a9c:	210c      	movs	r1, #12
 8000a9e:	187b      	adds	r3, r7, r1
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000aaa:	187a      	adds	r2, r7, r1
 8000aac:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000aae:	0011      	movs	r1, r2
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f003 fe39 	bl	8004728 <HAL_TIM_SlaveConfigSynchro>
 8000ab6:	1e03      	subs	r3, r0, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000aba:	f000 f969 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000abe:	003b      	movs	r3, r7
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ac4:	003b      	movs	r3, r7
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aca:	003b      	movs	r3, r7
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ad0:	003a      	movs	r2, r7
 8000ad2:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <MX_TIM1_Init+0xdc>)
 8000ad4:	0011      	movs	r1, r2
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f004 f838 	bl	8004b4c <HAL_TIMEx_MasterConfigSynchronization>
 8000adc:	1e03      	subs	r3, r0, #0
 8000ade:	d001      	beq.n	8000ae4 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000ae0:	f000 f956 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000ae4:	46c0      	nop			@ (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	b00c      	add	sp, #48	@ 0x30
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000164 	.word	0x20000164
 8000af0:	40012c00 	.word	0x40012c00

08000af4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000af8:	4b23      	ldr	r3, [pc, #140]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000afa:	4a24      	ldr	r2, [pc, #144]	@ (8000b8c <MX_USART1_UART_Init+0x98>)
 8000afc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000afe:	4b22      	ldr	r3, [pc, #136]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b00:	22e1      	movs	r2, #225	@ 0xe1
 8000b02:	0252      	lsls	r2, r2, #9
 8000b04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b06:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b12:	4b1d      	ldr	r3, [pc, #116]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8000b18:	4b1b      	ldr	r3, [pc, #108]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b1a:	2208      	movs	r2, #8
 8000b1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b24:	4b18      	ldr	r3, [pc, #96]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b2a:	4b17      	ldr	r3, [pc, #92]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b30:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b36:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f004 f87e 	bl	8004c40 <HAL_UART_Init>
 8000b44:	1e03      	subs	r3, r0, #0
 8000b46:	d001      	beq.n	8000b4c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b48:	f000 f922 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b4e:	2100      	movs	r1, #0
 8000b50:	0018      	movs	r0, r3
 8000b52:	f005 fa5d 	bl	8006010 <HAL_UARTEx_SetTxFifoThreshold>
 8000b56:	1e03      	subs	r3, r0, #0
 8000b58:	d001      	beq.n	8000b5e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b5a:	f000 f919 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b60:	2100      	movs	r1, #0
 8000b62:	0018      	movs	r0, r3
 8000b64:	f005 fa94 	bl	8006090 <HAL_UARTEx_SetRxFifoThreshold>
 8000b68:	1e03      	subs	r3, r0, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b6c:	f000 f910 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b70:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <MX_USART1_UART_Init+0x94>)
 8000b72:	0018      	movs	r0, r3
 8000b74:	f005 fa12 	bl	8005f9c <HAL_UARTEx_DisableFifoMode>
 8000b78:	1e03      	subs	r3, r0, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b7c:	f000 f908 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b80:	46c0      	nop			@ (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			@ (mov r8, r8)
 8000b88:	200001b0 	.word	0x200001b0
 8000b8c:	40013800 	.word	0x40013800

08000b90 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* IWDG Initialization using Registers (No HAL driver needed) */
  /* 1. Enable IWDG (LSI automatically enabled by hardware if not already) */
  IWDG->KR = 0xCCCC; /* Start IWDG */
 8000b94:	4b09      	ldr	r3, [pc, #36]	@ (8000bbc <MX_IWDG_Init+0x2c>)
 8000b96:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc0 <MX_IWDG_Init+0x30>)
 8000b98:	601a      	str	r2, [r3, #0]
  
  /* 2. Enable register access */
  IWDG->KR = 0x5555; 
 8000b9a:	4b08      	ldr	r3, [pc, #32]	@ (8000bbc <MX_IWDG_Init+0x2c>)
 8000b9c:	4a09      	ldr	r2, [pc, #36]	@ (8000bc4 <MX_IWDG_Init+0x34>)
 8000b9e:	601a      	str	r2, [r3, #0]
  
  /* 3. Set Prescaler (32kHz / 32 = 1kHz) */
  /* PR: 000->/4, 011->/32 */
  IWDG->PR = 0x03; 
 8000ba0:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <MX_IWDG_Init+0x2c>)
 8000ba2:	2203      	movs	r2, #3
 8000ba4:	605a      	str	r2, [r3, #4]
  
  /* 4. Set Reload (1000ms = 1000 counts at 1kHz) */
  IWDG->RLR = 1000; 
 8000ba6:	4b05      	ldr	r3, [pc, #20]	@ (8000bbc <MX_IWDG_Init+0x2c>)
 8000ba8:	22fa      	movs	r2, #250	@ 0xfa
 8000baa:	0092      	lsls	r2, r2, #2
 8000bac:	609a      	str	r2, [r3, #8]

  /* 5. Reload Counter */
  IWDG->KR = 0xAAAA;
 8000bae:	4b03      	ldr	r3, [pc, #12]	@ (8000bbc <MX_IWDG_Init+0x2c>)
 8000bb0:	4a05      	ldr	r2, [pc, #20]	@ (8000bc8 <MX_IWDG_Init+0x38>)
 8000bb2:	601a      	str	r2, [r3, #0]
}
 8000bb4:	46c0      	nop			@ (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	46c0      	nop			@ (mov r8, r8)
 8000bbc:	40003000 	.word	0x40003000
 8000bc0:	0000cccc 	.word	0x0000cccc
 8000bc4:	00005555 	.word	0x00005555
 8000bc8:	0000aaaa 	.word	0x0000aaaa

08000bcc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bd2:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <MX_DMA_Init+0x48>)
 8000bd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <MX_DMA_Init+0x48>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bde:	4b0d      	ldr	r3, [pc, #52]	@ (8000c14 <MX_DMA_Init+0x48>)
 8000be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2009      	movs	r0, #9
 8000bf0:	f001 fffe 	bl	8002bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bf4:	2009      	movs	r0, #9
 8000bf6:	f002 f810 	bl	8002c1a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	200a      	movs	r0, #10
 8000c00:	f001 fff6 	bl	8002bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000c04:	200a      	movs	r0, #10
 8000c06:	f002 f808 	bl	8002c1a <HAL_NVIC_EnableIRQ>

}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b002      	add	sp, #8
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	40021000 	.word	0x40021000

08000c18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b089      	sub	sp, #36	@ 0x24
 8000c1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1e:	240c      	movs	r4, #12
 8000c20:	193b      	adds	r3, r7, r4
 8000c22:	0018      	movs	r0, r3
 8000c24:	2314      	movs	r3, #20
 8000c26:	001a      	movs	r2, r3
 8000c28:	2100      	movs	r1, #0
 8000c2a:	f005 fad1 	bl	80061d0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2e:	4b27      	ldr	r3, [pc, #156]	@ (8000ccc <MX_GPIO_Init+0xb4>)
 8000c30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c32:	4b26      	ldr	r3, [pc, #152]	@ (8000ccc <MX_GPIO_Init+0xb4>)
 8000c34:	2102      	movs	r1, #2
 8000c36:	430a      	orrs	r2, r1
 8000c38:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c3a:	4b24      	ldr	r3, [pc, #144]	@ (8000ccc <MX_GPIO_Init+0xb4>)
 8000c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c3e:	2202      	movs	r2, #2
 8000c40:	4013      	ands	r3, r2
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	4b21      	ldr	r3, [pc, #132]	@ (8000ccc <MX_GPIO_Init+0xb4>)
 8000c48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <MX_GPIO_Init+0xb4>)
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ccc <MX_GPIO_Init+0xb4>)
 8000c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c56:	2201      	movs	r2, #1
 8000c58:	4013      	ands	r3, r2
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8000c5e:	23a0      	movs	r3, #160	@ 0xa0
 8000c60:	05db      	lsls	r3, r3, #23
 8000c62:	2201      	movs	r2, #1
 8000c64:	21c0      	movs	r1, #192	@ 0xc0
 8000c66:	0018      	movs	r0, r3
 8000c68:	f002 fc76 	bl	8003558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET); /* Default OFF (High-Z) */
 8000c6c:	4b18      	ldr	r3, [pc, #96]	@ (8000cd0 <MX_GPIO_Init+0xb8>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	2101      	movs	r1, #1
 8000c72:	0018      	movs	r0, r3
 8000c74:	f002 fc70 	bl	8003558 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c78:	193b      	adds	r3, r7, r4
 8000c7a:	22c0      	movs	r2, #192	@ 0xc0
 8000c7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7e:	193b      	adds	r3, r7, r4
 8000c80:	2201      	movs	r2, #1
 8000c82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	193b      	adds	r3, r7, r4
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	193b      	adds	r3, r7, r4
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c90:	193a      	adds	r2, r7, r4
 8000c92:	23a0      	movs	r3, #160	@ 0xa0
 8000c94:	05db      	lsls	r3, r3, #23
 8000c96:	0011      	movs	r1, r2
 8000c98:	0018      	movs	r0, r3
 8000c9a:	f002 faf9 	bl	8003290 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin; 
 8000c9e:	0021      	movs	r1, r4
 8000ca0:	187b      	adds	r3, r7, r1
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000ca6:	187b      	adds	r3, r7, r1
 8000ca8:	2211      	movs	r2, #17
 8000caa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	4a05      	ldr	r2, [pc, #20]	@ (8000cd0 <MX_GPIO_Init+0xb8>)
 8000cbc:	0019      	movs	r1, r3
 8000cbe:	0010      	movs	r0, r2
 8000cc0:	f002 fae6 	bl	8003290 <HAL_GPIO_Init>


  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cc4:	46c0      	nop			@ (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b009      	add	sp, #36	@ 0x24
 8000cca:	bd90      	pop	{r4, r7, pc}
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	50000400 	.word	0x50000400

08000cd4 <LED_Control>:

/* USER CODE BEGIN 4 */
void LED_Control(uint8_t on)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b089      	sub	sp, #36	@ 0x24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	0002      	movs	r2, r0
 8000cdc:	1dfb      	adds	r3, r7, #7
 8000cde:	701a      	strb	r2, [r3, #0]
    static uint8_t current_state = 0xFF; /* 0xFF = Unknown/Init */

    if (current_state == on) return; /* No change needed */
 8000ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <LED_Control+0x8c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	1dfa      	adds	r2, r7, #7
 8000ce6:	7812      	ldrb	r2, [r2, #0]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d034      	beq.n	8000d56 <LED_Control+0x82>

    current_state = on;
 8000cec:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <LED_Control+0x8c>)
 8000cee:	1dfa      	adds	r2, r7, #7
 8000cf0:	7812      	ldrb	r2, [r2, #0]
 8000cf2:	701a      	strb	r2, [r3, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	240c      	movs	r4, #12
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	2314      	movs	r3, #20
 8000cfc:	001a      	movs	r2, r3
 8000cfe:	2100      	movs	r1, #0
 8000d00:	f005 fa66 	bl	80061d0 <memset>
    GPIO_InitStruct.Pin = led_Pin;
 8000d04:	0021      	movs	r1, r4
 8000d06:	187b      	adds	r3, r7, r1
 8000d08:	2201      	movs	r2, #1
 8000d0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	2200      	movs	r2, #0
 8000d16:	60da      	str	r2, [r3, #12]

    if(on)
 8000d18:	1dfb      	adds	r3, r7, #7
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d00f      	beq.n	8000d40 <LED_Control+0x6c>
    {
        /* ON: Output Open-Drain, Low */
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000d20:	187b      	adds	r3, r7, r1
 8000d22:	2211      	movs	r2, #17
 8000d24:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d26:	187b      	adds	r3, r7, r1
 8000d28:	4a0e      	ldr	r2, [pc, #56]	@ (8000d64 <LED_Control+0x90>)
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	0010      	movs	r0, r2
 8000d2e:	f002 faaf 	bl	8003290 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(GPIOB, led_Pin, GPIO_PIN_RESET);
 8000d32:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <LED_Control+0x90>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	2101      	movs	r1, #1
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f002 fc0d 	bl	8003558 <HAL_GPIO_WritePin>
 8000d3e:	e00b      	b.n	8000d58 <LED_Control+0x84>
    }
    else
    {
        /* OFF: Input, High-Z */
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	210c      	movs	r1, #12
 8000d42:	187b      	adds	r3, r7, r1
 8000d44:	2200      	movs	r2, #0
 8000d46:	605a      	str	r2, [r3, #4]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	4a06      	ldr	r2, [pc, #24]	@ (8000d64 <LED_Control+0x90>)
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	0010      	movs	r0, r2
 8000d50:	f002 fa9e 	bl	8003290 <HAL_GPIO_Init>
 8000d54:	e000      	b.n	8000d58 <LED_Control+0x84>
    if (current_state == on) return; /* No change needed */
 8000d56:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b009      	add	sp, #36	@ 0x24
 8000d5c:	bd90      	pop	{r4, r7, pc}
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	20000000 	.word	0x20000000
 8000d64:	50000400 	.word	0x50000400

08000d68 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a04      	ldr	r2, [pc, #16]	@ (8000d88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d102      	bne.n	8000d80 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    uTIM1_Interrupt_Flag = 1;
 8000d7a:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]

  }
}
 8000d80:	46c0      	nop			@ (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b002      	add	sp, #8
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40012c00 	.word	0x40012c00
 8000d8c:	2000002c 	.word	0x2000002c

08000d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d96:	b672      	cpsid	i
}
 8000d98:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Force Init LED PB0 in case we crashed before MX_GPIO_Init */
  /* LED_Control handles Init, enabling Clock if needed is good practice though LED_Control relies on it being enabled? 
     LED_Control does NOT enable clock. We should enable it here. */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9a:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <Error_Handler+0x58>)
 8000d9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d9e:	4b12      	ldr	r3, [pc, #72]	@ (8000de8 <Error_Handler+0x58>)
 8000da0:	2102      	movs	r1, #2
 8000da2:	430a      	orrs	r2, r1
 8000da4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000da6:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <Error_Handler+0x58>)
 8000da8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000daa:	2202      	movs	r2, #2
 8000dac:	4013      	ands	r3, r2
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
  
  while (1)
  {
      /* Blink LED fast to indicate Error Loop */
      LED_Control(1); /* ON */
 8000db2:	2001      	movs	r0, #1
 8000db4:	f7ff ff8e 	bl	8000cd4 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000db8:	2300      	movs	r3, #0
 8000dba:	60bb      	str	r3, [r7, #8]
 8000dbc:	e002      	b.n	8000dc4 <Error_Handler+0x34>
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	4a09      	ldr	r2, [pc, #36]	@ (8000dec <Error_Handler+0x5c>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	ddf8      	ble.n	8000dbe <Error_Handler+0x2e>
      LED_Control(0); /* OFF */
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f7ff ff81 	bl	8000cd4 <LED_Control>
      for(volatile int i=0; i<100000; i++); 
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	607b      	str	r3, [r7, #4]
 8000dd6:	e002      	b.n	8000dde <Error_Handler+0x4e>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	607b      	str	r3, [r7, #4]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a02      	ldr	r2, [pc, #8]	@ (8000dec <Error_Handler+0x5c>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	ddf8      	ble.n	8000dd8 <Error_Handler+0x48>
      LED_Control(1); /* ON */
 8000de6:	e7e4      	b.n	8000db2 <Error_Handler+0x22>
 8000de8:	40021000 	.word	0x40021000
 8000dec:	0001869f 	.word	0x0001869f

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <HAL_MspInit+0x44>)
 8000df8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000e34 <HAL_MspInit+0x44>)
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e02:	4b0c      	ldr	r3, [pc, #48]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e06:	2201      	movs	r2, #1
 8000e08:	4013      	ands	r3, r2
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e12:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e14:	2180      	movs	r1, #128	@ 0x80
 8000e16:	0549      	lsls	r1, r1, #21
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_MspInit+0x44>)
 8000e1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e20:	2380      	movs	r3, #128	@ 0x80
 8000e22:	055b      	lsls	r3, r3, #21
 8000e24:	4013      	ands	r3, r2
 8000e26:	603b      	str	r3, [r7, #0]
 8000e28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e2a:	46c0      	nop			@ (mov r8, r8)
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b002      	add	sp, #8
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	40021000 	.word	0x40021000

08000e38 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e38:	b590      	push	{r4, r7, lr}
 8000e3a:	b08b      	sub	sp, #44	@ 0x2c
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	2414      	movs	r4, #20
 8000e42:	193b      	adds	r3, r7, r4
 8000e44:	0018      	movs	r0, r3
 8000e46:	2314      	movs	r3, #20
 8000e48:	001a      	movs	r2, r3
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	f005 f9c0 	bl	80061d0 <memset>
  if(hadc->Instance==ADC1)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a32      	ldr	r2, [pc, #200]	@ (8000f20 <HAL_ADC_MspInit+0xe8>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d15d      	bne.n	8000f16 <HAL_ADC_MspInit+0xde>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e5a:	4b32      	ldr	r3, [pc, #200]	@ (8000f24 <HAL_ADC_MspInit+0xec>)
 8000e5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e5e:	4b31      	ldr	r3, [pc, #196]	@ (8000f24 <HAL_ADC_MspInit+0xec>)
 8000e60:	2180      	movs	r1, #128	@ 0x80
 8000e62:	0349      	lsls	r1, r1, #13
 8000e64:	430a      	orrs	r2, r1
 8000e66:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e68:	4b2e      	ldr	r3, [pc, #184]	@ (8000f24 <HAL_ADC_MspInit+0xec>)
 8000e6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e6c:	2380      	movs	r3, #128	@ 0x80
 8000e6e:	035b      	lsls	r3, r3, #13
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e76:	4b2b      	ldr	r3, [pc, #172]	@ (8000f24 <HAL_ADC_MspInit+0xec>)
 8000e78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f24 <HAL_ADC_MspInit+0xec>)
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e82:	4b28      	ldr	r3, [pc, #160]	@ (8000f24 <HAL_ADC_MspInit+0xec>)
 8000e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e86:	2201      	movs	r2, #1
 8000e88:	4013      	ands	r3, r2
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e8e:	193b      	adds	r3, r7, r4
 8000e90:	2203      	movs	r2, #3
 8000e92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e94:	193b      	adds	r3, r7, r4
 8000e96:	2203      	movs	r2, #3
 8000e98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	193a      	adds	r2, r7, r4
 8000ea2:	23a0      	movs	r3, #160	@ 0xa0
 8000ea4:	05db      	lsls	r3, r3, #23
 8000ea6:	0011      	movs	r1, r2
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f002 f9f1 	bl	8003290 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000eae:	4b1e      	ldr	r3, [pc, #120]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000eb0:	4a1e      	ldr	r2, [pc, #120]	@ (8000f2c <HAL_ADC_MspInit+0xf4>)
 8000eb2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000eb6:	2205      	movs	r2, #5
 8000eb8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eba:	4b1b      	ldr	r3, [pc, #108]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ec0:	4b19      	ldr	r3, [pc, #100]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ec6:	4b18      	ldr	r3, [pc, #96]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000ec8:	2280      	movs	r2, #128	@ 0x80
 8000eca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ecc:	4b16      	ldr	r3, [pc, #88]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000ece:	2280      	movs	r2, #128	@ 0x80
 8000ed0:	0052      	lsls	r2, r2, #1
 8000ed2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ed4:	4b14      	ldr	r3, [pc, #80]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000ed6:	2280      	movs	r2, #128	@ 0x80
 8000ed8:	00d2      	lsls	r2, r2, #3
 8000eda:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000edc:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000ede:	2220      	movs	r2, #32
 8000ee0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000ee2:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000ee4:	2280      	movs	r2, #128	@ 0x80
 8000ee6:	0192      	lsls	r2, r2, #6
 8000ee8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000eec:	0018      	movs	r0, r3
 8000eee:	f001 feb1 	bl	8002c54 <HAL_DMA_Init>
 8000ef2:	1e03      	subs	r3, r0, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8000ef6:	f7ff ff4b 	bl	8000d90 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a0a      	ldr	r2, [pc, #40]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000efe:	651a      	str	r2, [r3, #80]	@ 0x50
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <HAL_ADC_MspInit+0xf0>)
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2100      	movs	r1, #0
 8000f0a:	200c      	movs	r0, #12
 8000f0c:	f001 fe70 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000f10:	200c      	movs	r0, #12
 8000f12:	f001 fe82 	bl	8002c1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f16:	46c0      	nop			@ (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b00b      	add	sp, #44	@ 0x2c
 8000f1c:	bd90      	pop	{r4, r7, pc}
 8000f1e:	46c0      	nop			@ (mov r8, r8)
 8000f20:	40012400 	.word	0x40012400
 8000f24:	40021000 	.word	0x40021000
 8000f28:	200000ac 	.word	0x200000ac
 8000f2c:	40020008 	.word	0x40020008

08000f30 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a0e      	ldr	r2, [pc, #56]	@ (8000f78 <HAL_TIM_Base_MspInit+0x48>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d115      	bne.n	8000f6e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f42:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <HAL_TIM_Base_MspInit+0x4c>)
 8000f44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f46:	4b0d      	ldr	r3, [pc, #52]	@ (8000f7c <HAL_TIM_Base_MspInit+0x4c>)
 8000f48:	2180      	movs	r1, #128	@ 0x80
 8000f4a:	0109      	lsls	r1, r1, #4
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f50:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <HAL_TIM_Base_MspInit+0x4c>)
 8000f52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f54:	2380      	movs	r3, #128	@ 0x80
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	4013      	ands	r3, r2
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2100      	movs	r1, #0
 8000f62:	200d      	movs	r0, #13
 8000f64:	f001 fe44 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000f68:	200d      	movs	r0, #13
 8000f6a:	f001 fe56 	bl	8002c1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b004      	add	sp, #16
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	46c0      	nop			@ (mov r8, r8)
 8000f78:	40012c00 	.word	0x40012c00
 8000f7c:	40021000 	.word	0x40021000

08000f80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b091      	sub	sp, #68	@ 0x44
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	232c      	movs	r3, #44	@ 0x2c
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	2314      	movs	r3, #20
 8000f90:	001a      	movs	r2, r3
 8000f92:	2100      	movs	r1, #0
 8000f94:	f005 f91c 	bl	80061d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f98:	2414      	movs	r4, #20
 8000f9a:	193b      	adds	r3, r7, r4
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	2318      	movs	r3, #24
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	f005 f914 	bl	80061d0 <memset>
  if(huart->Instance==USART1)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a3a      	ldr	r2, [pc, #232]	@ (8001098 <HAL_UART_MspInit+0x118>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d16e      	bne.n	8001090 <HAL_UART_MspInit+0x110>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fb2:	193b      	adds	r3, r7, r4
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000fb8:	193b      	adds	r3, r7, r4
 8000fba:	2200      	movs	r2, #0
 8000fbc:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fbe:	193b      	adds	r3, r7, r4
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f003 f807 	bl	8003fd4 <HAL_RCCEx_PeriphCLKConfig>
 8000fc6:	1e03      	subs	r3, r0, #0
 8000fc8:	d001      	beq.n	8000fce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000fca:	f7ff fee1 	bl	8000d90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fce:	4b33      	ldr	r3, [pc, #204]	@ (800109c <HAL_UART_MspInit+0x11c>)
 8000fd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fd2:	4b32      	ldr	r3, [pc, #200]	@ (800109c <HAL_UART_MspInit+0x11c>)
 8000fd4:	2180      	movs	r1, #128	@ 0x80
 8000fd6:	01c9      	lsls	r1, r1, #7
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fdc:	4b2f      	ldr	r3, [pc, #188]	@ (800109c <HAL_UART_MspInit+0x11c>)
 8000fde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fe0:	2380      	movs	r3, #128	@ 0x80
 8000fe2:	01db      	lsls	r3, r3, #7
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	4b2c      	ldr	r3, [pc, #176]	@ (800109c <HAL_UART_MspInit+0x11c>)
 8000fec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fee:	4b2b      	ldr	r3, [pc, #172]	@ (800109c <HAL_UART_MspInit+0x11c>)
 8000ff0:	2102      	movs	r1, #2
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ff6:	4b29      	ldr	r3, [pc, #164]	@ (800109c <HAL_UART_MspInit+0x11c>)
 8000ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ffa:	2202      	movs	r2, #2
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001002:	212c      	movs	r1, #44	@ 0x2c
 8001004:	187b      	adds	r3, r7, r1
 8001006:	2240      	movs	r2, #64	@ 0x40
 8001008:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	187b      	adds	r3, r7, r1
 800100c:	2202      	movs	r2, #2
 800100e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001010:	187b      	adds	r3, r7, r1
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001016:	187b      	adds	r3, r7, r1
 8001018:	2200      	movs	r2, #0
 800101a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800101c:	187b      	adds	r3, r7, r1
 800101e:	2200      	movs	r2, #0
 8001020:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001022:	187b      	adds	r3, r7, r1
 8001024:	4a1e      	ldr	r2, [pc, #120]	@ (80010a0 <HAL_UART_MspInit+0x120>)
 8001026:	0019      	movs	r1, r3
 8001028:	0010      	movs	r0, r2
 800102a:	f002 f931 	bl	8003290 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800102e:	4b1d      	ldr	r3, [pc, #116]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001030:	4a1d      	ldr	r2, [pc, #116]	@ (80010a8 <HAL_UART_MspInit+0x128>)
 8001032:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001034:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001036:	2233      	movs	r2, #51	@ 0x33
 8001038:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800103a:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 800103c:	2210      	movs	r2, #16
 800103e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001048:	2280      	movs	r2, #128	@ 0x80
 800104a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800104c:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 800104e:	2200      	movs	r2, #0
 8001050:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001058:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 800105a:	2200      	movs	r2, #0
 800105c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001060:	2200      	movs	r2, #0
 8001062:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001064:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001066:	0018      	movs	r0, r3
 8001068:	f001 fdf4 	bl	8002c54 <HAL_DMA_Init>
 800106c:	1e03      	subs	r3, r0, #0
 800106e:	d001      	beq.n	8001074 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8001070:	f7ff fe8e 	bl	8000d90 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a0b      	ldr	r2, [pc, #44]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 8001078:	67da      	str	r2, [r3, #124]	@ 0x7c
 800107a:	4b0a      	ldr	r3, [pc, #40]	@ (80010a4 <HAL_UART_MspInit+0x124>)
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001080:	2200      	movs	r2, #0
 8001082:	2100      	movs	r1, #0
 8001084:	201b      	movs	r0, #27
 8001086:	f001 fdb3 	bl	8002bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800108a:	201b      	movs	r0, #27
 800108c:	f001 fdc5 	bl	8002c1a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001090:	46c0      	nop			@ (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	b011      	add	sp, #68	@ 0x44
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	40013800 	.word	0x40013800
 800109c:	40021000 	.word	0x40021000
 80010a0:	50000400 	.word	0x50000400
 80010a4:	20000108 	.word	0x20000108
 80010a8:	4002001c 	.word	0x4002001c

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010b0:	46c0      	nop			@ (mov r8, r8)
 80010b2:	e7fd      	b.n	80010b0 <NMI_Handler+0x4>

080010b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b8:	46c0      	nop			@ (mov r8, r8)
 80010ba:	e7fd      	b.n	80010b8 <HardFault_Handler+0x4>

080010bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010c0:	46c0      	nop			@ (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ca:	46c0      	nop			@ (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d4:	f000 f8e6 	bl	80012a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* Debug: Check if SysTick is firing (Interrupts Alive?) */
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80010d8:	4b03      	ldr	r3, [pc, #12]	@ (80010e8 <SysTick_Handler+0x18>)
 80010da:	2101      	movs	r1, #1
 80010dc:	0018      	movs	r0, r3
 80010de:	f002 fa58 	bl	8003592 <HAL_GPIO_TogglePin>
  /* USER CODE END SysTick_IRQn 1 */
}
 80010e2:	46c0      	nop			@ (mov r8, r8)
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	50000400 	.word	0x50000400

080010ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80010f0:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <DMA1_Channel1_IRQHandler+0x14>)
 80010f2:	0018      	movs	r0, r3
 80010f4:	f001 ff8a 	bl	800300c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */

}
 80010f8:	46c0      	nop			@ (mov r8, r8)
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	46c0      	nop			@ (mov r8, r8)
 8001100:	200000ac 	.word	0x200000ac

08001104 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001108:	4b03      	ldr	r3, [pc, #12]	@ (8001118 <DMA1_Channel2_3_IRQHandler+0x14>)
 800110a:	0018      	movs	r0, r3
 800110c:	f001 ff7e 	bl	800300c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001110:	46c0      	nop			@ (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	20000108 	.word	0x20000108

0800111c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001120:	4b03      	ldr	r3, [pc, #12]	@ (8001130 <ADC1_IRQHandler+0x14>)
 8001122:	0018      	movs	r0, r3
 8001124:	f000 fd6c 	bl	8001c00 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001128:	46c0      	nop			@ (mov r8, r8)
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	46c0      	nop			@ (mov r8, r8)
 8001130:	20000048 	.word	0x20000048

08001134 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001138:	4b03      	ldr	r3, [pc, #12]	@ (8001148 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800113a:	0018      	movs	r0, r3
 800113c:	f003 f916 	bl	800436c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001140:	46c0      	nop			@ (mov r8, r8)
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			@ (mov r8, r8)
 8001148:	20000164 	.word	0x20000164

0800114c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001150:	4b03      	ldr	r3, [pc, #12]	@ (8001160 <USART1_IRQHandler+0x14>)
 8001152:	0018      	movs	r0, r3
 8001154:	f003 ff00 	bl	8004f58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001158:	46c0      	nop			@ (mov r8, r8)
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	200001b0 	.word	0x200001b0

08001164 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 8001168:	4b03      	ldr	r3, [pc, #12]	@ (8001178 <SystemInit+0x14>)
 800116a:	2280      	movs	r2, #128	@ 0x80
 800116c:	0512      	lsls	r2, r2, #20
 800116e:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001170:	46c0      	nop			@ (mov r8, r8)
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	46c0      	nop			@ (mov r8, r8)
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800117c:	480d      	ldr	r0, [pc, #52]	@ (80011b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800117e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001180:	f7ff fff0 	bl	8001164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001184:	480c      	ldr	r0, [pc, #48]	@ (80011b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001186:	490d      	ldr	r1, [pc, #52]	@ (80011bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001188:	4a0d      	ldr	r2, [pc, #52]	@ (80011c0 <LoopForever+0xe>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800118c:	e002      	b.n	8001194 <LoopCopyDataInit>

0800118e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001192:	3304      	adds	r3, #4

08001194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001198:	d3f9      	bcc.n	800118e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119a:	4a0a      	ldr	r2, [pc, #40]	@ (80011c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800119c:	4c0a      	ldr	r4, [pc, #40]	@ (80011c8 <LoopForever+0x16>)
  movs r3, #0
 800119e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a0:	e001      	b.n	80011a6 <LoopFillZerobss>

080011a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a4:	3204      	adds	r2, #4

080011a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a8:	d3fb      	bcc.n	80011a2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011aa:	f005 f819 	bl	80061e0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80011ae:	f7ff f91d 	bl	80003ec <main>

080011b2 <LoopForever>:

LoopForever:
  b LoopForever
 80011b2:	e7fe      	b.n	80011b2 <LoopForever>
  ldr   r0, =_estack
 80011b4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80011b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011bc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80011c0:	080062f8 	.word	0x080062f8
  ldr r2, =_sbss
 80011c4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80011c8:	2000024c 	.word	0x2000024c

080011cc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011cc:	e7fe      	b.n	80011cc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

080011d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011d6:	1dfb      	adds	r3, r7, #7
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011dc:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <HAL_Init+0x3c>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <HAL_Init+0x3c>)
 80011e2:	2180      	movs	r1, #128	@ 0x80
 80011e4:	0049      	lsls	r1, r1, #1
 80011e6:	430a      	orrs	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ea:	2003      	movs	r0, #3
 80011ec:	f000 f810 	bl	8001210 <HAL_InitTick>
 80011f0:	1e03      	subs	r3, r0, #0
 80011f2:	d003      	beq.n	80011fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80011f4:	1dfb      	adds	r3, r7, #7
 80011f6:	2201      	movs	r2, #1
 80011f8:	701a      	strb	r2, [r3, #0]
 80011fa:	e001      	b.n	8001200 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80011fc:	f7ff fdf8 	bl	8000df0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001200:	1dfb      	adds	r3, r7, #7
 8001202:	781b      	ldrb	r3, [r3, #0]
}
 8001204:	0018      	movs	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	b002      	add	sp, #8
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40022000 	.word	0x40022000

08001210 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001218:	230f      	movs	r3, #15
 800121a:	18fb      	adds	r3, r7, r3
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001220:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <HAL_InitTick+0x88>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d02b      	beq.n	8001280 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001228:	4b1c      	ldr	r3, [pc, #112]	@ (800129c <HAL_InitTick+0x8c>)
 800122a:	681c      	ldr	r4, [r3, #0]
 800122c:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <HAL_InitTick+0x88>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	0019      	movs	r1, r3
 8001232:	23fa      	movs	r3, #250	@ 0xfa
 8001234:	0098      	lsls	r0, r3, #2
 8001236:	f7fe ff63 	bl	8000100 <__udivsi3>
 800123a:	0003      	movs	r3, r0
 800123c:	0019      	movs	r1, r3
 800123e:	0020      	movs	r0, r4
 8001240:	f7fe ff5e 	bl	8000100 <__udivsi3>
 8001244:	0003      	movs	r3, r0
 8001246:	0018      	movs	r0, r3
 8001248:	f001 fcf7 	bl	8002c3a <HAL_SYSTICK_Config>
 800124c:	1e03      	subs	r3, r0, #0
 800124e:	d112      	bne.n	8001276 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b03      	cmp	r3, #3
 8001254:	d80a      	bhi.n	800126c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001256:	6879      	ldr	r1, [r7, #4]
 8001258:	2301      	movs	r3, #1
 800125a:	425b      	negs	r3, r3
 800125c:	2200      	movs	r2, #0
 800125e:	0018      	movs	r0, r3
 8001260:	f001 fcc6 	bl	8002bf0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001264:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <HAL_InitTick+0x90>)
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	e00d      	b.n	8001288 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800126c:	230f      	movs	r3, #15
 800126e:	18fb      	adds	r3, r7, r3
 8001270:	2201      	movs	r2, #1
 8001272:	701a      	strb	r2, [r3, #0]
 8001274:	e008      	b.n	8001288 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001276:	230f      	movs	r3, #15
 8001278:	18fb      	adds	r3, r7, r3
 800127a:	2201      	movs	r2, #1
 800127c:	701a      	strb	r2, [r3, #0]
 800127e:	e003      	b.n	8001288 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001280:	230f      	movs	r3, #15
 8001282:	18fb      	adds	r3, r7, r3
 8001284:	2201      	movs	r2, #1
 8001286:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001288:	230f      	movs	r3, #15
 800128a:	18fb      	adds	r3, r7, r3
 800128c:	781b      	ldrb	r3, [r3, #0]
}
 800128e:	0018      	movs	r0, r3
 8001290:	46bd      	mov	sp, r7
 8001292:	b005      	add	sp, #20
 8001294:	bd90      	pop	{r4, r7, pc}
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	2000000c 	.word	0x2000000c
 800129c:	20000004 	.word	0x20000004
 80012a0:	20000008 	.word	0x20000008

080012a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012a8:	4b05      	ldr	r3, [pc, #20]	@ (80012c0 <HAL_IncTick+0x1c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	001a      	movs	r2, r3
 80012ae:	4b05      	ldr	r3, [pc, #20]	@ (80012c4 <HAL_IncTick+0x20>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	18d2      	adds	r2, r2, r3
 80012b4:	4b03      	ldr	r3, [pc, #12]	@ (80012c4 <HAL_IncTick+0x20>)
 80012b6:	601a      	str	r2, [r3, #0]
}
 80012b8:	46c0      	nop			@ (mov r8, r8)
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	46c0      	nop			@ (mov r8, r8)
 80012c0:	2000000c 	.word	0x2000000c
 80012c4:	20000248 	.word	0x20000248

080012c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  return uwTick;
 80012cc:	4b02      	ldr	r3, [pc, #8]	@ (80012d8 <HAL_GetTick+0x10>)
 80012ce:	681b      	ldr	r3, [r3, #0]
}
 80012d0:	0018      	movs	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	46c0      	nop			@ (mov r8, r8)
 80012d8:	20000248 	.word	0x20000248

080012dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012e4:	f7ff fff0 	bl	80012c8 <HAL_GetTick>
 80012e8:	0003      	movs	r3, r0
 80012ea:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	d005      	beq.n	8001302 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <HAL_Delay+0x44>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	001a      	movs	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	189b      	adds	r3, r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001302:	46c0      	nop			@ (mov r8, r8)
 8001304:	f7ff ffe0 	bl	80012c8 <HAL_GetTick>
 8001308:	0002      	movs	r2, r0
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	429a      	cmp	r2, r3
 8001312:	d8f7      	bhi.n	8001304 <HAL_Delay+0x28>
  {
  }
}
 8001314:	46c0      	nop			@ (mov r8, r8)
 8001316:	46c0      	nop			@ (mov r8, r8)
 8001318:	46bd      	mov	sp, r7
 800131a:	b004      	add	sp, #16
 800131c:	bd80      	pop	{r7, pc}
 800131e:	46c0      	nop			@ (mov r8, r8)
 8001320:	2000000c 	.word	0x2000000c

08001324 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a05      	ldr	r2, [pc, #20]	@ (8001348 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001334:	401a      	ands	r2, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	431a      	orrs	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	601a      	str	r2, [r3, #0]
}
 800133e:	46c0      	nop			@ (mov r8, r8)
 8001340:	46bd      	mov	sp, r7
 8001342:	b002      	add	sp, #8
 8001344:	bd80      	pop	{r7, pc}
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	fe3fffff 	.word	0xfe3fffff

0800134c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	23e0      	movs	r3, #224	@ 0xe0
 800135a:	045b      	lsls	r3, r3, #17
 800135c:	4013      	ands	r3, r2
}
 800135e:	0018      	movs	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}

08001366 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b084      	sub	sp, #16
 800136a:	af00      	add	r7, sp, #0
 800136c:	60f8      	str	r0, [r7, #12]
 800136e:	60b9      	str	r1, [r7, #8]
 8001370:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	2104      	movs	r1, #4
 800137a:	400a      	ands	r2, r1
 800137c:	2107      	movs	r1, #7
 800137e:	4091      	lsls	r1, r2
 8001380:	000a      	movs	r2, r1
 8001382:	43d2      	mvns	r2, r2
 8001384:	401a      	ands	r2, r3
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	2104      	movs	r1, #4
 800138a:	400b      	ands	r3, r1
 800138c:	6879      	ldr	r1, [r7, #4]
 800138e:	4099      	lsls	r1, r3
 8001390:	000b      	movs	r3, r1
 8001392:	431a      	orrs	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001398:	46c0      	nop			@ (mov r8, r8)
 800139a:	46bd      	mov	sp, r7
 800139c:	b004      	add	sp, #16
 800139e:	bd80      	pop	{r7, pc}

080013a0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	695b      	ldr	r3, [r3, #20]
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	2104      	movs	r1, #4
 80013b2:	400a      	ands	r2, r1
 80013b4:	2107      	movs	r1, #7
 80013b6:	4091      	lsls	r1, r2
 80013b8:	000a      	movs	r2, r1
 80013ba:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	2104      	movs	r1, #4
 80013c0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013c2:	40da      	lsrs	r2, r3
 80013c4:	0013      	movs	r3, r2
}
 80013c6:	0018      	movs	r0, r3
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b002      	add	sp, #8
 80013cc:	bd80      	pop	{r7, pc}

080013ce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68da      	ldr	r2, [r3, #12]
 80013da:	23c0      	movs	r3, #192	@ 0xc0
 80013dc:	011b      	lsls	r3, r3, #4
 80013de:	4013      	ands	r3, r2
 80013e0:	d101      	bne.n	80013e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	0018      	movs	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	b002      	add	sp, #8
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001400:	68ba      	ldr	r2, [r7, #8]
 8001402:	211f      	movs	r1, #31
 8001404:	400a      	ands	r2, r1
 8001406:	210f      	movs	r1, #15
 8001408:	4091      	lsls	r1, r2
 800140a:	000a      	movs	r2, r1
 800140c:	43d2      	mvns	r2, r2
 800140e:	401a      	ands	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	0e9b      	lsrs	r3, r3, #26
 8001414:	210f      	movs	r1, #15
 8001416:	4019      	ands	r1, r3
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	201f      	movs	r0, #31
 800141c:	4003      	ands	r3, r0
 800141e:	4099      	lsls	r1, r3
 8001420:	000b      	movs	r3, r1
 8001422:	431a      	orrs	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001428:	46c0      	nop			@ (mov r8, r8)
 800142a:	46bd      	mov	sp, r7
 800142c:	b004      	add	sp, #16
 800142e:	bd80      	pop	{r7, pc}

08001430 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	035b      	lsls	r3, r3, #13
 8001442:	0b5b      	lsrs	r3, r3, #13
 8001444:	431a      	orrs	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800144a:	46c0      	nop			@ (mov r8, r8)
 800144c:	46bd      	mov	sp, r7
 800144e:	b002      	add	sp, #8
 8001450:	bd80      	pop	{r7, pc}

08001452 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	0352      	lsls	r2, r2, #13
 8001464:	0b52      	lsrs	r2, r2, #13
 8001466:	43d2      	mvns	r2, r2
 8001468:	401a      	ands	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800146e:	46c0      	nop			@ (mov r8, r8)
 8001470:	46bd      	mov	sp, r7
 8001472:	b002      	add	sp, #8
 8001474:	bd80      	pop	{r7, pc}

08001476 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2203      	movs	r2, #3
 8001484:	4013      	ands	r3, r2
}
 8001486:	0018      	movs	r0, r3
 8001488:	46bd      	mov	sp, r7
 800148a:	b002      	add	sp, #8
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	60b9      	str	r1, [r7, #8]
 800149a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	695b      	ldr	r3, [r3, #20]
 80014a0:	68ba      	ldr	r2, [r7, #8]
 80014a2:	0212      	lsls	r2, r2, #8
 80014a4:	43d2      	mvns	r2, r2
 80014a6:	401a      	ands	r2, r3
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	400b      	ands	r3, r1
 80014b0:	4904      	ldr	r1, [pc, #16]	@ (80014c4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014b2:	400b      	ands	r3, r1
 80014b4:	431a      	orrs	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014ba:	46c0      	nop			@ (mov r8, r8)
 80014bc:	46bd      	mov	sp, r7
 80014be:	b004      	add	sp, #16
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	07ffff00 	.word	0x07ffff00

080014c8 <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	4a11      	ldr	r2, [pc, #68]	@ (800151c <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d103      	bne.n	80014e4 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	330c      	adds	r3, #12
 80014e0:	617b      	str	r3, [r7, #20]
 80014e2:	e009      	b.n	80014f8 <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	33a0      	adds	r3, #160	@ 0xa0
 80014e8:	0019      	movs	r1, r3
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	0d5b      	lsrs	r3, r3, #21
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	2204      	movs	r2, #4
 80014f2:	4013      	ands	r3, r2
 80014f4:	18cb      	adds	r3, r1, r3
 80014f6:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	68ba      	ldr	r2, [r7, #8]
 80014fe:	4908      	ldr	r1, [pc, #32]	@ (8001520 <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 8001500:	400a      	ands	r2, r1
 8001502:	43d2      	mvns	r2, r2
 8001504:	401a      	ands	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68b9      	ldr	r1, [r7, #8]
 800150a:	400b      	ands	r3, r1
 800150c:	431a      	orrs	r2, r3
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8001512:	46c0      	nop			@ (mov r8, r8)
 8001514:	46bd      	mov	sp, r7
 8001516:	b006      	add	sp, #24
 8001518:	bd80      	pop	{r7, pc}
 800151a:	46c0      	nop			@ (mov r8, r8)
 800151c:	7cc00000 	.word	0x7cc00000
 8001520:	7cc7ffff 	.word	0x7cc7ffff

08001524 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
 8001530:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	3320      	adds	r3, #32
 8001536:	0018      	movs	r0, r3
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	0d1b      	lsrs	r3, r3, #20
 800153c:	2203      	movs	r2, #3
 800153e:	401a      	ands	r2, r3
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	0d5b      	lsrs	r3, r3, #21
 8001544:	2101      	movs	r1, #1
 8001546:	400b      	ands	r3, r1
 8001548:	18d3      	adds	r3, r2, r3
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	18c3      	adds	r3, r0, r3
 800154e:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a06      	ldr	r2, [pc, #24]	@ (8001570 <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 8001556:	401a      	ands	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	0419      	lsls	r1, r3, #16
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	430b      	orrs	r3, r1
 8001560:	431a      	orrs	r2, r3
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8001566:	46c0      	nop			@ (mov r8, r8)
 8001568:	46bd      	mov	sp, r7
 800156a:	b006      	add	sp, #24
 800156c:	bd80      	pop	{r7, pc}
 800156e:	46c0      	nop			@ (mov r8, r8)
 8001570:	f000f000 	.word	0xf000f000

08001574 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	4a05      	ldr	r2, [pc, #20]	@ (8001598 <LL_ADC_EnableInternalRegulator+0x24>)
 8001582:	4013      	ands	r3, r2
 8001584:	2280      	movs	r2, #128	@ 0x80
 8001586:	0552      	lsls	r2, r2, #21
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800158e:	46c0      	nop			@ (mov r8, r8)
 8001590:	46bd      	mov	sp, r7
 8001592:	b002      	add	sp, #8
 8001594:	bd80      	pop	{r7, pc}
 8001596:	46c0      	nop			@ (mov r8, r8)
 8001598:	6fffffe8 	.word	0x6fffffe8

0800159c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	055b      	lsls	r3, r3, #21
 80015ac:	401a      	ands	r2, r3
 80015ae:	2380      	movs	r3, #128	@ 0x80
 80015b0:	055b      	lsls	r3, r3, #21
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d101      	bne.n	80015ba <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	0018      	movs	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	b002      	add	sp, #8
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	4a04      	ldr	r2, [pc, #16]	@ (80015e4 <LL_ADC_Enable+0x20>)
 80015d2:	4013      	ands	r3, r2
 80015d4:	2201      	movs	r2, #1
 80015d6:	431a      	orrs	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80015dc:	46c0      	nop			@ (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	b002      	add	sp, #8
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	7fffffe8 	.word	0x7fffffe8

080015e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <LL_ADC_Disable+0x20>)
 80015f6:	4013      	ands	r3, r2
 80015f8:	2202      	movs	r2, #2
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001600:	46c0      	nop			@ (mov r8, r8)
 8001602:	46bd      	mov	sp, r7
 8001604:	b002      	add	sp, #8
 8001606:	bd80      	pop	{r7, pc}
 8001608:	7fffffe8 	.word	0x7fffffe8

0800160c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	2201      	movs	r2, #1
 800161a:	4013      	ands	r3, r2
 800161c:	2b01      	cmp	r3, #1
 800161e:	d101      	bne.n	8001624 <LL_ADC_IsEnabled+0x18>
 8001620:	2301      	movs	r3, #1
 8001622:	e000      	b.n	8001626 <LL_ADC_IsEnabled+0x1a>
 8001624:	2300      	movs	r3, #0
}
 8001626:	0018      	movs	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	b002      	add	sp, #8
 800162c:	bd80      	pop	{r7, pc}

0800162e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b082      	sub	sp, #8
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	2202      	movs	r2, #2
 800163c:	4013      	ands	r3, r2
 800163e:	2b02      	cmp	r3, #2
 8001640:	d101      	bne.n	8001646 <LL_ADC_IsDisableOngoing+0x18>
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <LL_ADC_IsDisableOngoing+0x1a>
 8001646:	2300      	movs	r3, #0
}
 8001648:	0018      	movs	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	b002      	add	sp, #8
 800164e:	bd80      	pop	{r7, pc}

08001650 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <LL_ADC_REG_StartConversion+0x20>)
 800165e:	4013      	ands	r3, r2
 8001660:	2204      	movs	r2, #4
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001668:	46c0      	nop			@ (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	b002      	add	sp, #8
 800166e:	bd80      	pop	{r7, pc}
 8001670:	7fffffe8 	.word	0x7fffffe8

08001674 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	2204      	movs	r2, #4
 8001682:	4013      	ands	r3, r2
 8001684:	2b04      	cmp	r3, #4
 8001686:	d101      	bne.n	800168c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001688:	2301      	movs	r3, #1
 800168a:	e000      	b.n	800168e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800168c:	2300      	movs	r3, #0
}
 800168e:	0018      	movs	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	b002      	add	sp, #8
 8001694:	bd80      	pop	{r7, pc}

08001696 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2280      	movs	r2, #128	@ 0x80
 80016a2:	601a      	str	r2, [r3, #0]
}
 80016a4:	46c0      	nop			@ (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b002      	add	sp, #8
 80016aa:	bd80      	pop	{r7, pc}

080016ac <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2280      	movs	r2, #128	@ 0x80
 80016b8:	0052      	lsls	r2, r2, #1
 80016ba:	601a      	str	r2, [r3, #0]
}
 80016bc:	46c0      	nop			@ (mov r8, r8)
 80016be:	46bd      	mov	sp, r7
 80016c0:	b002      	add	sp, #8
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2280      	movs	r2, #128	@ 0x80
 80016d0:	0092      	lsls	r2, r2, #2
 80016d2:	601a      	str	r2, [r3, #0]
}
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b002      	add	sp, #8
 80016da:	bd80      	pop	{r7, pc}

080016dc <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2280      	movs	r2, #128	@ 0x80
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	605a      	str	r2, [r3, #4]
}
 80016f0:	46c0      	nop			@ (mov r8, r8)
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b002      	add	sp, #8
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2280      	movs	r2, #128	@ 0x80
 8001706:	0052      	lsls	r2, r2, #1
 8001708:	431a      	orrs	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	605a      	str	r2, [r3, #4]
}
 800170e:	46c0      	nop			@ (mov r8, r8)
 8001710:	46bd      	mov	sp, r7
 8001712:	b002      	add	sp, #8
 8001714:	bd80      	pop	{r7, pc}

08001716 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b082      	sub	sp, #8
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2280      	movs	r2, #128	@ 0x80
 8001724:	0092      	lsls	r2, r2, #2
 8001726:	431a      	orrs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	605a      	str	r2, [r3, #4]
}
 800172c:	46c0      	nop			@ (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	b002      	add	sp, #8
 8001732:	bd80      	pop	{r7, pc}

08001734 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	2280      	movs	r2, #128	@ 0x80
 8001742:	4393      	bics	r3, r2
 8001744:	001a      	movs	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	605a      	str	r2, [r3, #4]
}
 800174a:	46c0      	nop			@ (mov r8, r8)
 800174c:	46bd      	mov	sp, r7
 800174e:	b002      	add	sp, #8
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	4a03      	ldr	r2, [pc, #12]	@ (8001770 <LL_ADC_DisableIT_AWD2+0x1c>)
 8001762:	401a      	ands	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	605a      	str	r2, [r3, #4]
}
 8001768:	46c0      	nop			@ (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	b002      	add	sp, #8
 800176e:	bd80      	pop	{r7, pc}
 8001770:	fffffeff 	.word	0xfffffeff

08001774 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	4a03      	ldr	r2, [pc, #12]	@ (8001790 <LL_ADC_DisableIT_AWD3+0x1c>)
 8001782:	401a      	ands	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	605a      	str	r2, [r3, #4]
}
 8001788:	46c0      	nop			@ (mov r8, r8)
 800178a:	46bd      	mov	sp, r7
 800178c:	b002      	add	sp, #8
 800178e:	bd80      	pop	{r7, pc}
 8001790:	fffffdff 	.word	0xfffffdff

08001794 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800179c:	231f      	movs	r3, #31
 800179e:	18fb      	adds	r3, r7, r3
 80017a0:	2200      	movs	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e17f      	b.n	8001aba <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d10a      	bne.n	80017d8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	0018      	movs	r0, r3
 80017c6:	f7ff fb37 	bl	8000e38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2254      	movs	r2, #84	@ 0x54
 80017d4:	2100      	movs	r1, #0
 80017d6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	0018      	movs	r0, r3
 80017de:	f7ff fedd 	bl	800159c <LL_ADC_IsInternalRegulatorEnabled>
 80017e2:	1e03      	subs	r3, r0, #0
 80017e4:	d115      	bne.n	8001812 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	0018      	movs	r0, r3
 80017ec:	f7ff fec2 	bl	8001574 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017f0:	4bb4      	ldr	r3, [pc, #720]	@ (8001ac4 <HAL_ADC_Init+0x330>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	49b4      	ldr	r1, [pc, #720]	@ (8001ac8 <HAL_ADC_Init+0x334>)
 80017f6:	0018      	movs	r0, r3
 80017f8:	f7fe fc82 	bl	8000100 <__udivsi3>
 80017fc:	0003      	movs	r3, r0
 80017fe:	3301      	adds	r3, #1
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001804:	e002      	b.n	800180c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3b01      	subs	r3, #1
 800180a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d1f9      	bne.n	8001806 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	0018      	movs	r0, r3
 8001818:	f7ff fec0 	bl	800159c <LL_ADC_IsInternalRegulatorEnabled>
 800181c:	1e03      	subs	r3, r0, #0
 800181e:	d10f      	bne.n	8001840 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001824:	2210      	movs	r2, #16
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001830:	2201      	movs	r2, #1
 8001832:	431a      	orrs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001838:	231f      	movs	r3, #31
 800183a:	18fb      	adds	r3, r7, r3
 800183c:	2201      	movs	r2, #1
 800183e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	0018      	movs	r0, r3
 8001846:	f7ff ff15 	bl	8001674 <LL_ADC_REG_IsConversionOngoing>
 800184a:	0003      	movs	r3, r0
 800184c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001852:	2210      	movs	r2, #16
 8001854:	4013      	ands	r3, r2
 8001856:	d000      	beq.n	800185a <HAL_ADC_Init+0xc6>
 8001858:	e122      	b.n	8001aa0 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d000      	beq.n	8001862 <HAL_ADC_Init+0xce>
 8001860:	e11e      	b.n	8001aa0 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	4a99      	ldr	r2, [pc, #612]	@ (8001acc <HAL_ADC_Init+0x338>)
 8001868:	4013      	ands	r3, r2
 800186a:	2202      	movs	r2, #2
 800186c:	431a      	orrs	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	0018      	movs	r0, r3
 8001878:	f7ff fec8 	bl	800160c <LL_ADC_IsEnabled>
 800187c:	1e03      	subs	r3, r0, #0
 800187e:	d000      	beq.n	8001882 <HAL_ADC_Init+0xee>
 8001880:	e0ad      	b.n	80019de <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	7e1b      	ldrb	r3, [r3, #24]
 800188a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800188c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	7e5b      	ldrb	r3, [r3, #25]
 8001892:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001894:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7e9b      	ldrb	r3, [r3, #26]
 800189a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800189c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d002      	beq.n	80018ac <HAL_ADC_Init+0x118>
 80018a6:	2380      	movs	r3, #128	@ 0x80
 80018a8:	015b      	lsls	r3, r3, #5
 80018aa:	e000      	b.n	80018ae <HAL_ADC_Init+0x11a>
 80018ac:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80018ae:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80018b4:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	691b      	ldr	r3, [r3, #16]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	da04      	bge.n	80018c8 <HAL_ADC_Init+0x134>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	085b      	lsrs	r3, r3, #1
 80018c6:	e001      	b.n	80018cc <HAL_ADC_Init+0x138>
 80018c8:	2380      	movs	r3, #128	@ 0x80
 80018ca:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80018cc:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	212c      	movs	r1, #44	@ 0x2c
 80018d2:	5c5b      	ldrb	r3, [r3, r1]
 80018d4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018d6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2220      	movs	r2, #32
 80018e2:	5c9b      	ldrb	r3, [r3, r2]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d115      	bne.n	8001914 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	7e9b      	ldrb	r3, [r3, #26]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d105      	bne.n	80018fc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	2280      	movs	r2, #128	@ 0x80
 80018f4:	0252      	lsls	r2, r2, #9
 80018f6:	4313      	orrs	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	e00b      	b.n	8001914 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001900:	2220      	movs	r2, #32
 8001902:	431a      	orrs	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800190c:	2201      	movs	r2, #1
 800190e:	431a      	orrs	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001918:	2b00      	cmp	r3, #0
 800191a:	d00a      	beq.n	8001932 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001920:	23e0      	movs	r3, #224	@ 0xe0
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800192a:	4313      	orrs	r3, r2
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4313      	orrs	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	4a65      	ldr	r2, [pc, #404]	@ (8001ad0 <HAL_ADC_Init+0x33c>)
 800193a:	4013      	ands	r3, r2
 800193c:	0019      	movs	r1, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	430a      	orrs	r2, r1
 8001946:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	0f9b      	lsrs	r3, r3, #30
 800194e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001954:	4313      	orrs	r3, r2
 8001956:	697a      	ldr	r2, [r7, #20]
 8001958:	4313      	orrs	r3, r2
 800195a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	223c      	movs	r2, #60	@ 0x3c
 8001960:	5c9b      	ldrb	r3, [r3, r2]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d111      	bne.n	800198a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	0f9b      	lsrs	r3, r3, #30
 800196c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001972:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001978:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800197e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	4313      	orrs	r3, r2
 8001984:	2201      	movs	r2, #1
 8001986:	4313      	orrs	r3, r2
 8001988:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	4a50      	ldr	r2, [pc, #320]	@ (8001ad4 <HAL_ADC_Init+0x340>)
 8001992:	4013      	ands	r3, r2
 8001994:	0019      	movs	r1, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	430a      	orrs	r2, r1
 800199e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685a      	ldr	r2, [r3, #4]
 80019a4:	23c0      	movs	r3, #192	@ 0xc0
 80019a6:	061b      	lsls	r3, r3, #24
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d018      	beq.n	80019de <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019b0:	2380      	movs	r3, #128	@ 0x80
 80019b2:	05db      	lsls	r3, r3, #23
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d012      	beq.n	80019de <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80019bc:	2380      	movs	r3, #128	@ 0x80
 80019be:	061b      	lsls	r3, r3, #24
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d00c      	beq.n	80019de <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80019c4:	4b44      	ldr	r3, [pc, #272]	@ (8001ad8 <HAL_ADC_Init+0x344>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a44      	ldr	r2, [pc, #272]	@ (8001adc <HAL_ADC_Init+0x348>)
 80019ca:	4013      	ands	r3, r2
 80019cc:	0019      	movs	r1, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685a      	ldr	r2, [r3, #4]
 80019d2:	23f0      	movs	r3, #240	@ 0xf0
 80019d4:	039b      	lsls	r3, r3, #14
 80019d6:	401a      	ands	r2, r3
 80019d8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ad8 <HAL_ADC_Init+0x344>)
 80019da:	430a      	orrs	r2, r1
 80019dc:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6818      	ldr	r0, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e6:	001a      	movs	r2, r3
 80019e8:	2100      	movs	r1, #0
 80019ea:	f7ff fcbc 	bl	8001366 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6818      	ldr	r0, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019f6:	493a      	ldr	r1, [pc, #232]	@ (8001ae0 <HAL_ADC_Init+0x34c>)
 80019f8:	001a      	movs	r2, r3
 80019fa:	f7ff fcb4 	bl	8001366 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d109      	bne.n	8001a1a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2110      	movs	r1, #16
 8001a12:	4249      	negs	r1, r1
 8001a14:	430a      	orrs	r2, r1
 8001a16:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a18:	e018      	b.n	8001a4c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691a      	ldr	r2, [r3, #16]
 8001a1e:	2380      	movs	r3, #128	@ 0x80
 8001a20:	039b      	lsls	r3, r3, #14
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d112      	bne.n	8001a4c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	69db      	ldr	r3, [r3, #28]
 8001a30:	3b01      	subs	r3, #1
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	221c      	movs	r2, #28
 8001a36:	4013      	ands	r3, r2
 8001a38:	2210      	movs	r2, #16
 8001a3a:	4252      	negs	r2, r2
 8001a3c:	409a      	lsls	r2, r3
 8001a3e:	0011      	movs	r1, r2
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2100      	movs	r1, #0
 8001a52:	0018      	movs	r0, r3
 8001a54:	f7ff fca4 	bl	80013a0 <LL_ADC_GetSamplingTimeCommonChannels>
 8001a58:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d10b      	bne.n	8001a7a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	4393      	bics	r3, r2
 8001a70:	2201      	movs	r2, #1
 8001a72:	431a      	orrs	r2, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a78:	e01c      	b.n	8001ab4 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7e:	2212      	movs	r2, #18
 8001a80:	4393      	bics	r3, r2
 8001a82:	2210      	movs	r2, #16
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a8e:	2201      	movs	r2, #1
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001a96:	231f      	movs	r3, #31
 8001a98:	18fb      	adds	r3, r7, r3
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a9e:	e009      	b.n	8001ab4 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa4:	2210      	movs	r2, #16
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001aac:	231f      	movs	r3, #31
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001ab4:	231f      	movs	r3, #31
 8001ab6:	18fb      	adds	r3, r7, r3
 8001ab8:	781b      	ldrb	r3, [r3, #0]
}
 8001aba:	0018      	movs	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	b008      	add	sp, #32
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	46c0      	nop			@ (mov r8, r8)
 8001ac4:	20000004 	.word	0x20000004
 8001ac8:	00030d40 	.word	0x00030d40
 8001acc:	fffffefd 	.word	0xfffffefd
 8001ad0:	ffde0201 	.word	0xffde0201
 8001ad4:	1ffffc02 	.word	0x1ffffc02
 8001ad8:	40012708 	.word	0x40012708
 8001adc:	ffc3ffff 	.word	0xffc3ffff
 8001ae0:	07ffff04 	.word	0x07ffff04

08001ae4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001ae4:	b5b0      	push	{r4, r5, r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	0018      	movs	r0, r3
 8001af6:	f7ff fdbd 	bl	8001674 <LL_ADC_REG_IsConversionOngoing>
 8001afa:	1e03      	subs	r3, r0, #0
 8001afc:	d16c      	bne.n	8001bd8 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	2254      	movs	r2, #84	@ 0x54
 8001b02:	5c9b      	ldrb	r3, [r3, r2]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d101      	bne.n	8001b0c <HAL_ADC_Start_DMA+0x28>
 8001b08:	2302      	movs	r3, #2
 8001b0a:	e06c      	b.n	8001be6 <HAL_ADC_Start_DMA+0x102>
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2254      	movs	r2, #84	@ 0x54
 8001b10:	2101      	movs	r1, #1
 8001b12:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d113      	bne.n	8001b48 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f7ff fd71 	bl	800160c <LL_ADC_IsEnabled>
 8001b2a:	1e03      	subs	r3, r0, #0
 8001b2c:	d004      	beq.n	8001b38 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	0018      	movs	r0, r3
 8001b34:	f7ff fd58 	bl	80015e8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	68da      	ldr	r2, [r3, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2101      	movs	r1, #1
 8001b44:	430a      	orrs	r2, r1
 8001b46:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b48:	2517      	movs	r5, #23
 8001b4a:	197c      	adds	r4, r7, r5
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	0018      	movs	r0, r3
 8001b50:	f000 fe10 	bl	8002774 <ADC_Enable>
 8001b54:	0003      	movs	r3, r0
 8001b56:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b58:	002c      	movs	r4, r5
 8001b5a:	193b      	adds	r3, r7, r4
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d13e      	bne.n	8001be0 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b66:	4a22      	ldr	r2, [pc, #136]	@ (8001bf0 <HAL_ADC_Start_DMA+0x10c>)
 8001b68:	4013      	ands	r3, r2
 8001b6a:	2280      	movs	r2, #128	@ 0x80
 8001b6c:	0052      	lsls	r2, r2, #1
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2200      	movs	r2, #0
 8001b78:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf4 <HAL_ADC_Start_DMA+0x110>)
 8001b80:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b86:	4a1c      	ldr	r2, [pc, #112]	@ (8001bf8 <HAL_ADC_Start_DMA+0x114>)
 8001b88:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8001bfc <HAL_ADC_Start_DMA+0x118>)
 8001b90:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	221c      	movs	r2, #28
 8001b98:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2254      	movs	r2, #84	@ 0x54
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	685a      	ldr	r2, [r3, #4]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2110      	movs	r1, #16
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	3340      	adds	r3, #64	@ 0x40
 8001bbc:	0019      	movs	r1, r3
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	193c      	adds	r4, r7, r4
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f001 f8d0 	bl	8002d68 <HAL_DMA_Start_IT>
 8001bc8:	0003      	movs	r3, r0
 8001bca:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	f7ff fd3d 	bl	8001650 <LL_ADC_REG_StartConversion>
 8001bd6:	e003      	b.n	8001be0 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001bd8:	2317      	movs	r3, #23
 8001bda:	18fb      	adds	r3, r7, r3
 8001bdc:	2202      	movs	r2, #2
 8001bde:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001be0:	2317      	movs	r3, #23
 8001be2:	18fb      	adds	r3, r7, r3
 8001be4:	781b      	ldrb	r3, [r3, #0]
}
 8001be6:	0018      	movs	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b006      	add	sp, #24
 8001bec:	bdb0      	pop	{r4, r5, r7, pc}
 8001bee:	46c0      	nop			@ (mov r8, r8)
 8001bf0:	fffff0fe 	.word	0xfffff0fe
 8001bf4:	0800293d 	.word	0x0800293d
 8001bf8:	08002a05 	.word	0x08002a05
 8001bfc:	08002a23 	.word	0x08002a23

08001c00 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	2202      	movs	r2, #2
 8001c20:	4013      	ands	r3, r2
 8001c22:	d017      	beq.n	8001c54 <HAL_ADC_IRQHandler+0x54>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2202      	movs	r2, #2
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d013      	beq.n	8001c54 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c30:	2210      	movs	r2, #16
 8001c32:	4013      	ands	r3, r2
 8001c34:	d106      	bne.n	8001c44 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3a:	2280      	movs	r2, #128	@ 0x80
 8001c3c:	0112      	lsls	r2, r2, #4
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	0018      	movs	r0, r3
 8001c48:	f000 ff16 	bl	8002a78 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2202      	movs	r2, #2
 8001c52:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	2204      	movs	r2, #4
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d003      	beq.n	8001c64 <HAL_ADC_IRQHandler+0x64>
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2204      	movs	r2, #4
 8001c60:	4013      	ands	r3, r2
 8001c62:	d107      	bne.n	8001c74 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	2208      	movs	r2, #8
 8001c68:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c6a:	d04d      	beq.n	8001d08 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2208      	movs	r2, #8
 8001c70:	4013      	ands	r3, r2
 8001c72:	d049      	beq.n	8001d08 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c78:	2210      	movs	r2, #16
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d106      	bne.n	8001c8c <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c82:	2280      	movs	r2, #128	@ 0x80
 8001c84:	0092      	lsls	r2, r2, #2
 8001c86:	431a      	orrs	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	0018      	movs	r0, r3
 8001c92:	f7ff fb9c 	bl	80013ce <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c96:	1e03      	subs	r3, r0, #0
 8001c98:	d02e      	beq.n	8001cf8 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	7e9b      	ldrb	r3, [r3, #26]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d12a      	bne.n	8001cf8 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2208      	movs	r2, #8
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d123      	bne.n	8001cf8 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff fcdd 	bl	8001674 <LL_ADC_REG_IsConversionOngoing>
 8001cba:	1e03      	subs	r3, r0, #0
 8001cbc:	d110      	bne.n	8001ce0 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	210c      	movs	r1, #12
 8001cca:	438a      	bics	r2, r1
 8001ccc:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd2:	4a56      	ldr	r2, [pc, #344]	@ (8001e2c <HAL_ADC_IRQHandler+0x22c>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cde:	e00b      	b.n	8001cf8 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce4:	2220      	movs	r2, #32
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	f000 f898 	bl	8001e30 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	220c      	movs	r2, #12
 8001d06:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	2280      	movs	r2, #128	@ 0x80
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d012      	beq.n	8001d36 <HAL_ADC_IRQHandler+0x136>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2280      	movs	r2, #128	@ 0x80
 8001d14:	4013      	ands	r3, r2
 8001d16:	d00e      	beq.n	8001d36 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d1c:	2280      	movs	r2, #128	@ 0x80
 8001d1e:	0252      	lsls	r2, r2, #9
 8001d20:	431a      	orrs	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	0018      	movs	r0, r3
 8001d2a:	f000 f891 	bl	8001e50 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2280      	movs	r2, #128	@ 0x80
 8001d34:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	2380      	movs	r3, #128	@ 0x80
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d014      	beq.n	8001d6a <HAL_ADC_IRQHandler+0x16a>
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	2380      	movs	r3, #128	@ 0x80
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	4013      	ands	r3, r2
 8001d48:	d00f      	beq.n	8001d6a <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4e:	2280      	movs	r2, #128	@ 0x80
 8001d50:	0292      	lsls	r2, r2, #10
 8001d52:	431a      	orrs	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f000 fe7c 	bl	8002a58 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2280      	movs	r2, #128	@ 0x80
 8001d66:	0052      	lsls	r2, r2, #1
 8001d68:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	2380      	movs	r3, #128	@ 0x80
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4013      	ands	r3, r2
 8001d72:	d014      	beq.n	8001d9e <HAL_ADC_IRQHandler+0x19e>
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	2380      	movs	r3, #128	@ 0x80
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d00f      	beq.n	8001d9e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d82:	2280      	movs	r2, #128	@ 0x80
 8001d84:	02d2      	lsls	r2, r2, #11
 8001d86:	431a      	orrs	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f000 fe6a 	bl	8002a68 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2280      	movs	r2, #128	@ 0x80
 8001d9a:	0092      	lsls	r2, r2, #2
 8001d9c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	2210      	movs	r2, #16
 8001da2:	4013      	ands	r3, r2
 8001da4:	d02b      	beq.n	8001dfe <HAL_ADC_IRQHandler+0x1fe>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2210      	movs	r2, #16
 8001daa:	4013      	ands	r3, r2
 8001dac:	d027      	beq.n	8001dfe <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d102      	bne.n	8001dbc <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001db6:	2301      	movs	r3, #1
 8001db8:	617b      	str	r3, [r7, #20]
 8001dba:	e008      	b.n	8001dce <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	0018      	movs	r0, r3
 8001dc2:	f7ff fb58 	bl	8001476 <LL_ADC_REG_GetDMATransfer>
 8001dc6:	1e03      	subs	r3, r0, #0
 8001dc8:	d001      	beq.n	8001dce <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d110      	bne.n	8001df6 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd8:	2280      	movs	r2, #128	@ 0x80
 8001dda:	00d2      	lsls	r2, r2, #3
 8001ddc:	431a      	orrs	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001de6:	2202      	movs	r2, #2
 8001de8:	431a      	orrs	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	0018      	movs	r0, r3
 8001df2:	f000 f835 	bl	8001e60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2210      	movs	r2, #16
 8001dfc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	2380      	movs	r3, #128	@ 0x80
 8001e02:	019b      	lsls	r3, r3, #6
 8001e04:	4013      	ands	r3, r2
 8001e06:	d00d      	beq.n	8001e24 <HAL_ADC_IRQHandler+0x224>
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	019b      	lsls	r3, r3, #6
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d008      	beq.n	8001e24 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	0018      	movs	r0, r3
 8001e16:	f000 fe37 	bl	8002a88 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2280      	movs	r2, #128	@ 0x80
 8001e20:	0192      	lsls	r2, r2, #6
 8001e22:	601a      	str	r2, [r3, #0]
  }
}
 8001e24:	46c0      	nop			@ (mov r8, r8)
 8001e26:	46bd      	mov	sp, r7
 8001e28:	b006      	add	sp, #24
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	fffffefe 	.word	0xfffffefe

08001e30 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001e38:	46c0      	nop			@ (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b002      	add	sp, #8
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e48:	46c0      	nop			@ (mov r8, r8)
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	b002      	add	sp, #8
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e58:	46c0      	nop			@ (mov r8, r8)
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	b002      	add	sp, #8
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e68:	46c0      	nop			@ (mov r8, r8)
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	b002      	add	sp, #8
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e7a:	2317      	movs	r3, #23
 8001e7c:	18fb      	adds	r3, r7, r3
 8001e7e:	2200      	movs	r2, #0
 8001e80:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2254      	movs	r2, #84	@ 0x54
 8001e8a:	5c9b      	ldrb	r3, [r3, r2]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d101      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x24>
 8001e90:	2302      	movs	r3, #2
 8001e92:	e1c0      	b.n	8002216 <HAL_ADC_ConfigChannel+0x3a6>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2254      	movs	r2, #84	@ 0x54
 8001e98:	2101      	movs	r1, #1
 8001e9a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7ff fbe7 	bl	8001674 <LL_ADC_REG_IsConversionOngoing>
 8001ea6:	1e03      	subs	r3, r0, #0
 8001ea8:	d000      	beq.n	8001eac <HAL_ADC_ConfigChannel+0x3c>
 8001eaa:	e1a3      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d100      	bne.n	8001eb6 <HAL_ADC_ConfigChannel+0x46>
 8001eb4:	e143      	b.n	800213e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691a      	ldr	r2, [r3, #16]
 8001eba:	2380      	movs	r3, #128	@ 0x80
 8001ebc:	061b      	lsls	r3, r3, #24
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d004      	beq.n	8001ecc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ec6:	4ac1      	ldr	r2, [pc, #772]	@ (80021cc <HAL_ADC_ConfigChannel+0x35c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d108      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	0019      	movs	r1, r3
 8001ed6:	0010      	movs	r0, r2
 8001ed8:	f7ff faaa 	bl	8001430 <LL_ADC_REG_SetSequencerChAdd>
 8001edc:	e0c9      	b.n	8002072 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	211f      	movs	r1, #31
 8001ee8:	400b      	ands	r3, r1
 8001eea:	210f      	movs	r1, #15
 8001eec:	4099      	lsls	r1, r3
 8001eee:	000b      	movs	r3, r1
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	0019      	movs	r1, r3
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	035b      	lsls	r3, r3, #13
 8001efc:	0b5b      	lsrs	r3, r3, #13
 8001efe:	d105      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x9c>
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	0e9b      	lsrs	r3, r3, #26
 8001f06:	221f      	movs	r2, #31
 8001f08:	4013      	ands	r3, r2
 8001f0a:	e098      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2201      	movs	r2, #1
 8001f12:	4013      	ands	r3, r2
 8001f14:	d000      	beq.n	8001f18 <HAL_ADC_ConfigChannel+0xa8>
 8001f16:	e091      	b.n	800203c <HAL_ADC_ConfigChannel+0x1cc>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2202      	movs	r2, #2
 8001f1e:	4013      	ands	r3, r2
 8001f20:	d000      	beq.n	8001f24 <HAL_ADC_ConfigChannel+0xb4>
 8001f22:	e089      	b.n	8002038 <HAL_ADC_ConfigChannel+0x1c8>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2204      	movs	r2, #4
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d000      	beq.n	8001f30 <HAL_ADC_ConfigChannel+0xc0>
 8001f2e:	e081      	b.n	8002034 <HAL_ADC_ConfigChannel+0x1c4>
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2208      	movs	r2, #8
 8001f36:	4013      	ands	r3, r2
 8001f38:	d000      	beq.n	8001f3c <HAL_ADC_ConfigChannel+0xcc>
 8001f3a:	e079      	b.n	8002030 <HAL_ADC_ConfigChannel+0x1c0>
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2210      	movs	r2, #16
 8001f42:	4013      	ands	r3, r2
 8001f44:	d000      	beq.n	8001f48 <HAL_ADC_ConfigChannel+0xd8>
 8001f46:	e071      	b.n	800202c <HAL_ADC_ConfigChannel+0x1bc>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d000      	beq.n	8001f54 <HAL_ADC_ConfigChannel+0xe4>
 8001f52:	e069      	b.n	8002028 <HAL_ADC_ConfigChannel+0x1b8>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2240      	movs	r2, #64	@ 0x40
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d000      	beq.n	8001f60 <HAL_ADC_ConfigChannel+0xf0>
 8001f5e:	e061      	b.n	8002024 <HAL_ADC_ConfigChannel+0x1b4>
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2280      	movs	r2, #128	@ 0x80
 8001f66:	4013      	ands	r3, r2
 8001f68:	d000      	beq.n	8001f6c <HAL_ADC_ConfigChannel+0xfc>
 8001f6a:	e059      	b.n	8002020 <HAL_ADC_ConfigChannel+0x1b0>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	2380      	movs	r3, #128	@ 0x80
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	4013      	ands	r3, r2
 8001f76:	d151      	bne.n	800201c <HAL_ADC_ConfigChannel+0x1ac>
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	2380      	movs	r3, #128	@ 0x80
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4013      	ands	r3, r2
 8001f82:	d149      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x1a8>
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	2380      	movs	r3, #128	@ 0x80
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d141      	bne.n	8002014 <HAL_ADC_ConfigChannel+0x1a4>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	2380      	movs	r3, #128	@ 0x80
 8001f96:	011b      	lsls	r3, r3, #4
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d139      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x1a0>
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	2380      	movs	r3, #128	@ 0x80
 8001fa2:	015b      	lsls	r3, r3, #5
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d131      	bne.n	800200c <HAL_ADC_ConfigChannel+0x19c>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	2380      	movs	r3, #128	@ 0x80
 8001fae:	019b      	lsls	r3, r3, #6
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d129      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x198>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	2380      	movs	r3, #128	@ 0x80
 8001fba:	01db      	lsls	r3, r3, #7
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d121      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x194>
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	021b      	lsls	r3, r3, #8
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d119      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x190>
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	2380      	movs	r3, #128	@ 0x80
 8001fd2:	025b      	lsls	r3, r3, #9
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d111      	bne.n	8001ffc <HAL_ADC_ConfigChannel+0x18c>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	2380      	movs	r3, #128	@ 0x80
 8001fde:	029b      	lsls	r3, r3, #10
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d109      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x188>
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2380      	movs	r3, #128	@ 0x80
 8001fea:	02db      	lsls	r3, r3, #11
 8001fec:	4013      	ands	r3, r2
 8001fee:	d001      	beq.n	8001ff4 <HAL_ADC_ConfigChannel+0x184>
 8001ff0:	2312      	movs	r3, #18
 8001ff2:	e024      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e022      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8001ff8:	2311      	movs	r3, #17
 8001ffa:	e020      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8001ffc:	2310      	movs	r3, #16
 8001ffe:	e01e      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002000:	230f      	movs	r3, #15
 8002002:	e01c      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002004:	230e      	movs	r3, #14
 8002006:	e01a      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002008:	230d      	movs	r3, #13
 800200a:	e018      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 800200c:	230c      	movs	r3, #12
 800200e:	e016      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002010:	230b      	movs	r3, #11
 8002012:	e014      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002014:	230a      	movs	r3, #10
 8002016:	e012      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002018:	2309      	movs	r3, #9
 800201a:	e010      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 800201c:	2308      	movs	r3, #8
 800201e:	e00e      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002020:	2307      	movs	r3, #7
 8002022:	e00c      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002024:	2306      	movs	r3, #6
 8002026:	e00a      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002028:	2305      	movs	r3, #5
 800202a:	e008      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 800202c:	2304      	movs	r3, #4
 800202e:	e006      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002030:	2303      	movs	r3, #3
 8002032:	e004      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002034:	2302      	movs	r3, #2
 8002036:	e002      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 8002038:	2301      	movs	r3, #1
 800203a:	e000      	b.n	800203e <HAL_ADC_ConfigChannel+0x1ce>
 800203c:	2300      	movs	r3, #0
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	6852      	ldr	r2, [r2, #4]
 8002042:	201f      	movs	r0, #31
 8002044:	4002      	ands	r2, r0
 8002046:	4093      	lsls	r3, r2
 8002048:	000a      	movs	r2, r1
 800204a:	431a      	orrs	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	089b      	lsrs	r3, r3, #2
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	429a      	cmp	r2, r3
 800205e:	d808      	bhi.n	8002072 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6818      	ldr	r0, [r3, #0]
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	6859      	ldr	r1, [r3, #4]
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	001a      	movs	r2, r3
 800206e:	f7ff f9bf 	bl	80013f0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6818      	ldr	r0, [r3, #0]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	6819      	ldr	r1, [r3, #0]
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	001a      	movs	r2, r3
 8002080:	f7ff fa06 	bl	8001490 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	db00      	blt.n	800208e <HAL_ADC_ConfigChannel+0x21e>
 800208c:	e0bc      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800208e:	4b50      	ldr	r3, [pc, #320]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 8002090:	0018      	movs	r0, r3
 8002092:	f7ff f95b 	bl	800134c <LL_ADC_GetCommonPathInternalCh>
 8002096:	0003      	movs	r3, r0
 8002098:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a4d      	ldr	r2, [pc, #308]	@ (80021d4 <HAL_ADC_ConfigChannel+0x364>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d122      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	2380      	movs	r3, #128	@ 0x80
 80020a8:	041b      	lsls	r3, r3, #16
 80020aa:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80020ac:	d11d      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	2280      	movs	r2, #128	@ 0x80
 80020b2:	0412      	lsls	r2, r2, #16
 80020b4:	4313      	orrs	r3, r2
 80020b6:	4a46      	ldr	r2, [pc, #280]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 80020b8:	0019      	movs	r1, r3
 80020ba:	0010      	movs	r0, r2
 80020bc:	f7ff f932 	bl	8001324 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020c0:	4b45      	ldr	r3, [pc, #276]	@ (80021d8 <HAL_ADC_ConfigChannel+0x368>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4945      	ldr	r1, [pc, #276]	@ (80021dc <HAL_ADC_ConfigChannel+0x36c>)
 80020c6:	0018      	movs	r0, r3
 80020c8:	f7fe f81a 	bl	8000100 <__udivsi3>
 80020cc:	0003      	movs	r3, r0
 80020ce:	1c5a      	adds	r2, r3, #1
 80020d0:	0013      	movs	r3, r2
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	189b      	adds	r3, r3, r2
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80020da:	e002      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	3b01      	subs	r3, #1
 80020e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1f9      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80020e8:	e08e      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a3c      	ldr	r2, [pc, #240]	@ (80021e0 <HAL_ADC_ConfigChannel+0x370>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d10e      	bne.n	8002112 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	2380      	movs	r3, #128	@ 0x80
 80020f8:	045b      	lsls	r3, r3, #17
 80020fa:	4013      	ands	r3, r2
 80020fc:	d109      	bne.n	8002112 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	2280      	movs	r2, #128	@ 0x80
 8002102:	0452      	lsls	r2, r2, #17
 8002104:	4313      	orrs	r3, r2
 8002106:	4a32      	ldr	r2, [pc, #200]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 8002108:	0019      	movs	r1, r3
 800210a:	0010      	movs	r0, r2
 800210c:	f7ff f90a 	bl	8001324 <LL_ADC_SetCommonPathInternalCh>
 8002110:	e07a      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a33      	ldr	r2, [pc, #204]	@ (80021e4 <HAL_ADC_ConfigChannel+0x374>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d000      	beq.n	800211e <HAL_ADC_ConfigChannel+0x2ae>
 800211c:	e074      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	2380      	movs	r3, #128	@ 0x80
 8002122:	03db      	lsls	r3, r3, #15
 8002124:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002126:	d000      	beq.n	800212a <HAL_ADC_ConfigChannel+0x2ba>
 8002128:	e06e      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	2280      	movs	r2, #128	@ 0x80
 800212e:	03d2      	lsls	r2, r2, #15
 8002130:	4313      	orrs	r3, r2
 8002132:	4a27      	ldr	r2, [pc, #156]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 8002134:	0019      	movs	r1, r3
 8002136:	0010      	movs	r0, r2
 8002138:	f7ff f8f4 	bl	8001324 <LL_ADC_SetCommonPathInternalCh>
 800213c:	e064      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691a      	ldr	r2, [r3, #16]
 8002142:	2380      	movs	r3, #128	@ 0x80
 8002144:	061b      	lsls	r3, r3, #24
 8002146:	429a      	cmp	r2, r3
 8002148:	d004      	beq.n	8002154 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800214e:	4a1f      	ldr	r2, [pc, #124]	@ (80021cc <HAL_ADC_ConfigChannel+0x35c>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d107      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	0019      	movs	r1, r3
 800215e:	0010      	movs	r0, r2
 8002160:	f7ff f977 	bl	8001452 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	da4d      	bge.n	8002208 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800216c:	4b18      	ldr	r3, [pc, #96]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 800216e:	0018      	movs	r0, r3
 8002170:	f7ff f8ec 	bl	800134c <LL_ADC_GetCommonPathInternalCh>
 8002174:	0003      	movs	r3, r0
 8002176:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a15      	ldr	r2, [pc, #84]	@ (80021d4 <HAL_ADC_ConfigChannel+0x364>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d108      	bne.n	8002194 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4a18      	ldr	r2, [pc, #96]	@ (80021e8 <HAL_ADC_ConfigChannel+0x378>)
 8002186:	4013      	ands	r3, r2
 8002188:	4a11      	ldr	r2, [pc, #68]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 800218a:	0019      	movs	r1, r3
 800218c:	0010      	movs	r0, r2
 800218e:	f7ff f8c9 	bl	8001324 <LL_ADC_SetCommonPathInternalCh>
 8002192:	e039      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a11      	ldr	r2, [pc, #68]	@ (80021e0 <HAL_ADC_ConfigChannel+0x370>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d108      	bne.n	80021b0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	4a12      	ldr	r2, [pc, #72]	@ (80021ec <HAL_ADC_ConfigChannel+0x37c>)
 80021a2:	4013      	ands	r3, r2
 80021a4:	4a0a      	ldr	r2, [pc, #40]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 80021a6:	0019      	movs	r1, r3
 80021a8:	0010      	movs	r0, r2
 80021aa:	f7ff f8bb 	bl	8001324 <LL_ADC_SetCommonPathInternalCh>
 80021ae:	e02b      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a0b      	ldr	r2, [pc, #44]	@ (80021e4 <HAL_ADC_ConfigChannel+0x374>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d126      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	4a0c      	ldr	r2, [pc, #48]	@ (80021f0 <HAL_ADC_ConfigChannel+0x380>)
 80021be:	4013      	ands	r3, r2
 80021c0:	4a03      	ldr	r2, [pc, #12]	@ (80021d0 <HAL_ADC_ConfigChannel+0x360>)
 80021c2:	0019      	movs	r1, r3
 80021c4:	0010      	movs	r0, r2
 80021c6:	f7ff f8ad 	bl	8001324 <LL_ADC_SetCommonPathInternalCh>
 80021ca:	e01d      	b.n	8002208 <HAL_ADC_ConfigChannel+0x398>
 80021cc:	80000004 	.word	0x80000004
 80021d0:	40012708 	.word	0x40012708
 80021d4:	b0001000 	.word	0xb0001000
 80021d8:	20000004 	.word	0x20000004
 80021dc:	00030d40 	.word	0x00030d40
 80021e0:	b8004000 	.word	0xb8004000
 80021e4:	b4002000 	.word	0xb4002000
 80021e8:	ff7fffff 	.word	0xff7fffff
 80021ec:	feffffff 	.word	0xfeffffff
 80021f0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f8:	2220      	movs	r2, #32
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002200:	2317      	movs	r3, #23
 8002202:	18fb      	adds	r3, r7, r3
 8002204:	2201      	movs	r2, #1
 8002206:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2254      	movs	r2, #84	@ 0x54
 800220c:	2100      	movs	r1, #0
 800220e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002210:	2317      	movs	r3, #23
 8002212:	18fb      	adds	r3, r7, r3
 8002214:	781b      	ldrb	r3, [r3, #0]
}
 8002216:	0018      	movs	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	b006      	add	sp, #24
 800221c:	bd80      	pop	{r7, pc}
 800221e:	46c0      	nop			@ (mov r8, r8)

08002220 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 8002220:	b590      	push	{r4, r7, lr}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800222a:	2317      	movs	r3, #23
 800222c:	18fb      	adds	r3, r7, r3
 800222e:	2200      	movs	r2, #0
 8002230:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2254      	movs	r2, #84	@ 0x54
 800223a:	5c9b      	ldrb	r3, [r3, r2]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d101      	bne.n	8002244 <HAL_ADC_AnalogWDGConfig+0x24>
 8002240:	2302      	movs	r3, #2
 8002242:	e289      	b.n	8002758 <HAL_ADC_AnalogWDGConfig+0x538>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2254      	movs	r2, #84	@ 0x54
 8002248:	2101      	movs	r1, #1
 800224a:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	0018      	movs	r0, r3
 8002252:	f7ff fa0f 	bl	8001674 <LL_ADC_REG_IsConversionOngoing>
 8002256:	1e03      	subs	r3, r0, #0
 8002258:	d000      	beq.n	800225c <HAL_ADC_AnalogWDGConfig+0x3c>
 800225a:	e24a      	b.n	80026f2 <HAL_ADC_AnalogWDGConfig+0x4d2>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4aa3      	ldr	r2, [pc, #652]	@ (80024f0 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d162      	bne.n	800232c <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	0018      	movs	r0, r3
 800226c:	f7ff f9ce 	bl	800160c <LL_ADC_IsEnabled>
 8002270:	1e03      	subs	r3, r0, #0
 8002272:	d009      	beq.n	8002288 <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 8002274:	2301      	movs	r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
        tmp_hal_status = ADC_Disable(hadc);
 8002278:	2317      	movs	r3, #23
 800227a:	18fc      	adds	r4, r7, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	0018      	movs	r0, r3
 8002280:	f000 fafe 	bl	8002880 <ADC_Disable>
 8002284:	0003      	movs	r3, r0
 8002286:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2280      	movs	r2, #128	@ 0x80
 800228e:	0412      	lsls	r2, r2, #16
 8002290:	4293      	cmp	r3, r2
 8002292:	d011      	beq.n	80022b8 <HAL_ADC_AnalogWDGConfig+0x98>
 8002294:	22c0      	movs	r2, #192	@ 0xc0
 8002296:	0412      	lsls	r2, r2, #16
 8002298:	4293      	cmp	r3, r2
 800229a:	d115      	bne.n	80022c8 <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	4a93      	ldr	r2, [pc, #588]	@ (80024f4 <HAL_ADC_AnalogWDGConfig+0x2d4>)
 80022a6:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80022a8:	22c0      	movs	r2, #192	@ 0xc0
 80022aa:	0412      	lsls	r2, r2, #16
 80022ac:	4313      	orrs	r3, r2
 80022ae:	4990      	ldr	r1, [pc, #576]	@ (80024f0 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80022b0:	001a      	movs	r2, r3
 80022b2:	f7ff f909 	bl	80014c8 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 80022b6:	e00f      	b.n	80022d8 <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a8e      	ldr	r2, [pc, #568]	@ (80024f8 <HAL_ADC_AnalogWDGConfig+0x2d8>)
 80022be:	498c      	ldr	r1, [pc, #560]	@ (80024f0 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80022c0:	0018      	movs	r0, r3
 80022c2:	f7ff f901 	bl	80014c8 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80022c6:	e007      	b.n	80022d8 <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4988      	ldr	r1, [pc, #544]	@ (80024f0 <HAL_ADC_AnalogWDGConfig+0x2d0>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	0018      	movs	r0, r3
 80022d2:	f7ff f8f9 	bl	80014c8 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80022d6:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d10b      	bne.n	80022f6 <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 80022de:	2217      	movs	r2, #23
 80022e0:	18bb      	adds	r3, r7, r2
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d106      	bne.n	80022f6 <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 80022e8:	18bc      	adds	r4, r7, r2
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	0018      	movs	r0, r3
 80022ee:	f000 fa41 	bl	8002774 <ADC_Enable>
 80022f2:	0003      	movs	r3, r0
 80022f4:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fa:	4a80      	ldr	r2, [pc, #512]	@ (80024fc <HAL_ADC_AnalogWDGConfig+0x2dc>)
 80022fc:	401a      	ands	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	0018      	movs	r0, r3
 8002308:	f7ff f9c5 	bl	8001696 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	7b1b      	ldrb	r3, [r3, #12]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d105      	bne.n	8002320 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	0018      	movs	r0, r3
 800231a:	f7ff f9df 	bl	80016dc <LL_ADC_EnableIT_AWD1>
 800231e:	e1e8      	b.n	80026f2 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	0018      	movs	r0, r3
 8002326:	f7ff fa05 	bl	8001734 <LL_ADC_DisableIT_AWD1>
 800232a:	e1e2      	b.n	80026f2 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2280      	movs	r2, #128	@ 0x80
 8002332:	0412      	lsls	r2, r2, #16
 8002334:	4293      	cmp	r3, r2
 8002336:	d100      	bne.n	800233a <HAL_ADC_AnalogWDGConfig+0x11a>
 8002338:	e18f      	b.n	800265a <HAL_ADC_AnalogWDGConfig+0x43a>
 800233a:	22c0      	movs	r2, #192	@ 0xc0
 800233c:	0412      	lsls	r2, r2, #16
 800233e:	4293      	cmp	r3, r2
 8002340:	d000      	beq.n	8002344 <HAL_ADC_AnalogWDGConfig+0x124>
 8002342:	e193      	b.n	800266c <HAL_ADC_AnalogWDGConfig+0x44c>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a6d      	ldr	r2, [pc, #436]	@ (8002500 <HAL_ADC_AnalogWDGConfig+0x2e0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d000      	beq.n	8002350 <HAL_ADC_AnalogWDGConfig+0x130>
 800234e:	e0bc      	b.n	80024ca <HAL_ADC_AnalogWDGConfig+0x2aa>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	22a0      	movs	r2, #160	@ 0xa0
 8002356:	5899      	ldr	r1, [r3, r2]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	035b      	lsls	r3, r3, #13
 800235e:	0b5b      	lsrs	r3, r3, #13
 8002360:	d108      	bne.n	8002374 <HAL_ADC_AnalogWDGConfig+0x154>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	0e9b      	lsrs	r3, r3, #26
 8002368:	221f      	movs	r2, #31
 800236a:	4013      	ands	r3, r2
 800236c:	2201      	movs	r2, #1
 800236e:	409a      	lsls	r2, r3
 8002370:	0013      	movs	r3, r2
 8002372:	e0a4      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	2201      	movs	r2, #1
 800237a:	4013      	ands	r3, r2
 800237c:	d000      	beq.n	8002380 <HAL_ADC_AnalogWDGConfig+0x160>
 800237e:	e09d      	b.n	80024bc <HAL_ADC_AnalogWDGConfig+0x29c>
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2202      	movs	r2, #2
 8002386:	4013      	ands	r3, r2
 8002388:	d000      	beq.n	800238c <HAL_ADC_AnalogWDGConfig+0x16c>
 800238a:	e095      	b.n	80024b8 <HAL_ADC_AnalogWDGConfig+0x298>
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2204      	movs	r2, #4
 8002392:	4013      	ands	r3, r2
 8002394:	d000      	beq.n	8002398 <HAL_ADC_AnalogWDGConfig+0x178>
 8002396:	e08d      	b.n	80024b4 <HAL_ADC_AnalogWDGConfig+0x294>
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	2208      	movs	r2, #8
 800239e:	4013      	ands	r3, r2
 80023a0:	d000      	beq.n	80023a4 <HAL_ADC_AnalogWDGConfig+0x184>
 80023a2:	e085      	b.n	80024b0 <HAL_ADC_AnalogWDGConfig+0x290>
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2210      	movs	r2, #16
 80023aa:	4013      	ands	r3, r2
 80023ac:	d000      	beq.n	80023b0 <HAL_ADC_AnalogWDGConfig+0x190>
 80023ae:	e07d      	b.n	80024ac <HAL_ADC_AnalogWDGConfig+0x28c>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	2220      	movs	r2, #32
 80023b6:	4013      	ands	r3, r2
 80023b8:	d000      	beq.n	80023bc <HAL_ADC_AnalogWDGConfig+0x19c>
 80023ba:	e075      	b.n	80024a8 <HAL_ADC_AnalogWDGConfig+0x288>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2240      	movs	r2, #64	@ 0x40
 80023c2:	4013      	ands	r3, r2
 80023c4:	d000      	beq.n	80023c8 <HAL_ADC_AnalogWDGConfig+0x1a8>
 80023c6:	e06d      	b.n	80024a4 <HAL_ADC_AnalogWDGConfig+0x284>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	2280      	movs	r2, #128	@ 0x80
 80023ce:	4013      	ands	r3, r2
 80023d0:	d000      	beq.n	80023d4 <HAL_ADC_AnalogWDGConfig+0x1b4>
 80023d2:	e065      	b.n	80024a0 <HAL_ADC_AnalogWDGConfig+0x280>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4013      	ands	r3, r2
 80023de:	d000      	beq.n	80023e2 <HAL_ADC_AnalogWDGConfig+0x1c2>
 80023e0:	e05b      	b.n	800249a <HAL_ADC_AnalogWDGConfig+0x27a>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	2380      	movs	r3, #128	@ 0x80
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4013      	ands	r3, r2
 80023ec:	d152      	bne.n	8002494 <HAL_ADC_AnalogWDGConfig+0x274>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	689a      	ldr	r2, [r3, #8]
 80023f2:	2380      	movs	r3, #128	@ 0x80
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4013      	ands	r3, r2
 80023f8:	d149      	bne.n	800248e <HAL_ADC_AnalogWDGConfig+0x26e>
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	4013      	ands	r3, r2
 8002404:	d140      	bne.n	8002488 <HAL_ADC_AnalogWDGConfig+0x268>
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	2380      	movs	r3, #128	@ 0x80
 800240c:	015b      	lsls	r3, r3, #5
 800240e:	4013      	ands	r3, r2
 8002410:	d137      	bne.n	8002482 <HAL_ADC_AnalogWDGConfig+0x262>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	2380      	movs	r3, #128	@ 0x80
 8002418:	019b      	lsls	r3, r3, #6
 800241a:	4013      	ands	r3, r2
 800241c:	d12e      	bne.n	800247c <HAL_ADC_AnalogWDGConfig+0x25c>
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	2380      	movs	r3, #128	@ 0x80
 8002424:	01db      	lsls	r3, r3, #7
 8002426:	4013      	ands	r3, r2
 8002428:	d125      	bne.n	8002476 <HAL_ADC_AnalogWDGConfig+0x256>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	2380      	movs	r3, #128	@ 0x80
 8002430:	021b      	lsls	r3, r3, #8
 8002432:	4013      	ands	r3, r2
 8002434:	d11c      	bne.n	8002470 <HAL_ADC_AnalogWDGConfig+0x250>
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	2380      	movs	r3, #128	@ 0x80
 800243c:	025b      	lsls	r3, r3, #9
 800243e:	4013      	ands	r3, r2
 8002440:	d113      	bne.n	800246a <HAL_ADC_AnalogWDGConfig+0x24a>
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	2380      	movs	r3, #128	@ 0x80
 8002448:	029b      	lsls	r3, r3, #10
 800244a:	4013      	ands	r3, r2
 800244c:	d10a      	bne.n	8002464 <HAL_ADC_AnalogWDGConfig+0x244>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	2380      	movs	r3, #128	@ 0x80
 8002454:	02db      	lsls	r3, r3, #11
 8002456:	4013      	ands	r3, r2
 8002458:	d002      	beq.n	8002460 <HAL_ADC_AnalogWDGConfig+0x240>
 800245a:	2380      	movs	r3, #128	@ 0x80
 800245c:	02db      	lsls	r3, r3, #11
 800245e:	e02e      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002460:	2301      	movs	r3, #1
 8002462:	e02c      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002464:	2380      	movs	r3, #128	@ 0x80
 8002466:	029b      	lsls	r3, r3, #10
 8002468:	e029      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 800246a:	2380      	movs	r3, #128	@ 0x80
 800246c:	025b      	lsls	r3, r3, #9
 800246e:	e026      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002470:	2380      	movs	r3, #128	@ 0x80
 8002472:	021b      	lsls	r3, r3, #8
 8002474:	e023      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002476:	2380      	movs	r3, #128	@ 0x80
 8002478:	01db      	lsls	r3, r3, #7
 800247a:	e020      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 800247c:	2380      	movs	r3, #128	@ 0x80
 800247e:	019b      	lsls	r3, r3, #6
 8002480:	e01d      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002482:	2380      	movs	r3, #128	@ 0x80
 8002484:	015b      	lsls	r3, r3, #5
 8002486:	e01a      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002488:	2380      	movs	r3, #128	@ 0x80
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	e017      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 800248e:	2380      	movs	r3, #128	@ 0x80
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	e014      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 8002494:	2380      	movs	r3, #128	@ 0x80
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	e011      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 800249a:	2380      	movs	r3, #128	@ 0x80
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	e00e      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024a0:	2380      	movs	r3, #128	@ 0x80
 80024a2:	e00c      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024a4:	2340      	movs	r3, #64	@ 0x40
 80024a6:	e00a      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024a8:	2320      	movs	r3, #32
 80024aa:	e008      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024ac:	2310      	movs	r3, #16
 80024ae:	e006      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024b0:	2308      	movs	r3, #8
 80024b2:	e004      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024b4:	2304      	movs	r3, #4
 80024b6:	e002      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e000      	b.n	80024be <HAL_ADC_AnalogWDGConfig+0x29e>
 80024bc:	2301      	movs	r3, #1
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6812      	ldr	r2, [r2, #0]
 80024c2:	430b      	orrs	r3, r1
 80024c4:	21a0      	movs	r1, #160	@ 0xa0
 80024c6:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 80024c8:	e0d9      	b.n	800267e <HAL_ADC_AnalogWDGConfig+0x45e>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	22a4      	movs	r2, #164	@ 0xa4
 80024d0:	5899      	ldr	r1, [r3, r2]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	035b      	lsls	r3, r3, #13
 80024d8:	0b5b      	lsrs	r3, r3, #13
 80024da:	d113      	bne.n	8002504 <HAL_ADC_AnalogWDGConfig+0x2e4>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	0e9b      	lsrs	r3, r3, #26
 80024e2:	221f      	movs	r2, #31
 80024e4:	4013      	ands	r3, r2
 80024e6:	2201      	movs	r2, #1
 80024e8:	409a      	lsls	r2, r3
 80024ea:	0013      	movs	r3, r2
 80024ec:	e0af      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 80024ee:	46c0      	nop			@ (mov r8, r8)
 80024f0:	7cc00000 	.word	0x7cc00000
 80024f4:	fc07ffff 	.word	0xfc07ffff
 80024f8:	0087ffff 	.word	0x0087ffff
 80024fc:	fffeffff 	.word	0xfffeffff
 8002500:	0017ffff 	.word	0x0017ffff
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	2201      	movs	r2, #1
 800250a:	4013      	ands	r3, r2
 800250c:	d000      	beq.n	8002510 <HAL_ADC_AnalogWDGConfig+0x2f0>
 800250e:	e09d      	b.n	800264c <HAL_ADC_AnalogWDGConfig+0x42c>
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	2202      	movs	r2, #2
 8002516:	4013      	ands	r3, r2
 8002518:	d000      	beq.n	800251c <HAL_ADC_AnalogWDGConfig+0x2fc>
 800251a:	e095      	b.n	8002648 <HAL_ADC_AnalogWDGConfig+0x428>
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	2204      	movs	r2, #4
 8002522:	4013      	ands	r3, r2
 8002524:	d000      	beq.n	8002528 <HAL_ADC_AnalogWDGConfig+0x308>
 8002526:	e08d      	b.n	8002644 <HAL_ADC_AnalogWDGConfig+0x424>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2208      	movs	r2, #8
 800252e:	4013      	ands	r3, r2
 8002530:	d000      	beq.n	8002534 <HAL_ADC_AnalogWDGConfig+0x314>
 8002532:	e085      	b.n	8002640 <HAL_ADC_AnalogWDGConfig+0x420>
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	2210      	movs	r2, #16
 800253a:	4013      	ands	r3, r2
 800253c:	d000      	beq.n	8002540 <HAL_ADC_AnalogWDGConfig+0x320>
 800253e:	e07d      	b.n	800263c <HAL_ADC_AnalogWDGConfig+0x41c>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	2220      	movs	r2, #32
 8002546:	4013      	ands	r3, r2
 8002548:	d000      	beq.n	800254c <HAL_ADC_AnalogWDGConfig+0x32c>
 800254a:	e075      	b.n	8002638 <HAL_ADC_AnalogWDGConfig+0x418>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	2240      	movs	r2, #64	@ 0x40
 8002552:	4013      	ands	r3, r2
 8002554:	d000      	beq.n	8002558 <HAL_ADC_AnalogWDGConfig+0x338>
 8002556:	e06d      	b.n	8002634 <HAL_ADC_AnalogWDGConfig+0x414>
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	2280      	movs	r2, #128	@ 0x80
 800255e:	4013      	ands	r3, r2
 8002560:	d000      	beq.n	8002564 <HAL_ADC_AnalogWDGConfig+0x344>
 8002562:	e065      	b.n	8002630 <HAL_ADC_AnalogWDGConfig+0x410>
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	2380      	movs	r3, #128	@ 0x80
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	4013      	ands	r3, r2
 800256e:	d000      	beq.n	8002572 <HAL_ADC_AnalogWDGConfig+0x352>
 8002570:	e05b      	b.n	800262a <HAL_ADC_AnalogWDGConfig+0x40a>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	2380      	movs	r3, #128	@ 0x80
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	4013      	ands	r3, r2
 800257c:	d152      	bne.n	8002624 <HAL_ADC_AnalogWDGConfig+0x404>
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	689a      	ldr	r2, [r3, #8]
 8002582:	2380      	movs	r3, #128	@ 0x80
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	4013      	ands	r3, r2
 8002588:	d149      	bne.n	800261e <HAL_ADC_AnalogWDGConfig+0x3fe>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	2380      	movs	r3, #128	@ 0x80
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	4013      	ands	r3, r2
 8002594:	d140      	bne.n	8002618 <HAL_ADC_AnalogWDGConfig+0x3f8>
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	2380      	movs	r3, #128	@ 0x80
 800259c:	015b      	lsls	r3, r3, #5
 800259e:	4013      	ands	r3, r2
 80025a0:	d137      	bne.n	8002612 <HAL_ADC_AnalogWDGConfig+0x3f2>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	2380      	movs	r3, #128	@ 0x80
 80025a8:	019b      	lsls	r3, r3, #6
 80025aa:	4013      	ands	r3, r2
 80025ac:	d12e      	bne.n	800260c <HAL_ADC_AnalogWDGConfig+0x3ec>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	2380      	movs	r3, #128	@ 0x80
 80025b4:	01db      	lsls	r3, r3, #7
 80025b6:	4013      	ands	r3, r2
 80025b8:	d125      	bne.n	8002606 <HAL_ADC_AnalogWDGConfig+0x3e6>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	2380      	movs	r3, #128	@ 0x80
 80025c0:	021b      	lsls	r3, r3, #8
 80025c2:	4013      	ands	r3, r2
 80025c4:	d11c      	bne.n	8002600 <HAL_ADC_AnalogWDGConfig+0x3e0>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	2380      	movs	r3, #128	@ 0x80
 80025cc:	025b      	lsls	r3, r3, #9
 80025ce:	4013      	ands	r3, r2
 80025d0:	d113      	bne.n	80025fa <HAL_ADC_AnalogWDGConfig+0x3da>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	029b      	lsls	r3, r3, #10
 80025da:	4013      	ands	r3, r2
 80025dc:	d10a      	bne.n	80025f4 <HAL_ADC_AnalogWDGConfig+0x3d4>
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	2380      	movs	r3, #128	@ 0x80
 80025e4:	02db      	lsls	r3, r3, #11
 80025e6:	4013      	ands	r3, r2
 80025e8:	d002      	beq.n	80025f0 <HAL_ADC_AnalogWDGConfig+0x3d0>
 80025ea:	2380      	movs	r3, #128	@ 0x80
 80025ec:	02db      	lsls	r3, r3, #11
 80025ee:	e02e      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 80025f0:	2301      	movs	r3, #1
 80025f2:	e02c      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 80025f4:	2380      	movs	r3, #128	@ 0x80
 80025f6:	029b      	lsls	r3, r3, #10
 80025f8:	e029      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 80025fa:	2380      	movs	r3, #128	@ 0x80
 80025fc:	025b      	lsls	r3, r3, #9
 80025fe:	e026      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002600:	2380      	movs	r3, #128	@ 0x80
 8002602:	021b      	lsls	r3, r3, #8
 8002604:	e023      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002606:	2380      	movs	r3, #128	@ 0x80
 8002608:	01db      	lsls	r3, r3, #7
 800260a:	e020      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 800260c:	2380      	movs	r3, #128	@ 0x80
 800260e:	019b      	lsls	r3, r3, #6
 8002610:	e01d      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002612:	2380      	movs	r3, #128	@ 0x80
 8002614:	015b      	lsls	r3, r3, #5
 8002616:	e01a      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002618:	2380      	movs	r3, #128	@ 0x80
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	e017      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 800261e:	2380      	movs	r3, #128	@ 0x80
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	e014      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002624:	2380      	movs	r3, #128	@ 0x80
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	e011      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 800262a:	2380      	movs	r3, #128	@ 0x80
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	e00e      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002630:	2380      	movs	r3, #128	@ 0x80
 8002632:	e00c      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002634:	2340      	movs	r3, #64	@ 0x40
 8002636:	e00a      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002638:	2320      	movs	r3, #32
 800263a:	e008      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 800263c:	2310      	movs	r3, #16
 800263e:	e006      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002640:	2308      	movs	r3, #8
 8002642:	e004      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002644:	2304      	movs	r3, #4
 8002646:	e002      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 8002648:	2302      	movs	r3, #2
 800264a:	e000      	b.n	800264e <HAL_ADC_AnalogWDGConfig+0x42e>
 800264c:	2301      	movs	r3, #1
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	430b      	orrs	r3, r1
 8002654:	21a4      	movs	r1, #164	@ 0xa4
 8002656:	5053      	str	r3, [r2, r1]
          break;
 8002658:	e011      	b.n	800267e <HAL_ADC_AnalogWDGConfig+0x45e>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 8002662:	4a3f      	ldr	r2, [pc, #252]	@ (8002760 <HAL_ADC_AnalogWDGConfig+0x540>)
 8002664:	0019      	movs	r1, r3
 8002666:	f7fe ff2f 	bl	80014c8 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 800266a:	e008      	b.n	800267e <HAL_ADC_AnalogWDGConfig+0x45e>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6818      	ldr	r0, [r3, #0]
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2200      	movs	r2, #0
 8002676:	0019      	movs	r1, r3
 8002678:	f7fe ff26 	bl	80014c8 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800267c:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a38      	ldr	r2, [pc, #224]	@ (8002764 <HAL_ADC_AnalogWDGConfig+0x544>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d11a      	bne.n	80026be <HAL_ADC_AnalogWDGConfig+0x49e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800268c:	4a36      	ldr	r2, [pc, #216]	@ (8002768 <HAL_ADC_AnalogWDGConfig+0x548>)
 800268e:	401a      	ands	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	0018      	movs	r0, r3
 800269a:	f7ff f807 	bl	80016ac <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	7b1b      	ldrb	r3, [r3, #12]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d105      	bne.n	80026b2 <HAL_ADC_AnalogWDGConfig+0x492>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	0018      	movs	r0, r3
 80026ac:	f7ff f824 	bl	80016f8 <LL_ADC_EnableIT_AWD2>
 80026b0:	e01f      	b.n	80026f2 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	0018      	movs	r0, r3
 80026b8:	f7ff f84c 	bl	8001754 <LL_ADC_DisableIT_AWD2>
 80026bc:	e019      	b.n	80026f2 <HAL_ADC_AnalogWDGConfig+0x4d2>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c2:	4a2a      	ldr	r2, [pc, #168]	@ (800276c <HAL_ADC_AnalogWDGConfig+0x54c>)
 80026c4:	401a      	ands	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	0018      	movs	r0, r3
 80026d0:	f7fe fff8 	bl	80016c4 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	7b1b      	ldrb	r3, [r3, #12]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d105      	bne.n	80026e8 <HAL_ADC_AnalogWDGConfig+0x4c8>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	0018      	movs	r0, r3
 80026e2:	f7ff f818 	bl	8001716 <LL_ADC_EnableIT_AWD3>
 80026e6:	e004      	b.n	80026f2 <HAL_ADC_AnalogWDGConfig+0x4d2>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	0018      	movs	r0, r3
 80026ee:	f7ff f841 	bl	8001774 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002770 <HAL_ADC_AnalogWDGConfig+0x550>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d118      	bne.n	800272e <HAL_ADC_AnalogWDGConfig+0x50e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	691a      	ldr	r2, [r3, #16]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	08db      	lsrs	r3, r3, #3
 8002708:	2103      	movs	r1, #3
 800270a:	400b      	ands	r3, r1
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	409a      	lsls	r2, r3
 8002710:	0013      	movs	r3, r2
 8002712:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	695a      	ldr	r2, [r3, #20]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	08db      	lsrs	r3, r3, #3
 8002720:	2103      	movs	r1, #3
 8002722:	400b      	ands	r3, r1
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	409a      	lsls	r2, r3
 8002728:	0013      	movs	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	e005      	b.n	800273a <HAL_ADC_AnalogWDGConfig+0x51a>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	613b      	str	r3, [r7, #16]
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	60fb      	str	r3, [r7, #12]
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6818      	ldr	r0, [r3, #0]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	6819      	ldr	r1, [r3, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	f7fe feed 	bl	8001524 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2254      	movs	r2, #84	@ 0x54
 800274e:	2100      	movs	r1, #0
 8002750:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002752:	2317      	movs	r3, #23
 8002754:	18fb      	adds	r3, r7, r3
 8002756:	781b      	ldrb	r3, [r3, #0]
}
 8002758:	0018      	movs	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	b007      	add	sp, #28
 800275e:	bd90      	pop	{r4, r7, pc}
 8002760:	0087ffff 	.word	0x0087ffff
 8002764:	0017ffff 	.word	0x0017ffff
 8002768:	fffdffff 	.word	0xfffdffff
 800276c:	fffbffff 	.word	0xfffbffff
 8002770:	7cc00000 	.word	0x7cc00000

08002774 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800277c:	2300      	movs	r3, #0
 800277e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	0018      	movs	r0, r3
 8002786:	f7fe ff41 	bl	800160c <LL_ADC_IsEnabled>
 800278a:	1e03      	subs	r3, r0, #0
 800278c:	d000      	beq.n	8002790 <ADC_Enable+0x1c>
 800278e:	e069      	b.n	8002864 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	4a36      	ldr	r2, [pc, #216]	@ (8002870 <ADC_Enable+0xfc>)
 8002798:	4013      	ands	r3, r2
 800279a:	d00d      	beq.n	80027b8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a0:	2210      	movs	r2, #16
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ac:	2201      	movs	r2, #1
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e056      	b.n	8002866 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	0018      	movs	r0, r3
 80027be:	f7fe ff01 	bl	80015c4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80027c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002874 <ADC_Enable+0x100>)
 80027c4:	0018      	movs	r0, r3
 80027c6:	f7fe fdc1 	bl	800134c <LL_ADC_GetCommonPathInternalCh>
 80027ca:	0002      	movs	r2, r0
 80027cc:	2380      	movs	r3, #128	@ 0x80
 80027ce:	041b      	lsls	r3, r3, #16
 80027d0:	4013      	ands	r3, r2
 80027d2:	d00f      	beq.n	80027f4 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027d4:	4b28      	ldr	r3, [pc, #160]	@ (8002878 <ADC_Enable+0x104>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4928      	ldr	r1, [pc, #160]	@ (800287c <ADC_Enable+0x108>)
 80027da:	0018      	movs	r0, r3
 80027dc:	f7fd fc90 	bl	8000100 <__udivsi3>
 80027e0:	0003      	movs	r3, r0
 80027e2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80027e4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027e6:	e002      	b.n	80027ee <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1f9      	bne.n	80027e8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	7e5b      	ldrb	r3, [r3, #25]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d033      	beq.n	8002864 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80027fc:	f7fe fd64 	bl	80012c8 <HAL_GetTick>
 8002800:	0003      	movs	r3, r0
 8002802:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002804:	e027      	b.n	8002856 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	0018      	movs	r0, r3
 800280c:	f7fe fefe 	bl	800160c <LL_ADC_IsEnabled>
 8002810:	1e03      	subs	r3, r0, #0
 8002812:	d104      	bne.n	800281e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	0018      	movs	r0, r3
 800281a:	f7fe fed3 	bl	80015c4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800281e:	f7fe fd53 	bl	80012c8 <HAL_GetTick>
 8002822:	0002      	movs	r2, r0
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d914      	bls.n	8002856 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2201      	movs	r2, #1
 8002834:	4013      	ands	r3, r2
 8002836:	2b01      	cmp	r3, #1
 8002838:	d00d      	beq.n	8002856 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283e:	2210      	movs	r2, #16
 8002840:	431a      	orrs	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800284a:	2201      	movs	r2, #1
 800284c:	431a      	orrs	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e007      	b.n	8002866 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2201      	movs	r2, #1
 800285e:	4013      	ands	r3, r2
 8002860:	2b01      	cmp	r3, #1
 8002862:	d1d0      	bne.n	8002806 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002864:	2300      	movs	r3, #0
}
 8002866:	0018      	movs	r0, r3
 8002868:	46bd      	mov	sp, r7
 800286a:	b004      	add	sp, #16
 800286c:	bd80      	pop	{r7, pc}
 800286e:	46c0      	nop			@ (mov r8, r8)
 8002870:	80000017 	.word	0x80000017
 8002874:	40012708 	.word	0x40012708
 8002878:	20000004 	.word	0x20000004
 800287c:	00030d40 	.word	0x00030d40

08002880 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	0018      	movs	r0, r3
 800288e:	f7fe fece 	bl	800162e <LL_ADC_IsDisableOngoing>
 8002892:	0003      	movs	r3, r0
 8002894:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	0018      	movs	r0, r3
 800289c:	f7fe feb6 	bl	800160c <LL_ADC_IsEnabled>
 80028a0:	1e03      	subs	r3, r0, #0
 80028a2:	d046      	beq.n	8002932 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d143      	bne.n	8002932 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	2205      	movs	r2, #5
 80028b2:	4013      	ands	r3, r2
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d10d      	bne.n	80028d4 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	0018      	movs	r0, r3
 80028be:	f7fe fe93 	bl	80015e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2203      	movs	r2, #3
 80028c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028ca:	f7fe fcfd 	bl	80012c8 <HAL_GetTick>
 80028ce:	0003      	movs	r3, r0
 80028d0:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028d2:	e028      	b.n	8002926 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d8:	2210      	movs	r2, #16
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e4:	2201      	movs	r2, #1
 80028e6:	431a      	orrs	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e021      	b.n	8002934 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028f0:	f7fe fcea 	bl	80012c8 <HAL_GetTick>
 80028f4:	0002      	movs	r2, r0
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d913      	bls.n	8002926 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2201      	movs	r2, #1
 8002906:	4013      	ands	r3, r2
 8002908:	d00d      	beq.n	8002926 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290e:	2210      	movs	r2, #16
 8002910:	431a      	orrs	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291a:	2201      	movs	r2, #1
 800291c:	431a      	orrs	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e006      	b.n	8002934 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	2201      	movs	r2, #1
 800292e:	4013      	ands	r3, r2
 8002930:	d1de      	bne.n	80028f0 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	0018      	movs	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	b004      	add	sp, #16
 800293a:	bd80      	pop	{r7, pc}

0800293c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800294e:	2250      	movs	r2, #80	@ 0x50
 8002950:	4013      	ands	r3, r2
 8002952:	d141      	bne.n	80029d8 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002958:	2280      	movs	r2, #128	@ 0x80
 800295a:	0092      	lsls	r2, r2, #2
 800295c:	431a      	orrs	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	0018      	movs	r0, r3
 8002968:	f7fe fd31 	bl	80013ce <LL_ADC_REG_IsTriggerSourceSWStart>
 800296c:	1e03      	subs	r3, r0, #0
 800296e:	d02e      	beq.n	80029ce <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	7e9b      	ldrb	r3, [r3, #26]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d12a      	bne.n	80029ce <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2208      	movs	r2, #8
 8002980:	4013      	ands	r3, r2
 8002982:	2b08      	cmp	r3, #8
 8002984:	d123      	bne.n	80029ce <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	0018      	movs	r0, r3
 800298c:	f7fe fe72 	bl	8001674 <LL_ADC_REG_IsConversionOngoing>
 8002990:	1e03      	subs	r3, r0, #0
 8002992:	d110      	bne.n	80029b6 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	210c      	movs	r1, #12
 80029a0:	438a      	bics	r2, r1
 80029a2:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a8:	4a15      	ldr	r2, [pc, #84]	@ (8002a00 <ADC_DMAConvCplt+0xc4>)
 80029aa:	4013      	ands	r3, r2
 80029ac:	2201      	movs	r2, #1
 80029ae:	431a      	orrs	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	659a      	str	r2, [r3, #88]	@ 0x58
 80029b4:	e00b      	b.n	80029ce <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ba:	2220      	movs	r2, #32
 80029bc:	431a      	orrs	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c6:	2201      	movs	r2, #1
 80029c8:	431a      	orrs	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	0018      	movs	r0, r3
 80029d2:	f7ff fa2d 	bl	8001e30 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80029d6:	e00f      	b.n	80029f8 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029dc:	2210      	movs	r2, #16
 80029de:	4013      	ands	r3, r2
 80029e0:	d004      	beq.n	80029ec <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	0018      	movs	r0, r3
 80029e6:	f7ff fa3b 	bl	8001e60 <HAL_ADC_ErrorCallback>
}
 80029ea:	e005      	b.n	80029f8 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	0010      	movs	r0, r2
 80029f6:	4798      	blx	r3
}
 80029f8:	46c0      	nop			@ (mov r8, r8)
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b004      	add	sp, #16
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	fffffefe 	.word	0xfffffefe

08002a04 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a10:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	0018      	movs	r0, r3
 8002a16:	f7ff fa13 	bl	8001e40 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a1a:	46c0      	nop			@ (mov r8, r8)
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	b004      	add	sp, #16
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b084      	sub	sp, #16
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a34:	2240      	movs	r2, #64	@ 0x40
 8002a36:	431a      	orrs	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a40:	2204      	movs	r2, #4
 8002a42:	431a      	orrs	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f7ff fa08 	bl	8001e60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a50:	46c0      	nop			@ (mov r8, r8)
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b004      	add	sp, #16
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002a60:	46c0      	nop			@ (mov r8, r8)
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b002      	add	sp, #8
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002a70:	46c0      	nop			@ (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b002      	add	sp, #8
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002a80:	46c0      	nop			@ (mov r8, r8)
 8002a82:	46bd      	mov	sp, r7
 8002a84:	b002      	add	sp, #8
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002a90:	46c0      	nop			@ (mov r8, r8)
 8002a92:	46bd      	mov	sp, r7
 8002a94:	b002      	add	sp, #8
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	0002      	movs	r2, r0
 8002aa0:	1dfb      	adds	r3, r7, #7
 8002aa2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002aa4:	1dfb      	adds	r3, r7, #7
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b7f      	cmp	r3, #127	@ 0x7f
 8002aaa:	d809      	bhi.n	8002ac0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aac:	1dfb      	adds	r3, r7, #7
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	001a      	movs	r2, r3
 8002ab2:	231f      	movs	r3, #31
 8002ab4:	401a      	ands	r2, r3
 8002ab6:	4b04      	ldr	r3, [pc, #16]	@ (8002ac8 <__NVIC_EnableIRQ+0x30>)
 8002ab8:	2101      	movs	r1, #1
 8002aba:	4091      	lsls	r1, r2
 8002abc:	000a      	movs	r2, r1
 8002abe:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002ac0:	46c0      	nop			@ (mov r8, r8)
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	b002      	add	sp, #8
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	e000e100 	.word	0xe000e100

08002acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002acc:	b590      	push	{r4, r7, lr}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	0002      	movs	r2, r0
 8002ad4:	6039      	str	r1, [r7, #0]
 8002ad6:	1dfb      	adds	r3, r7, #7
 8002ad8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ada:	1dfb      	adds	r3, r7, #7
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ae0:	d828      	bhi.n	8002b34 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ae2:	4a2f      	ldr	r2, [pc, #188]	@ (8002ba0 <__NVIC_SetPriority+0xd4>)
 8002ae4:	1dfb      	adds	r3, r7, #7
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	b25b      	sxtb	r3, r3
 8002aea:	089b      	lsrs	r3, r3, #2
 8002aec:	33c0      	adds	r3, #192	@ 0xc0
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	589b      	ldr	r3, [r3, r2]
 8002af2:	1dfa      	adds	r2, r7, #7
 8002af4:	7812      	ldrb	r2, [r2, #0]
 8002af6:	0011      	movs	r1, r2
 8002af8:	2203      	movs	r2, #3
 8002afa:	400a      	ands	r2, r1
 8002afc:	00d2      	lsls	r2, r2, #3
 8002afe:	21ff      	movs	r1, #255	@ 0xff
 8002b00:	4091      	lsls	r1, r2
 8002b02:	000a      	movs	r2, r1
 8002b04:	43d2      	mvns	r2, r2
 8002b06:	401a      	ands	r2, r3
 8002b08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	019b      	lsls	r3, r3, #6
 8002b0e:	22ff      	movs	r2, #255	@ 0xff
 8002b10:	401a      	ands	r2, r3
 8002b12:	1dfb      	adds	r3, r7, #7
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	0018      	movs	r0, r3
 8002b18:	2303      	movs	r3, #3
 8002b1a:	4003      	ands	r3, r0
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b20:	481f      	ldr	r0, [pc, #124]	@ (8002ba0 <__NVIC_SetPriority+0xd4>)
 8002b22:	1dfb      	adds	r3, r7, #7
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	b25b      	sxtb	r3, r3
 8002b28:	089b      	lsrs	r3, r3, #2
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	33c0      	adds	r3, #192	@ 0xc0
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002b32:	e031      	b.n	8002b98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b34:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba4 <__NVIC_SetPriority+0xd8>)
 8002b36:	1dfb      	adds	r3, r7, #7
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	0019      	movs	r1, r3
 8002b3c:	230f      	movs	r3, #15
 8002b3e:	400b      	ands	r3, r1
 8002b40:	3b08      	subs	r3, #8
 8002b42:	089b      	lsrs	r3, r3, #2
 8002b44:	3306      	adds	r3, #6
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	18d3      	adds	r3, r2, r3
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	1dfa      	adds	r2, r7, #7
 8002b50:	7812      	ldrb	r2, [r2, #0]
 8002b52:	0011      	movs	r1, r2
 8002b54:	2203      	movs	r2, #3
 8002b56:	400a      	ands	r2, r1
 8002b58:	00d2      	lsls	r2, r2, #3
 8002b5a:	21ff      	movs	r1, #255	@ 0xff
 8002b5c:	4091      	lsls	r1, r2
 8002b5e:	000a      	movs	r2, r1
 8002b60:	43d2      	mvns	r2, r2
 8002b62:	401a      	ands	r2, r3
 8002b64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	019b      	lsls	r3, r3, #6
 8002b6a:	22ff      	movs	r2, #255	@ 0xff
 8002b6c:	401a      	ands	r2, r3
 8002b6e:	1dfb      	adds	r3, r7, #7
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	0018      	movs	r0, r3
 8002b74:	2303      	movs	r3, #3
 8002b76:	4003      	ands	r3, r0
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b7c:	4809      	ldr	r0, [pc, #36]	@ (8002ba4 <__NVIC_SetPriority+0xd8>)
 8002b7e:	1dfb      	adds	r3, r7, #7
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	001c      	movs	r4, r3
 8002b84:	230f      	movs	r3, #15
 8002b86:	4023      	ands	r3, r4
 8002b88:	3b08      	subs	r3, #8
 8002b8a:	089b      	lsrs	r3, r3, #2
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	3306      	adds	r3, #6
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	18c3      	adds	r3, r0, r3
 8002b94:	3304      	adds	r3, #4
 8002b96:	601a      	str	r2, [r3, #0]
}
 8002b98:	46c0      	nop			@ (mov r8, r8)
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	b003      	add	sp, #12
 8002b9e:	bd90      	pop	{r4, r7, pc}
 8002ba0:	e000e100 	.word	0xe000e100
 8002ba4:	e000ed00 	.word	0xe000ed00

08002ba8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	1e5a      	subs	r2, r3, #1
 8002bb4:	2380      	movs	r3, #128	@ 0x80
 8002bb6:	045b      	lsls	r3, r3, #17
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d301      	bcc.n	8002bc0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e010      	b.n	8002be2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002bec <SysTick_Config+0x44>)
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	3a01      	subs	r2, #1
 8002bc6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bc8:	2301      	movs	r3, #1
 8002bca:	425b      	negs	r3, r3
 8002bcc:	2103      	movs	r1, #3
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f7ff ff7c 	bl	8002acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd4:	4b05      	ldr	r3, [pc, #20]	@ (8002bec <SysTick_Config+0x44>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bda:	4b04      	ldr	r3, [pc, #16]	@ (8002bec <SysTick_Config+0x44>)
 8002bdc:	2207      	movs	r2, #7
 8002bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	0018      	movs	r0, r3
 8002be4:	46bd      	mov	sp, r7
 8002be6:	b002      	add	sp, #8
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	46c0      	nop			@ (mov r8, r8)
 8002bec:	e000e010 	.word	0xe000e010

08002bf0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	607a      	str	r2, [r7, #4]
 8002bfa:	210f      	movs	r1, #15
 8002bfc:	187b      	adds	r3, r7, r1
 8002bfe:	1c02      	adds	r2, r0, #0
 8002c00:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	b25b      	sxtb	r3, r3
 8002c0a:	0011      	movs	r1, r2
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f7ff ff5d 	bl	8002acc <__NVIC_SetPriority>
}
 8002c12:	46c0      	nop			@ (mov r8, r8)
 8002c14:	46bd      	mov	sp, r7
 8002c16:	b004      	add	sp, #16
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b082      	sub	sp, #8
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	0002      	movs	r2, r0
 8002c22:	1dfb      	adds	r3, r7, #7
 8002c24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c26:	1dfb      	adds	r3, r7, #7
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	b25b      	sxtb	r3, r3
 8002c2c:	0018      	movs	r0, r3
 8002c2e:	f7ff ff33 	bl	8002a98 <__NVIC_EnableIRQ>
}
 8002c32:	46c0      	nop			@ (mov r8, r8)
 8002c34:	46bd      	mov	sp, r7
 8002c36:	b002      	add	sp, #8
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	b082      	sub	sp, #8
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	0018      	movs	r0, r3
 8002c46:	f7ff ffaf 	bl	8002ba8 <SysTick_Config>
 8002c4a:	0003      	movs	r3, r0
}
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b002      	add	sp, #8
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e077      	b.n	8002d56 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a3d      	ldr	r2, [pc, #244]	@ (8002d60 <HAL_DMA_Init+0x10c>)
 8002c6c:	4694      	mov	ip, r2
 8002c6e:	4463      	add	r3, ip
 8002c70:	2114      	movs	r1, #20
 8002c72:	0018      	movs	r0, r3
 8002c74:	f7fd fa44 	bl	8000100 <__udivsi3>
 8002c78:	0003      	movs	r3, r0
 8002c7a:	009a      	lsls	r2, r3, #2
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2225      	movs	r2, #37	@ 0x25
 8002c84:	2102      	movs	r1, #2
 8002c86:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4934      	ldr	r1, [pc, #208]	@ (8002d64 <HAL_DMA_Init+0x110>)
 8002c94:	400a      	ands	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6819      	ldr	r1, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689a      	ldr	r2, [r3, #8]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	431a      	orrs	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	f000 fa8d 	bl	80031f0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689a      	ldr	r2, [r3, #8]
 8002cda:	2380      	movs	r3, #128	@ 0x80
 8002cdc:	01db      	lsls	r3, r3, #7
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d102      	bne.n	8002ce8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf0:	213f      	movs	r1, #63	@ 0x3f
 8002cf2:	400a      	ands	r2, r1
 8002cf4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002cfe:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d011      	beq.n	8002d2c <HAL_DMA_Init+0xd8>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	2b04      	cmp	r3, #4
 8002d0e:	d80d      	bhi.n	8002d2c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	0018      	movs	r0, r3
 8002d14:	f000 fa98 	bl	8003248 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	e008      	b.n	8002d3e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2225      	movs	r2, #37	@ 0x25
 8002d48:	2101      	movs	r1, #1
 8002d4a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2224      	movs	r2, #36	@ 0x24
 8002d50:	2100      	movs	r1, #0
 8002d52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	0018      	movs	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b002      	add	sp, #8
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	46c0      	nop			@ (mov r8, r8)
 8002d60:	bffdfff8 	.word	0xbffdfff8
 8002d64:	ffff800f 	.word	0xffff800f

08002d68 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
 8002d74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d76:	2317      	movs	r3, #23
 8002d78:	18fb      	adds	r3, r7, r3
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2224      	movs	r2, #36	@ 0x24
 8002d82:	5c9b      	ldrb	r3, [r3, r2]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d101      	bne.n	8002d8c <HAL_DMA_Start_IT+0x24>
 8002d88:	2302      	movs	r3, #2
 8002d8a:	e06f      	b.n	8002e6c <HAL_DMA_Start_IT+0x104>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2224      	movs	r2, #36	@ 0x24
 8002d90:	2101      	movs	r1, #1
 8002d92:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2225      	movs	r2, #37	@ 0x25
 8002d98:	5c9b      	ldrb	r3, [r3, r2]
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d157      	bne.n	8002e50 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2225      	movs	r2, #37	@ 0x25
 8002da4:	2102      	movs	r1, #2
 8002da6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2101      	movs	r1, #1
 8002dba:	438a      	bics	r2, r1
 8002dbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	68b9      	ldr	r1, [r7, #8]
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f9d3 	bl	8003170 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d008      	beq.n	8002de4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	210e      	movs	r1, #14
 8002dde:	430a      	orrs	r2, r1
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	e00f      	b.n	8002e04 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2104      	movs	r1, #4
 8002df0:	438a      	bics	r2, r1
 8002df2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	210a      	movs	r1, #10
 8002e00:	430a      	orrs	r2, r1
 8002e02:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	2380      	movs	r3, #128	@ 0x80
 8002e0c:	025b      	lsls	r3, r3, #9
 8002e0e:	4013      	ands	r3, r2
 8002e10:	d008      	beq.n	8002e24 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1c:	2180      	movs	r1, #128	@ 0x80
 8002e1e:	0049      	lsls	r1, r1, #1
 8002e20:	430a      	orrs	r2, r1
 8002e22:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d008      	beq.n	8002e3e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e36:	2180      	movs	r1, #128	@ 0x80
 8002e38:	0049      	lsls	r1, r1, #1
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2101      	movs	r1, #1
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	601a      	str	r2, [r3, #0]
 8002e4e:	e00a      	b.n	8002e66 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2280      	movs	r2, #128	@ 0x80
 8002e54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2224      	movs	r2, #36	@ 0x24
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8002e5e:	2317      	movs	r3, #23
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	2201      	movs	r2, #1
 8002e64:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002e66:	2317      	movs	r3, #23
 8002e68:	18fb      	adds	r3, r7, r3
 8002e6a:	781b      	ldrb	r3, [r3, #0]
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b006      	add	sp, #24
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e050      	b.n	8002f28 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2225      	movs	r2, #37	@ 0x25
 8002e8a:	5c9b      	ldrb	r3, [r3, r2]
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d008      	beq.n	8002ea4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2204      	movs	r2, #4
 8002e96:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2224      	movs	r2, #36	@ 0x24
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e041      	b.n	8002f28 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	210e      	movs	r1, #14
 8002eb0:	438a      	bics	r2, r1
 8002eb2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ebe:	491c      	ldr	r1, [pc, #112]	@ (8002f30 <HAL_DMA_Abort+0xbc>)
 8002ec0:	400a      	ands	r2, r1
 8002ec2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2101      	movs	r1, #1
 8002ed0:	438a      	bics	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8002ed4:	4b17      	ldr	r3, [pc, #92]	@ (8002f34 <HAL_DMA_Abort+0xc0>)
 8002ed6:	6859      	ldr	r1, [r3, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	221c      	movs	r2, #28
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	4b13      	ldr	r3, [pc, #76]	@ (8002f34 <HAL_DMA_Abort+0xc0>)
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ef2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00c      	beq.n	8002f16 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f06:	490a      	ldr	r1, [pc, #40]	@ (8002f30 <HAL_DMA_Abort+0xbc>)
 8002f08:	400a      	ands	r2, r1
 8002f0a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002f14:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2225      	movs	r2, #37	@ 0x25
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2224      	movs	r2, #36	@ 0x24
 8002f22:	2100      	movs	r1, #0
 8002f24:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	0018      	movs	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	b002      	add	sp, #8
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	fffffeff 	.word	0xfffffeff
 8002f34:	40020000 	.word	0x40020000

08002f38 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f40:	210f      	movs	r1, #15
 8002f42:	187b      	adds	r3, r7, r1
 8002f44:	2200      	movs	r2, #0
 8002f46:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2225      	movs	r2, #37	@ 0x25
 8002f4c:	5c9b      	ldrb	r3, [r3, r2]
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d006      	beq.n	8002f62 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2204      	movs	r2, #4
 8002f58:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002f5a:	187b      	adds	r3, r7, r1
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	701a      	strb	r2, [r3, #0]
 8002f60:	e049      	b.n	8002ff6 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	210e      	movs	r1, #14
 8002f6e:	438a      	bics	r2, r1
 8002f70:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	438a      	bics	r2, r1
 8002f80:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8c:	491d      	ldr	r1, [pc, #116]	@ (8003004 <HAL_DMA_Abort_IT+0xcc>)
 8002f8e:	400a      	ands	r2, r1
 8002f90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8002f92:	4b1d      	ldr	r3, [pc, #116]	@ (8003008 <HAL_DMA_Abort_IT+0xd0>)
 8002f94:	6859      	ldr	r1, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	221c      	movs	r2, #28
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	4b19      	ldr	r3, [pc, #100]	@ (8003008 <HAL_DMA_Abort_IT+0xd0>)
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002fb0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00c      	beq.n	8002fd4 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fc4:	490f      	ldr	r1, [pc, #60]	@ (8003004 <HAL_DMA_Abort_IT+0xcc>)
 8002fc6:	400a      	ands	r2, r1
 8002fc8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002fd2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2225      	movs	r2, #37	@ 0x25
 8002fd8:	2101      	movs	r1, #1
 8002fda:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2224      	movs	r2, #36	@ 0x24
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d004      	beq.n	8002ff6 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	0010      	movs	r0, r2
 8002ff4:	4798      	blx	r3
    }
  }
  return status;
 8002ff6:	230f      	movs	r3, #15
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	781b      	ldrb	r3, [r3, #0]
}
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	b004      	add	sp, #16
 8003002:	bd80      	pop	{r7, pc}
 8003004:	fffffeff 	.word	0xfffffeff
 8003008:	40020000 	.word	0x40020000

0800300c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003014:	4b55      	ldr	r3, [pc, #340]	@ (800316c <HAL_DMA_IRQHandler+0x160>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	221c      	movs	r2, #28
 8003028:	4013      	ands	r3, r2
 800302a:	2204      	movs	r2, #4
 800302c:	409a      	lsls	r2, r3
 800302e:	0013      	movs	r3, r2
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4013      	ands	r3, r2
 8003034:	d027      	beq.n	8003086 <HAL_DMA_IRQHandler+0x7a>
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2204      	movs	r2, #4
 800303a:	4013      	ands	r3, r2
 800303c:	d023      	beq.n	8003086 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2220      	movs	r2, #32
 8003046:	4013      	ands	r3, r2
 8003048:	d107      	bne.n	800305a <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2104      	movs	r1, #4
 8003056:	438a      	bics	r2, r1
 8003058:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800305a:	4b44      	ldr	r3, [pc, #272]	@ (800316c <HAL_DMA_IRQHandler+0x160>)
 800305c:	6859      	ldr	r1, [r3, #4]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	221c      	movs	r2, #28
 8003064:	4013      	ands	r3, r2
 8003066:	2204      	movs	r2, #4
 8003068:	409a      	lsls	r2, r3
 800306a:	4b40      	ldr	r3, [pc, #256]	@ (800316c <HAL_DMA_IRQHandler+0x160>)
 800306c:	430a      	orrs	r2, r1
 800306e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003074:	2b00      	cmp	r3, #0
 8003076:	d100      	bne.n	800307a <HAL_DMA_IRQHandler+0x6e>
 8003078:	e073      	b.n	8003162 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	0010      	movs	r0, r2
 8003082:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8003084:	e06d      	b.n	8003162 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308a:	221c      	movs	r2, #28
 800308c:	4013      	ands	r3, r2
 800308e:	2202      	movs	r2, #2
 8003090:	409a      	lsls	r2, r3
 8003092:	0013      	movs	r3, r2
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	4013      	ands	r3, r2
 8003098:	d02e      	beq.n	80030f8 <HAL_DMA_IRQHandler+0xec>
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	2202      	movs	r2, #2
 800309e:	4013      	ands	r3, r2
 80030a0:	d02a      	beq.n	80030f8 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2220      	movs	r2, #32
 80030aa:	4013      	ands	r3, r2
 80030ac:	d10b      	bne.n	80030c6 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	210a      	movs	r1, #10
 80030ba:	438a      	bics	r2, r1
 80030bc:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2225      	movs	r2, #37	@ 0x25
 80030c2:	2101      	movs	r1, #1
 80030c4:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80030c6:	4b29      	ldr	r3, [pc, #164]	@ (800316c <HAL_DMA_IRQHandler+0x160>)
 80030c8:	6859      	ldr	r1, [r3, #4]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	221c      	movs	r2, #28
 80030d0:	4013      	ands	r3, r2
 80030d2:	2202      	movs	r2, #2
 80030d4:	409a      	lsls	r2, r3
 80030d6:	4b25      	ldr	r3, [pc, #148]	@ (800316c <HAL_DMA_IRQHandler+0x160>)
 80030d8:	430a      	orrs	r2, r1
 80030da:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2224      	movs	r2, #36	@ 0x24
 80030e0:	2100      	movs	r1, #0
 80030e2:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d03a      	beq.n	8003162 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	0010      	movs	r0, r2
 80030f4:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80030f6:	e034      	b.n	8003162 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fc:	221c      	movs	r2, #28
 80030fe:	4013      	ands	r3, r2
 8003100:	2208      	movs	r2, #8
 8003102:	409a      	lsls	r2, r3
 8003104:	0013      	movs	r3, r2
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4013      	ands	r3, r2
 800310a:	d02b      	beq.n	8003164 <HAL_DMA_IRQHandler+0x158>
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2208      	movs	r2, #8
 8003110:	4013      	ands	r3, r2
 8003112:	d027      	beq.n	8003164 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	210e      	movs	r1, #14
 8003120:	438a      	bics	r2, r1
 8003122:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003124:	4b11      	ldr	r3, [pc, #68]	@ (800316c <HAL_DMA_IRQHandler+0x160>)
 8003126:	6859      	ldr	r1, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312c:	221c      	movs	r2, #28
 800312e:	4013      	ands	r3, r2
 8003130:	2201      	movs	r2, #1
 8003132:	409a      	lsls	r2, r3
 8003134:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <HAL_DMA_IRQHandler+0x160>)
 8003136:	430a      	orrs	r2, r1
 8003138:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2201      	movs	r2, #1
 800313e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2225      	movs	r2, #37	@ 0x25
 8003144:	2101      	movs	r1, #1
 8003146:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2224      	movs	r2, #36	@ 0x24
 800314c:	2100      	movs	r1, #0
 800314e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003154:	2b00      	cmp	r3, #0
 8003156:	d005      	beq.n	8003164 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	0010      	movs	r0, r2
 8003160:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003162:	46c0      	nop			@ (mov r8, r8)
 8003164:	46c0      	nop			@ (mov r8, r8)
}
 8003166:	46bd      	mov	sp, r7
 8003168:	b004      	add	sp, #16
 800316a:	bd80      	pop	{r7, pc}
 800316c:	40020000 	.word	0x40020000

08003170 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
 800317c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003186:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800318c:	2b00      	cmp	r3, #0
 800318e:	d004      	beq.n	800319a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003198:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800319a:	4b14      	ldr	r3, [pc, #80]	@ (80031ec <DMA_SetConfig+0x7c>)
 800319c:	6859      	ldr	r1, [r3, #4]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a2:	221c      	movs	r2, #28
 80031a4:	4013      	ands	r3, r2
 80031a6:	2201      	movs	r2, #1
 80031a8:	409a      	lsls	r2, r3
 80031aa:	4b10      	ldr	r3, [pc, #64]	@ (80031ec <DMA_SetConfig+0x7c>)
 80031ac:	430a      	orrs	r2, r1
 80031ae:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2b10      	cmp	r3, #16
 80031be:	d108      	bne.n	80031d2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80031d0:	e007      	b.n	80031e2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	60da      	str	r2, [r3, #12]
}
 80031e2:	46c0      	nop			@ (mov r8, r8)
 80031e4:	46bd      	mov	sp, r7
 80031e6:	b004      	add	sp, #16
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	46c0      	nop			@ (mov r8, r8)
 80031ec:	40020000 	.word	0x40020000

080031f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fc:	089b      	lsrs	r3, r3, #2
 80031fe:	4a10      	ldr	r2, [pc, #64]	@ (8003240 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003200:	4694      	mov	ip, r2
 8003202:	4463      	add	r3, ip
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	001a      	movs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	001a      	movs	r2, r3
 8003212:	23ff      	movs	r3, #255	@ 0xff
 8003214:	4013      	ands	r3, r2
 8003216:	3b08      	subs	r3, #8
 8003218:	2114      	movs	r1, #20
 800321a:	0018      	movs	r0, r3
 800321c:	f7fc ff70 	bl	8000100 <__udivsi3>
 8003220:	0003      	movs	r3, r0
 8003222:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a07      	ldr	r2, [pc, #28]	@ (8003244 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003228:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	221f      	movs	r2, #31
 800322e:	4013      	ands	r3, r2
 8003230:	2201      	movs	r2, #1
 8003232:	409a      	lsls	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003238:	46c0      	nop			@ (mov r8, r8)
 800323a:	46bd      	mov	sp, r7
 800323c:	b004      	add	sp, #16
 800323e:	bd80      	pop	{r7, pc}
 8003240:	10008200 	.word	0x10008200
 8003244:	40020880 	.word	0x40020880

08003248 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	223f      	movs	r2, #63	@ 0x3f
 8003256:	4013      	ands	r3, r2
 8003258:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	4a0a      	ldr	r2, [pc, #40]	@ (8003288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800325e:	4694      	mov	ip, r2
 8003260:	4463      	add	r3, ip
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	001a      	movs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a07      	ldr	r2, [pc, #28]	@ (800328c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800326e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3b01      	subs	r3, #1
 8003274:	2203      	movs	r2, #3
 8003276:	4013      	ands	r3, r2
 8003278:	2201      	movs	r2, #1
 800327a:	409a      	lsls	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8003280:	46c0      	nop			@ (mov r8, r8)
 8003282:	46bd      	mov	sp, r7
 8003284:	b004      	add	sp, #16
 8003286:	bd80      	pop	{r7, pc}
 8003288:	1000823f 	.word	0x1000823f
 800328c:	40020940 	.word	0x40020940

08003290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800329e:	e147      	b.n	8003530 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2101      	movs	r1, #1
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	4091      	lsls	r1, r2
 80032aa:	000a      	movs	r2, r1
 80032ac:	4013      	ands	r3, r2
 80032ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d100      	bne.n	80032b8 <HAL_GPIO_Init+0x28>
 80032b6:	e138      	b.n	800352a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2203      	movs	r2, #3
 80032be:	4013      	ands	r3, r2
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d005      	beq.n	80032d0 <HAL_GPIO_Init+0x40>
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2203      	movs	r2, #3
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d130      	bne.n	8003332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	2203      	movs	r2, #3
 80032dc:	409a      	lsls	r2, r3
 80032de:	0013      	movs	r3, r2
 80032e0:	43da      	mvns	r2, r3
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	4013      	ands	r3, r2
 80032e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	409a      	lsls	r2, r3
 80032f2:	0013      	movs	r3, r2
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003306:	2201      	movs	r2, #1
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	409a      	lsls	r2, r3
 800330c:	0013      	movs	r3, r2
 800330e:	43da      	mvns	r2, r3
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	4013      	ands	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	091b      	lsrs	r3, r3, #4
 800331c:	2201      	movs	r2, #1
 800331e:	401a      	ands	r2, r3
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	409a      	lsls	r2, r3
 8003324:	0013      	movs	r3, r2
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	4313      	orrs	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2203      	movs	r2, #3
 8003338:	4013      	ands	r3, r2
 800333a:	2b03      	cmp	r3, #3
 800333c:	d017      	beq.n	800336e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	2203      	movs	r2, #3
 800334a:	409a      	lsls	r2, r3
 800334c:	0013      	movs	r3, r2
 800334e:	43da      	mvns	r2, r3
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4013      	ands	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	409a      	lsls	r2, r3
 8003360:	0013      	movs	r3, r2
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	4313      	orrs	r3, r2
 8003366:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2203      	movs	r2, #3
 8003374:	4013      	ands	r3, r2
 8003376:	2b02      	cmp	r3, #2
 8003378:	d123      	bne.n	80033c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	08da      	lsrs	r2, r3, #3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3208      	adds	r2, #8
 8003382:	0092      	lsls	r2, r2, #2
 8003384:	58d3      	ldr	r3, [r2, r3]
 8003386:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2207      	movs	r2, #7
 800338c:	4013      	ands	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	220f      	movs	r2, #15
 8003392:	409a      	lsls	r2, r3
 8003394:	0013      	movs	r3, r2
 8003396:	43da      	mvns	r2, r3
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	4013      	ands	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	691a      	ldr	r2, [r3, #16]
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	2107      	movs	r1, #7
 80033a6:	400b      	ands	r3, r1
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	409a      	lsls	r2, r3
 80033ac:	0013      	movs	r3, r2
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	08da      	lsrs	r2, r3, #3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	3208      	adds	r2, #8
 80033bc:	0092      	lsls	r2, r2, #2
 80033be:	6939      	ldr	r1, [r7, #16]
 80033c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	2203      	movs	r2, #3
 80033ce:	409a      	lsls	r2, r3
 80033d0:	0013      	movs	r3, r2
 80033d2:	43da      	mvns	r2, r3
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	4013      	ands	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2203      	movs	r2, #3
 80033e0:	401a      	ands	r2, r3
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	409a      	lsls	r2, r3
 80033e8:	0013      	movs	r3, r2
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685a      	ldr	r2, [r3, #4]
 80033fa:	23c0      	movs	r3, #192	@ 0xc0
 80033fc:	029b      	lsls	r3, r3, #10
 80033fe:	4013      	ands	r3, r2
 8003400:	d100      	bne.n	8003404 <HAL_GPIO_Init+0x174>
 8003402:	e092      	b.n	800352a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003404:	4a50      	ldr	r2, [pc, #320]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	089b      	lsrs	r3, r3, #2
 800340a:	3318      	adds	r3, #24
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	589b      	ldr	r3, [r3, r2]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	2203      	movs	r2, #3
 8003416:	4013      	ands	r3, r2
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	220f      	movs	r2, #15
 800341c:	409a      	lsls	r2, r3
 800341e:	0013      	movs	r3, r2
 8003420:	43da      	mvns	r2, r3
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4013      	ands	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	23a0      	movs	r3, #160	@ 0xa0
 800342c:	05db      	lsls	r3, r3, #23
 800342e:	429a      	cmp	r2, r3
 8003430:	d013      	beq.n	800345a <HAL_GPIO_Init+0x1ca>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a45      	ldr	r2, [pc, #276]	@ (800354c <HAL_GPIO_Init+0x2bc>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00d      	beq.n	8003456 <HAL_GPIO_Init+0x1c6>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a44      	ldr	r2, [pc, #272]	@ (8003550 <HAL_GPIO_Init+0x2c0>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d007      	beq.n	8003452 <HAL_GPIO_Init+0x1c2>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a43      	ldr	r2, [pc, #268]	@ (8003554 <HAL_GPIO_Init+0x2c4>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d101      	bne.n	800344e <HAL_GPIO_Init+0x1be>
 800344a:	2303      	movs	r3, #3
 800344c:	e006      	b.n	800345c <HAL_GPIO_Init+0x1cc>
 800344e:	2305      	movs	r3, #5
 8003450:	e004      	b.n	800345c <HAL_GPIO_Init+0x1cc>
 8003452:	2302      	movs	r3, #2
 8003454:	e002      	b.n	800345c <HAL_GPIO_Init+0x1cc>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <HAL_GPIO_Init+0x1cc>
 800345a:	2300      	movs	r3, #0
 800345c:	697a      	ldr	r2, [r7, #20]
 800345e:	2103      	movs	r1, #3
 8003460:	400a      	ands	r2, r1
 8003462:	00d2      	lsls	r2, r2, #3
 8003464:	4093      	lsls	r3, r2
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800346c:	4936      	ldr	r1, [pc, #216]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	089b      	lsrs	r3, r3, #2
 8003472:	3318      	adds	r3, #24
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800347a:	4b33      	ldr	r3, [pc, #204]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	43da      	mvns	r2, r3
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	4013      	ands	r3, r2
 8003488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	2380      	movs	r3, #128	@ 0x80
 8003490:	035b      	lsls	r3, r3, #13
 8003492:	4013      	ands	r3, r2
 8003494:	d003      	beq.n	800349e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003496:	693a      	ldr	r2, [r7, #16]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4313      	orrs	r3, r2
 800349c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800349e:	4b2a      	ldr	r3, [pc, #168]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80034a4:	4b28      	ldr	r3, [pc, #160]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	43da      	mvns	r2, r3
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	4013      	ands	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	2380      	movs	r3, #128	@ 0x80
 80034ba:	039b      	lsls	r3, r3, #14
 80034bc:	4013      	ands	r3, r2
 80034be:	d003      	beq.n	80034c8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80034c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80034ce:	4a1e      	ldr	r2, [pc, #120]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 80034d0:	2384      	movs	r3, #132	@ 0x84
 80034d2:	58d3      	ldr	r3, [r2, r3]
 80034d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	43da      	mvns	r2, r3
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4013      	ands	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	2380      	movs	r3, #128	@ 0x80
 80034e6:	029b      	lsls	r3, r3, #10
 80034e8:	4013      	ands	r3, r2
 80034ea:	d003      	beq.n	80034f4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80034f4:	4914      	ldr	r1, [pc, #80]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 80034f6:	2284      	movs	r2, #132	@ 0x84
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80034fc:	4a12      	ldr	r2, [pc, #72]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 80034fe:	2380      	movs	r3, #128	@ 0x80
 8003500:	58d3      	ldr	r3, [r2, r3]
 8003502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	43da      	mvns	r2, r3
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	4013      	ands	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	2380      	movs	r3, #128	@ 0x80
 8003514:	025b      	lsls	r3, r3, #9
 8003516:	4013      	ands	r3, r2
 8003518:	d003      	beq.n	8003522 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4313      	orrs	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003522:	4909      	ldr	r1, [pc, #36]	@ (8003548 <HAL_GPIO_Init+0x2b8>)
 8003524:	2280      	movs	r2, #128	@ 0x80
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	3301      	adds	r3, #1
 800352e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	40da      	lsrs	r2, r3
 8003538:	1e13      	subs	r3, r2, #0
 800353a:	d000      	beq.n	800353e <HAL_GPIO_Init+0x2ae>
 800353c:	e6b0      	b.n	80032a0 <HAL_GPIO_Init+0x10>
  }
}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	46c0      	nop			@ (mov r8, r8)
 8003542:	46bd      	mov	sp, r7
 8003544:	b006      	add	sp, #24
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40021800 	.word	0x40021800
 800354c:	50000400 	.word	0x50000400
 8003550:	50000800 	.word	0x50000800
 8003554:	50000c00 	.word	0x50000c00

08003558 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	0008      	movs	r0, r1
 8003562:	0011      	movs	r1, r2
 8003564:	1cbb      	adds	r3, r7, #2
 8003566:	1c02      	adds	r2, r0, #0
 8003568:	801a      	strh	r2, [r3, #0]
 800356a:	1c7b      	adds	r3, r7, #1
 800356c:	1c0a      	adds	r2, r1, #0
 800356e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003570:	1c7b      	adds	r3, r7, #1
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d004      	beq.n	8003582 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003578:	1cbb      	adds	r3, r7, #2
 800357a:	881a      	ldrh	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003580:	e003      	b.n	800358a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003582:	1cbb      	adds	r3, r7, #2
 8003584:	881a      	ldrh	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800358a:	46c0      	nop			@ (mov r8, r8)
 800358c:	46bd      	mov	sp, r7
 800358e:	b002      	add	sp, #8
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	000a      	movs	r2, r1
 800359c:	1cbb      	adds	r3, r7, #2
 800359e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035a6:	1cbb      	adds	r3, r7, #2
 80035a8:	881b      	ldrh	r3, [r3, #0]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4013      	ands	r3, r2
 80035ae:	041a      	lsls	r2, r3, #16
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	43db      	mvns	r3, r3
 80035b4:	1cb9      	adds	r1, r7, #2
 80035b6:	8809      	ldrh	r1, [r1, #0]
 80035b8:	400b      	ands	r3, r1
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	619a      	str	r2, [r3, #24]
}
 80035c0:	46c0      	nop			@ (mov r8, r8)
 80035c2:	46bd      	mov	sp, r7
 80035c4:	b004      	add	sp, #16
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80035d0:	4b19      	ldr	r3, [pc, #100]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a19      	ldr	r2, [pc, #100]	@ (800363c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80035d6:	4013      	ands	r3, r2
 80035d8:	0019      	movs	r1, r3
 80035da:	4b17      	ldr	r3, [pc, #92]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	430a      	orrs	r2, r1
 80035e0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	2380      	movs	r3, #128	@ 0x80
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d11f      	bne.n	800362c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80035ec:	4b14      	ldr	r3, [pc, #80]	@ (8003640 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	0013      	movs	r3, r2
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	189b      	adds	r3, r3, r2
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	4912      	ldr	r1, [pc, #72]	@ (8003644 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80035fa:	0018      	movs	r0, r3
 80035fc:	f7fc fd80 	bl	8000100 <__udivsi3>
 8003600:	0003      	movs	r3, r0
 8003602:	3301      	adds	r3, #1
 8003604:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003606:	e008      	b.n	800361a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	3b01      	subs	r3, #1
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	e001      	b.n	800361a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e009      	b.n	800362e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800361a:	4b07      	ldr	r3, [pc, #28]	@ (8003638 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800361c:	695a      	ldr	r2, [r3, #20]
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	401a      	ands	r2, r3
 8003624:	2380      	movs	r3, #128	@ 0x80
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	429a      	cmp	r2, r3
 800362a:	d0ed      	beq.n	8003608 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	0018      	movs	r0, r3
 8003630:	46bd      	mov	sp, r7
 8003632:	b004      	add	sp, #16
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			@ (mov r8, r8)
 8003638:	40007000 	.word	0x40007000
 800363c:	fffff9ff 	.word	0xfffff9ff
 8003640:	20000004 	.word	0x20000004
 8003644:	000f4240 	.word	0x000f4240

08003648 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800364c:	4b03      	ldr	r3, [pc, #12]	@ (800365c <LL_RCC_GetAPB1Prescaler+0x14>)
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	23e0      	movs	r3, #224	@ 0xe0
 8003652:	01db      	lsls	r3, r3, #7
 8003654:	4013      	ands	r3, r2
}
 8003656:	0018      	movs	r0, r3
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	40021000 	.word	0x40021000

08003660 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b088      	sub	sp, #32
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e2f3      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2201      	movs	r2, #1
 8003678:	4013      	ands	r3, r2
 800367a:	d100      	bne.n	800367e <HAL_RCC_OscConfig+0x1e>
 800367c:	e07c      	b.n	8003778 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800367e:	4bc3      	ldr	r3, [pc, #780]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2238      	movs	r2, #56	@ 0x38
 8003684:	4013      	ands	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003688:	4bc0      	ldr	r3, [pc, #768]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	2203      	movs	r2, #3
 800368e:	4013      	ands	r3, r2
 8003690:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	2b10      	cmp	r3, #16
 8003696:	d102      	bne.n	800369e <HAL_RCC_OscConfig+0x3e>
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	2b03      	cmp	r3, #3
 800369c:	d002      	beq.n	80036a4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d10b      	bne.n	80036bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036a4:	4bb9      	ldr	r3, [pc, #740]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	2380      	movs	r3, #128	@ 0x80
 80036aa:	029b      	lsls	r3, r3, #10
 80036ac:	4013      	ands	r3, r2
 80036ae:	d062      	beq.n	8003776 <HAL_RCC_OscConfig+0x116>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d15e      	bne.n	8003776 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e2ce      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	2380      	movs	r3, #128	@ 0x80
 80036c2:	025b      	lsls	r3, r3, #9
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d107      	bne.n	80036d8 <HAL_RCC_OscConfig+0x78>
 80036c8:	4bb0      	ldr	r3, [pc, #704]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	4baf      	ldr	r3, [pc, #700]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80036ce:	2180      	movs	r1, #128	@ 0x80
 80036d0:	0249      	lsls	r1, r1, #9
 80036d2:	430a      	orrs	r2, r1
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	e020      	b.n	800371a <HAL_RCC_OscConfig+0xba>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	23a0      	movs	r3, #160	@ 0xa0
 80036de:	02db      	lsls	r3, r3, #11
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d10e      	bne.n	8003702 <HAL_RCC_OscConfig+0xa2>
 80036e4:	4ba9      	ldr	r3, [pc, #676]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	4ba8      	ldr	r3, [pc, #672]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80036ea:	2180      	movs	r1, #128	@ 0x80
 80036ec:	02c9      	lsls	r1, r1, #11
 80036ee:	430a      	orrs	r2, r1
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	4ba6      	ldr	r3, [pc, #664]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	4ba5      	ldr	r3, [pc, #660]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80036f8:	2180      	movs	r1, #128	@ 0x80
 80036fa:	0249      	lsls	r1, r1, #9
 80036fc:	430a      	orrs	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	e00b      	b.n	800371a <HAL_RCC_OscConfig+0xba>
 8003702:	4ba2      	ldr	r3, [pc, #648]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	4ba1      	ldr	r3, [pc, #644]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003708:	49a1      	ldr	r1, [pc, #644]	@ (8003990 <HAL_RCC_OscConfig+0x330>)
 800370a:	400a      	ands	r2, r1
 800370c:	601a      	str	r2, [r3, #0]
 800370e:	4b9f      	ldr	r3, [pc, #636]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	4b9e      	ldr	r3, [pc, #632]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003714:	499f      	ldr	r1, [pc, #636]	@ (8003994 <HAL_RCC_OscConfig+0x334>)
 8003716:	400a      	ands	r2, r1
 8003718:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d014      	beq.n	800374c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003722:	f7fd fdd1 	bl	80012c8 <HAL_GetTick>
 8003726:	0003      	movs	r3, r0
 8003728:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800372c:	f7fd fdcc 	bl	80012c8 <HAL_GetTick>
 8003730:	0002      	movs	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b64      	cmp	r3, #100	@ 0x64
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e28d      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800373e:	4b93      	ldr	r3, [pc, #588]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	2380      	movs	r3, #128	@ 0x80
 8003744:	029b      	lsls	r3, r3, #10
 8003746:	4013      	ands	r3, r2
 8003748:	d0f0      	beq.n	800372c <HAL_RCC_OscConfig+0xcc>
 800374a:	e015      	b.n	8003778 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800374c:	f7fd fdbc 	bl	80012c8 <HAL_GetTick>
 8003750:	0003      	movs	r3, r0
 8003752:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003754:	e008      	b.n	8003768 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003756:	f7fd fdb7 	bl	80012c8 <HAL_GetTick>
 800375a:	0002      	movs	r2, r0
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	2b64      	cmp	r3, #100	@ 0x64
 8003762:	d901      	bls.n	8003768 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e278      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003768:	4b88      	ldr	r3, [pc, #544]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2380      	movs	r3, #128	@ 0x80
 800376e:	029b      	lsls	r3, r3, #10
 8003770:	4013      	ands	r3, r2
 8003772:	d1f0      	bne.n	8003756 <HAL_RCC_OscConfig+0xf6>
 8003774:	e000      	b.n	8003778 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003776:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2202      	movs	r2, #2
 800377e:	4013      	ands	r3, r2
 8003780:	d100      	bne.n	8003784 <HAL_RCC_OscConfig+0x124>
 8003782:	e099      	b.n	80038b8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003784:	4b81      	ldr	r3, [pc, #516]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	2238      	movs	r2, #56	@ 0x38
 800378a:	4013      	ands	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800378e:	4b7f      	ldr	r3, [pc, #508]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2203      	movs	r2, #3
 8003794:	4013      	ands	r3, r2
 8003796:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	2b10      	cmp	r3, #16
 800379c:	d102      	bne.n	80037a4 <HAL_RCC_OscConfig+0x144>
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d002      	beq.n	80037aa <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d135      	bne.n	8003816 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037aa:	4b78      	ldr	r3, [pc, #480]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	2380      	movs	r3, #128	@ 0x80
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4013      	ands	r3, r2
 80037b4:	d005      	beq.n	80037c2 <HAL_RCC_OscConfig+0x162>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e24b      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c2:	4b72      	ldr	r3, [pc, #456]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	4a74      	ldr	r2, [pc, #464]	@ (8003998 <HAL_RCC_OscConfig+0x338>)
 80037c8:	4013      	ands	r3, r2
 80037ca:	0019      	movs	r1, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	021a      	lsls	r2, r3, #8
 80037d2:	4b6e      	ldr	r3, [pc, #440]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80037d4:	430a      	orrs	r2, r1
 80037d6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d112      	bne.n	8003804 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80037de:	4b6b      	ldr	r3, [pc, #428]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a6e      	ldr	r2, [pc, #440]	@ (800399c <HAL_RCC_OscConfig+0x33c>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	0019      	movs	r1, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	4b67      	ldr	r3, [pc, #412]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80037ee:	430a      	orrs	r2, r1
 80037f0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80037f2:	4b66      	ldr	r3, [pc, #408]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	0adb      	lsrs	r3, r3, #11
 80037f8:	2207      	movs	r2, #7
 80037fa:	4013      	ands	r3, r2
 80037fc:	4a68      	ldr	r2, [pc, #416]	@ (80039a0 <HAL_RCC_OscConfig+0x340>)
 80037fe:	40da      	lsrs	r2, r3
 8003800:	4b68      	ldr	r3, [pc, #416]	@ (80039a4 <HAL_RCC_OscConfig+0x344>)
 8003802:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003804:	4b68      	ldr	r3, [pc, #416]	@ (80039a8 <HAL_RCC_OscConfig+0x348>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	0018      	movs	r0, r3
 800380a:	f7fd fd01 	bl	8001210 <HAL_InitTick>
 800380e:	1e03      	subs	r3, r0, #0
 8003810:	d051      	beq.n	80038b6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e221      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d030      	beq.n	8003880 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800381e:	4b5b      	ldr	r3, [pc, #364]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a5e      	ldr	r2, [pc, #376]	@ (800399c <HAL_RCC_OscConfig+0x33c>)
 8003824:	4013      	ands	r3, r2
 8003826:	0019      	movs	r1, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	691a      	ldr	r2, [r3, #16]
 800382c:	4b57      	ldr	r3, [pc, #348]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 800382e:	430a      	orrs	r2, r1
 8003830:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003832:	4b56      	ldr	r3, [pc, #344]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	4b55      	ldr	r3, [pc, #340]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003838:	2180      	movs	r1, #128	@ 0x80
 800383a:	0049      	lsls	r1, r1, #1
 800383c:	430a      	orrs	r2, r1
 800383e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003840:	f7fd fd42 	bl	80012c8 <HAL_GetTick>
 8003844:	0003      	movs	r3, r0
 8003846:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800384a:	f7fd fd3d 	bl	80012c8 <HAL_GetTick>
 800384e:	0002      	movs	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e1fe      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800385c:	4b4b      	ldr	r3, [pc, #300]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	2380      	movs	r3, #128	@ 0x80
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	4013      	ands	r3, r2
 8003866:	d0f0      	beq.n	800384a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003868:	4b48      	ldr	r3, [pc, #288]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	4a4a      	ldr	r2, [pc, #296]	@ (8003998 <HAL_RCC_OscConfig+0x338>)
 800386e:	4013      	ands	r3, r2
 8003870:	0019      	movs	r1, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	695b      	ldr	r3, [r3, #20]
 8003876:	021a      	lsls	r2, r3, #8
 8003878:	4b44      	ldr	r3, [pc, #272]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 800387a:	430a      	orrs	r2, r1
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	e01b      	b.n	80038b8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003880:	4b42      	ldr	r3, [pc, #264]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4b41      	ldr	r3, [pc, #260]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003886:	4949      	ldr	r1, [pc, #292]	@ (80039ac <HAL_RCC_OscConfig+0x34c>)
 8003888:	400a      	ands	r2, r1
 800388a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800388c:	f7fd fd1c 	bl	80012c8 <HAL_GetTick>
 8003890:	0003      	movs	r3, r0
 8003892:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003894:	e008      	b.n	80038a8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003896:	f7fd fd17 	bl	80012c8 <HAL_GetTick>
 800389a:	0002      	movs	r2, r0
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e1d8      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038a8:	4b38      	ldr	r3, [pc, #224]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	2380      	movs	r3, #128	@ 0x80
 80038ae:	00db      	lsls	r3, r3, #3
 80038b0:	4013      	ands	r3, r2
 80038b2:	d1f0      	bne.n	8003896 <HAL_RCC_OscConfig+0x236>
 80038b4:	e000      	b.n	80038b8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2208      	movs	r2, #8
 80038be:	4013      	ands	r3, r2
 80038c0:	d047      	beq.n	8003952 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80038c2:	4b32      	ldr	r3, [pc, #200]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	2238      	movs	r2, #56	@ 0x38
 80038c8:	4013      	ands	r3, r2
 80038ca:	2b18      	cmp	r3, #24
 80038cc:	d10a      	bne.n	80038e4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80038ce:	4b2f      	ldr	r3, [pc, #188]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80038d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d2:	2202      	movs	r2, #2
 80038d4:	4013      	ands	r3, r2
 80038d6:	d03c      	beq.n	8003952 <HAL_RCC_OscConfig+0x2f2>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d138      	bne.n	8003952 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e1ba      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d019      	beq.n	8003920 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80038ec:	4b27      	ldr	r3, [pc, #156]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80038ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038f0:	4b26      	ldr	r3, [pc, #152]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 80038f2:	2101      	movs	r1, #1
 80038f4:	430a      	orrs	r2, r1
 80038f6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f8:	f7fd fce6 	bl	80012c8 <HAL_GetTick>
 80038fc:	0003      	movs	r3, r0
 80038fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003902:	f7fd fce1 	bl	80012c8 <HAL_GetTick>
 8003906:	0002      	movs	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e1a2      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003914:	4b1d      	ldr	r3, [pc, #116]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003918:	2202      	movs	r2, #2
 800391a:	4013      	ands	r3, r2
 800391c:	d0f1      	beq.n	8003902 <HAL_RCC_OscConfig+0x2a2>
 800391e:	e018      	b.n	8003952 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003920:	4b1a      	ldr	r3, [pc, #104]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003922:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003924:	4b19      	ldr	r3, [pc, #100]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003926:	2101      	movs	r1, #1
 8003928:	438a      	bics	r2, r1
 800392a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fd fccc 	bl	80012c8 <HAL_GetTick>
 8003930:	0003      	movs	r3, r0
 8003932:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003936:	f7fd fcc7 	bl	80012c8 <HAL_GetTick>
 800393a:	0002      	movs	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e188      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003948:	4b10      	ldr	r3, [pc, #64]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 800394a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394c:	2202      	movs	r2, #2
 800394e:	4013      	ands	r3, r2
 8003950:	d1f1      	bne.n	8003936 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2204      	movs	r2, #4
 8003958:	4013      	ands	r3, r2
 800395a:	d100      	bne.n	800395e <HAL_RCC_OscConfig+0x2fe>
 800395c:	e0c6      	b.n	8003aec <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800395e:	231f      	movs	r3, #31
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	2200      	movs	r2, #0
 8003964:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003966:	4b09      	ldr	r3, [pc, #36]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	2238      	movs	r2, #56	@ 0x38
 800396c:	4013      	ands	r3, r2
 800396e:	2b20      	cmp	r3, #32
 8003970:	d11e      	bne.n	80039b0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003972:	4b06      	ldr	r3, [pc, #24]	@ (800398c <HAL_RCC_OscConfig+0x32c>)
 8003974:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003976:	2202      	movs	r2, #2
 8003978:	4013      	ands	r3, r2
 800397a:	d100      	bne.n	800397e <HAL_RCC_OscConfig+0x31e>
 800397c:	e0b6      	b.n	8003aec <HAL_RCC_OscConfig+0x48c>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d000      	beq.n	8003988 <HAL_RCC_OscConfig+0x328>
 8003986:	e0b1      	b.n	8003aec <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e166      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
 800398c:	40021000 	.word	0x40021000
 8003990:	fffeffff 	.word	0xfffeffff
 8003994:	fffbffff 	.word	0xfffbffff
 8003998:	ffff80ff 	.word	0xffff80ff
 800399c:	ffffc7ff 	.word	0xffffc7ff
 80039a0:	00f42400 	.word	0x00f42400
 80039a4:	20000004 	.word	0x20000004
 80039a8:	20000008 	.word	0x20000008
 80039ac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039b0:	4bac      	ldr	r3, [pc, #688]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 80039b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039b4:	2380      	movs	r3, #128	@ 0x80
 80039b6:	055b      	lsls	r3, r3, #21
 80039b8:	4013      	ands	r3, r2
 80039ba:	d101      	bne.n	80039c0 <HAL_RCC_OscConfig+0x360>
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <HAL_RCC_OscConfig+0x362>
 80039c0:	2300      	movs	r3, #0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d011      	beq.n	80039ea <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80039c6:	4ba7      	ldr	r3, [pc, #668]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 80039c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039ca:	4ba6      	ldr	r3, [pc, #664]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 80039cc:	2180      	movs	r1, #128	@ 0x80
 80039ce:	0549      	lsls	r1, r1, #21
 80039d0:	430a      	orrs	r2, r1
 80039d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80039d4:	4ba3      	ldr	r3, [pc, #652]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 80039d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039d8:	2380      	movs	r3, #128	@ 0x80
 80039da:	055b      	lsls	r3, r3, #21
 80039dc:	4013      	ands	r3, r2
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80039e2:	231f      	movs	r3, #31
 80039e4:	18fb      	adds	r3, r7, r3
 80039e6:	2201      	movs	r2, #1
 80039e8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039ea:	4b9f      	ldr	r3, [pc, #636]	@ (8003c68 <HAL_RCC_OscConfig+0x608>)
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	2380      	movs	r3, #128	@ 0x80
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	4013      	ands	r3, r2
 80039f4:	d11a      	bne.n	8003a2c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039f6:	4b9c      	ldr	r3, [pc, #624]	@ (8003c68 <HAL_RCC_OscConfig+0x608>)
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	4b9b      	ldr	r3, [pc, #620]	@ (8003c68 <HAL_RCC_OscConfig+0x608>)
 80039fc:	2180      	movs	r1, #128	@ 0x80
 80039fe:	0049      	lsls	r1, r1, #1
 8003a00:	430a      	orrs	r2, r1
 8003a02:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003a04:	f7fd fc60 	bl	80012c8 <HAL_GetTick>
 8003a08:	0003      	movs	r3, r0
 8003a0a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a0c:	e008      	b.n	8003a20 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a0e:	f7fd fc5b 	bl	80012c8 <HAL_GetTick>
 8003a12:	0002      	movs	r2, r0
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e11c      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a20:	4b91      	ldr	r3, [pc, #580]	@ (8003c68 <HAL_RCC_OscConfig+0x608>)
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	2380      	movs	r3, #128	@ 0x80
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	4013      	ands	r3, r2
 8003a2a:	d0f0      	beq.n	8003a0e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d106      	bne.n	8003a42 <HAL_RCC_OscConfig+0x3e2>
 8003a34:	4b8b      	ldr	r3, [pc, #556]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a38:	4b8a      	ldr	r3, [pc, #552]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a3a:	2101      	movs	r1, #1
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a40:	e01c      	b.n	8003a7c <HAL_RCC_OscConfig+0x41c>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	2b05      	cmp	r3, #5
 8003a48:	d10c      	bne.n	8003a64 <HAL_RCC_OscConfig+0x404>
 8003a4a:	4b86      	ldr	r3, [pc, #536]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a4e:	4b85      	ldr	r3, [pc, #532]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a50:	2104      	movs	r1, #4
 8003a52:	430a      	orrs	r2, r1
 8003a54:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a56:	4b83      	ldr	r3, [pc, #524]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a58:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a5a:	4b82      	ldr	r3, [pc, #520]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a62:	e00b      	b.n	8003a7c <HAL_RCC_OscConfig+0x41c>
 8003a64:	4b7f      	ldr	r3, [pc, #508]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a66:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a68:	4b7e      	ldr	r3, [pc, #504]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	438a      	bics	r2, r1
 8003a6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a70:	4b7c      	ldr	r3, [pc, #496]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003a74:	4b7b      	ldr	r3, [pc, #492]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003a76:	2104      	movs	r1, #4
 8003a78:	438a      	bics	r2, r1
 8003a7a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d014      	beq.n	8003aae <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a84:	f7fd fc20 	bl	80012c8 <HAL_GetTick>
 8003a88:	0003      	movs	r3, r0
 8003a8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a8c:	e009      	b.n	8003aa2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a8e:	f7fd fc1b 	bl	80012c8 <HAL_GetTick>
 8003a92:	0002      	movs	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	4a74      	ldr	r2, [pc, #464]	@ (8003c6c <HAL_RCC_OscConfig+0x60c>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e0db      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aa2:	4b70      	ldr	r3, [pc, #448]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d0f0      	beq.n	8003a8e <HAL_RCC_OscConfig+0x42e>
 8003aac:	e013      	b.n	8003ad6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aae:	f7fd fc0b 	bl	80012c8 <HAL_GetTick>
 8003ab2:	0003      	movs	r3, r0
 8003ab4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ab6:	e009      	b.n	8003acc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab8:	f7fd fc06 	bl	80012c8 <HAL_GetTick>
 8003abc:	0002      	movs	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	4a6a      	ldr	r2, [pc, #424]	@ (8003c6c <HAL_RCC_OscConfig+0x60c>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e0c6      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003acc:	4b65      	ldr	r3, [pc, #404]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003ad6:	231f      	movs	r3, #31
 8003ad8:	18fb      	adds	r3, r7, r3
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d105      	bne.n	8003aec <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003ae0:	4b60      	ldr	r3, [pc, #384]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003ae2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ae4:	4b5f      	ldr	r3, [pc, #380]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003ae6:	4962      	ldr	r1, [pc, #392]	@ (8003c70 <HAL_RCC_OscConfig+0x610>)
 8003ae8:	400a      	ands	r2, r1
 8003aea:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d100      	bne.n	8003af6 <HAL_RCC_OscConfig+0x496>
 8003af4:	e0b0      	b.n	8003c58 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003af6:	4b5b      	ldr	r3, [pc, #364]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	2238      	movs	r2, #56	@ 0x38
 8003afc:	4013      	ands	r3, r2
 8003afe:	2b10      	cmp	r3, #16
 8003b00:	d100      	bne.n	8003b04 <HAL_RCC_OscConfig+0x4a4>
 8003b02:	e078      	b.n	8003bf6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d153      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b0c:	4b55      	ldr	r3, [pc, #340]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	4b54      	ldr	r3, [pc, #336]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b12:	4958      	ldr	r1, [pc, #352]	@ (8003c74 <HAL_RCC_OscConfig+0x614>)
 8003b14:	400a      	ands	r2, r1
 8003b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b18:	f7fd fbd6 	bl	80012c8 <HAL_GetTick>
 8003b1c:	0003      	movs	r3, r0
 8003b1e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b22:	f7fd fbd1 	bl	80012c8 <HAL_GetTick>
 8003b26:	0002      	movs	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e092      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b34:	4b4b      	ldr	r3, [pc, #300]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	2380      	movs	r3, #128	@ 0x80
 8003b3a:	049b      	lsls	r3, r3, #18
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d1f0      	bne.n	8003b22 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b40:	4b48      	ldr	r3, [pc, #288]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	4a4c      	ldr	r2, [pc, #304]	@ (8003c78 <HAL_RCC_OscConfig+0x618>)
 8003b46:	4013      	ands	r3, r2
 8003b48:	0019      	movs	r1, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a1a      	ldr	r2, [r3, #32]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b58:	021b      	lsls	r3, r3, #8
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b60:	431a      	orrs	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b66:	431a      	orrs	r2, r3
 8003b68:	4b3e      	ldr	r3, [pc, #248]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b6e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	4b3c      	ldr	r3, [pc, #240]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b74:	2180      	movs	r1, #128	@ 0x80
 8003b76:	0449      	lsls	r1, r1, #17
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003b7c:	4b39      	ldr	r3, [pc, #228]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b7e:	68da      	ldr	r2, [r3, #12]
 8003b80:	4b38      	ldr	r3, [pc, #224]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003b82:	2180      	movs	r1, #128	@ 0x80
 8003b84:	0549      	lsls	r1, r1, #21
 8003b86:	430a      	orrs	r2, r1
 8003b88:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b8a:	f7fd fb9d 	bl	80012c8 <HAL_GetTick>
 8003b8e:	0003      	movs	r3, r0
 8003b90:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b92:	e008      	b.n	8003ba6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b94:	f7fd fb98 	bl	80012c8 <HAL_GetTick>
 8003b98:	0002      	movs	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e059      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	2380      	movs	r3, #128	@ 0x80
 8003bac:	049b      	lsls	r3, r3, #18
 8003bae:	4013      	ands	r3, r2
 8003bb0:	d0f0      	beq.n	8003b94 <HAL_RCC_OscConfig+0x534>
 8003bb2:	e051      	b.n	8003c58 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bb4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003bba:	492e      	ldr	r1, [pc, #184]	@ (8003c74 <HAL_RCC_OscConfig+0x614>)
 8003bbc:	400a      	ands	r2, r1
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fd fb82 	bl	80012c8 <HAL_GetTick>
 8003bc4:	0003      	movs	r3, r0
 8003bc6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bc8:	e008      	b.n	8003bdc <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bca:	f7fd fb7d 	bl	80012c8 <HAL_GetTick>
 8003bce:	0002      	movs	r2, r0
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d901      	bls.n	8003bdc <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e03e      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bdc:	4b21      	ldr	r3, [pc, #132]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	2380      	movs	r3, #128	@ 0x80
 8003be2:	049b      	lsls	r3, r3, #18
 8003be4:	4013      	ands	r3, r2
 8003be6:	d1f0      	bne.n	8003bca <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003be8:	4b1e      	ldr	r3, [pc, #120]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	4b1d      	ldr	r3, [pc, #116]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003bee:	4923      	ldr	r1, [pc, #140]	@ (8003c7c <HAL_RCC_OscConfig+0x61c>)
 8003bf0:	400a      	ands	r2, r1
 8003bf2:	60da      	str	r2, [r3, #12]
 8003bf4:	e030      	b.n	8003c58 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d101      	bne.n	8003c02 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e02b      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003c02:	4b18      	ldr	r3, [pc, #96]	@ (8003c64 <HAL_RCC_OscConfig+0x604>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	401a      	ands	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d11e      	bne.n	8003c54 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2270      	movs	r2, #112	@ 0x70
 8003c1a:	401a      	ands	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d117      	bne.n	8003c54 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	23fe      	movs	r3, #254	@ 0xfe
 8003c28:	01db      	lsls	r3, r3, #7
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c30:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d10e      	bne.n	8003c54 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	23f8      	movs	r3, #248	@ 0xf8
 8003c3a:	039b      	lsls	r3, r3, #14
 8003c3c:	401a      	ands	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d106      	bne.n	8003c54 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	0f5b      	lsrs	r3, r3, #29
 8003c4a:	075a      	lsls	r2, r3, #29
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d001      	beq.n	8003c58 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e000      	b.n	8003c5a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	b008      	add	sp, #32
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	46c0      	nop			@ (mov r8, r8)
 8003c64:	40021000 	.word	0x40021000
 8003c68:	40007000 	.word	0x40007000
 8003c6c:	00001388 	.word	0x00001388
 8003c70:	efffffff 	.word	0xefffffff
 8003c74:	feffffff 	.word	0xfeffffff
 8003c78:	1fc1808c 	.word	0x1fc1808c
 8003c7c:	effefffc 	.word	0xeffefffc

08003c80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0e9      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c94:	4b76      	ldr	r3, [pc, #472]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2207      	movs	r2, #7
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d91e      	bls.n	8003ce0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca2:	4b73      	ldr	r3, [pc, #460]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2207      	movs	r2, #7
 8003ca8:	4393      	bics	r3, r2
 8003caa:	0019      	movs	r1, r3
 8003cac:	4b70      	ldr	r3, [pc, #448]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	430a      	orrs	r2, r1
 8003cb2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003cb4:	f7fd fb08 	bl	80012c8 <HAL_GetTick>
 8003cb8:	0003      	movs	r3, r0
 8003cba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003cbc:	e009      	b.n	8003cd2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cbe:	f7fd fb03 	bl	80012c8 <HAL_GetTick>
 8003cc2:	0002      	movs	r2, r0
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	4a6a      	ldr	r2, [pc, #424]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f4>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e0ca      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003cd2:	4b67      	ldr	r3, [pc, #412]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2207      	movs	r2, #7
 8003cd8:	4013      	ands	r3, r2
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d1ee      	bne.n	8003cbe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	d015      	beq.n	8003d16 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2204      	movs	r2, #4
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d006      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003cf4:	4b60      	ldr	r3, [pc, #384]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	4b5f      	ldr	r3, [pc, #380]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003cfa:	21e0      	movs	r1, #224	@ 0xe0
 8003cfc:	01c9      	lsls	r1, r1, #7
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d02:	4b5d      	ldr	r3, [pc, #372]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	4a5d      	ldr	r2, [pc, #372]	@ (8003e7c <HAL_RCC_ClockConfig+0x1fc>)
 8003d08:	4013      	ands	r3, r2
 8003d0a:	0019      	movs	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	4b59      	ldr	r3, [pc, #356]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d12:	430a      	orrs	r2, r1
 8003d14:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d057      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d107      	bne.n	8003d38 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d28:	4b53      	ldr	r3, [pc, #332]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	2380      	movs	r3, #128	@ 0x80
 8003d2e:	029b      	lsls	r3, r3, #10
 8003d30:	4013      	ands	r3, r2
 8003d32:	d12b      	bne.n	8003d8c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e097      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d107      	bne.n	8003d50 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d40:	4b4d      	ldr	r3, [pc, #308]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	2380      	movs	r3, #128	@ 0x80
 8003d46:	049b      	lsls	r3, r3, #18
 8003d48:	4013      	ands	r3, r2
 8003d4a:	d11f      	bne.n	8003d8c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e08b      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d107      	bne.n	8003d68 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d58:	4b47      	ldr	r3, [pc, #284]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	2380      	movs	r3, #128	@ 0x80
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	4013      	ands	r3, r2
 8003d62:	d113      	bne.n	8003d8c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e07f      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d106      	bne.n	8003d7e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d70:	4b41      	ldr	r3, [pc, #260]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d74:	2202      	movs	r2, #2
 8003d76:	4013      	ands	r3, r2
 8003d78:	d108      	bne.n	8003d8c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e074      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d82:	2202      	movs	r2, #2
 8003d84:	4013      	ands	r3, r2
 8003d86:	d101      	bne.n	8003d8c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e06d      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d8c:	4b3a      	ldr	r3, [pc, #232]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	2207      	movs	r2, #7
 8003d92:	4393      	bics	r3, r2
 8003d94:	0019      	movs	r1, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	4b37      	ldr	r3, [pc, #220]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003da0:	f7fd fa92 	bl	80012c8 <HAL_GetTick>
 8003da4:	0003      	movs	r3, r0
 8003da6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da8:	e009      	b.n	8003dbe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003daa:	f7fd fa8d 	bl	80012c8 <HAL_GetTick>
 8003dae:	0002      	movs	r2, r0
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	4a2f      	ldr	r2, [pc, #188]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f4>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e054      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dbe:	4b2e      	ldr	r3, [pc, #184]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	2238      	movs	r2, #56	@ 0x38
 8003dc4:	401a      	ands	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d1ec      	bne.n	8003daa <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dd0:	4b27      	ldr	r3, [pc, #156]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2207      	movs	r2, #7
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d21e      	bcs.n	8003e1c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dde:	4b24      	ldr	r3, [pc, #144]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2207      	movs	r2, #7
 8003de4:	4393      	bics	r3, r2
 8003de6:	0019      	movs	r1, r3
 8003de8:	4b21      	ldr	r3, [pc, #132]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003df0:	f7fd fa6a 	bl	80012c8 <HAL_GetTick>
 8003df4:	0003      	movs	r3, r0
 8003df6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003df8:	e009      	b.n	8003e0e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dfa:	f7fd fa65 	bl	80012c8 <HAL_GetTick>
 8003dfe:	0002      	movs	r2, r0
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	4a1b      	ldr	r2, [pc, #108]	@ (8003e74 <HAL_RCC_ClockConfig+0x1f4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e02c      	b.n	8003e68 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e0e:	4b18      	ldr	r3, [pc, #96]	@ (8003e70 <HAL_RCC_ClockConfig+0x1f0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2207      	movs	r2, #7
 8003e14:	4013      	ands	r3, r2
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d1ee      	bne.n	8003dfa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2204      	movs	r2, #4
 8003e22:	4013      	ands	r3, r2
 8003e24:	d009      	beq.n	8003e3a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e26:	4b14      	ldr	r3, [pc, #80]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	4a15      	ldr	r2, [pc, #84]	@ (8003e80 <HAL_RCC_ClockConfig+0x200>)
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	0019      	movs	r1, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	68da      	ldr	r2, [r3, #12]
 8003e34:	4b10      	ldr	r3, [pc, #64]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003e36:	430a      	orrs	r2, r1
 8003e38:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003e3a:	f000 f829 	bl	8003e90 <HAL_RCC_GetSysClockFreq>
 8003e3e:	0001      	movs	r1, r0
 8003e40:	4b0d      	ldr	r3, [pc, #52]	@ (8003e78 <HAL_RCC_ClockConfig+0x1f8>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	0a1b      	lsrs	r3, r3, #8
 8003e46:	220f      	movs	r2, #15
 8003e48:	401a      	ands	r2, r3
 8003e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e84 <HAL_RCC_ClockConfig+0x204>)
 8003e4c:	0092      	lsls	r2, r2, #2
 8003e4e:	58d3      	ldr	r3, [r2, r3]
 8003e50:	221f      	movs	r2, #31
 8003e52:	4013      	ands	r3, r2
 8003e54:	000a      	movs	r2, r1
 8003e56:	40da      	lsrs	r2, r3
 8003e58:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <HAL_RCC_ClockConfig+0x208>)
 8003e5a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e8c <HAL_RCC_ClockConfig+0x20c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	0018      	movs	r0, r3
 8003e62:	f7fd f9d5 	bl	8001210 <HAL_InitTick>
 8003e66:	0003      	movs	r3, r0
}
 8003e68:	0018      	movs	r0, r3
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	b004      	add	sp, #16
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40022000 	.word	0x40022000
 8003e74:	00001388 	.word	0x00001388
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	fffff0ff 	.word	0xfffff0ff
 8003e80:	ffff8fff 	.word	0xffff8fff
 8003e84:	08006268 	.word	0x08006268
 8003e88:	20000004 	.word	0x20000004
 8003e8c:	20000008 	.word	0x20000008

08003e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e96:	4b3c      	ldr	r3, [pc, #240]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	2238      	movs	r2, #56	@ 0x38
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d10f      	bne.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003ea0:	4b39      	ldr	r3, [pc, #228]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	0adb      	lsrs	r3, r3, #11
 8003ea6:	2207      	movs	r2, #7
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	2201      	movs	r2, #1
 8003eac:	409a      	lsls	r2, r3
 8003eae:	0013      	movs	r3, r2
 8003eb0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003eb2:	6839      	ldr	r1, [r7, #0]
 8003eb4:	4835      	ldr	r0, [pc, #212]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003eb6:	f7fc f923 	bl	8000100 <__udivsi3>
 8003eba:	0003      	movs	r3, r0
 8003ebc:	613b      	str	r3, [r7, #16]
 8003ebe:	e05d      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ec0:	4b31      	ldr	r3, [pc, #196]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	2238      	movs	r2, #56	@ 0x38
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d102      	bne.n	8003ed2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ecc:	4b30      	ldr	r3, [pc, #192]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x100>)
 8003ece:	613b      	str	r3, [r7, #16]
 8003ed0:	e054      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	2238      	movs	r2, #56	@ 0x38
 8003ed8:	4013      	ands	r3, r2
 8003eda:	2b10      	cmp	r3, #16
 8003edc:	d138      	bne.n	8003f50 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003ede:	4b2a      	ldr	r3, [pc, #168]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ee8:	4b27      	ldr	r3, [pc, #156]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	091b      	lsrs	r3, r3, #4
 8003eee:	2207      	movs	r2, #7
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2b03      	cmp	r3, #3
 8003efa:	d10d      	bne.n	8003f18 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003efc:	68b9      	ldr	r1, [r7, #8]
 8003efe:	4824      	ldr	r0, [pc, #144]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f00:	f7fc f8fe 	bl	8000100 <__udivsi3>
 8003f04:	0003      	movs	r3, r0
 8003f06:	0019      	movs	r1, r3
 8003f08:	4b1f      	ldr	r3, [pc, #124]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	0a1b      	lsrs	r3, r3, #8
 8003f0e:	227f      	movs	r2, #127	@ 0x7f
 8003f10:	4013      	ands	r3, r2
 8003f12:	434b      	muls	r3, r1
 8003f14:	617b      	str	r3, [r7, #20]
        break;
 8003f16:	e00d      	b.n	8003f34 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003f18:	68b9      	ldr	r1, [r7, #8]
 8003f1a:	481c      	ldr	r0, [pc, #112]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f1c:	f7fc f8f0 	bl	8000100 <__udivsi3>
 8003f20:	0003      	movs	r3, r0
 8003f22:	0019      	movs	r1, r3
 8003f24:	4b18      	ldr	r3, [pc, #96]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	0a1b      	lsrs	r3, r3, #8
 8003f2a:	227f      	movs	r2, #127	@ 0x7f
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	434b      	muls	r3, r1
 8003f30:	617b      	str	r3, [r7, #20]
        break;
 8003f32:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003f34:	4b14      	ldr	r3, [pc, #80]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	0f5b      	lsrs	r3, r3, #29
 8003f3a:	2207      	movs	r2, #7
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	3301      	adds	r3, #1
 8003f40:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	6978      	ldr	r0, [r7, #20]
 8003f46:	f7fc f8db 	bl	8000100 <__udivsi3>
 8003f4a:	0003      	movs	r3, r0
 8003f4c:	613b      	str	r3, [r7, #16]
 8003f4e:	e015      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003f50:	4b0d      	ldr	r3, [pc, #52]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	2238      	movs	r2, #56	@ 0x38
 8003f56:	4013      	ands	r3, r2
 8003f58:	2b20      	cmp	r3, #32
 8003f5a:	d103      	bne.n	8003f64 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003f5c:	2380      	movs	r3, #128	@ 0x80
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	613b      	str	r3, [r7, #16]
 8003f62:	e00b      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003f64:	4b08      	ldr	r3, [pc, #32]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	2238      	movs	r2, #56	@ 0x38
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	2b18      	cmp	r3, #24
 8003f6e:	d103      	bne.n	8003f78 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003f70:	23fa      	movs	r3, #250	@ 0xfa
 8003f72:	01db      	lsls	r3, r3, #7
 8003f74:	613b      	str	r3, [r7, #16]
 8003f76:	e001      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f7c:	693b      	ldr	r3, [r7, #16]
}
 8003f7e:	0018      	movs	r0, r3
 8003f80:	46bd      	mov	sp, r7
 8003f82:	b006      	add	sp, #24
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	40021000 	.word	0x40021000
 8003f8c:	00f42400 	.word	0x00f42400
 8003f90:	007a1200 	.word	0x007a1200

08003f94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f98:	4b02      	ldr	r3, [pc, #8]	@ (8003fa4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
}
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	46c0      	nop			@ (mov r8, r8)
 8003fa4:	20000004 	.word	0x20000004

08003fa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa8:	b5b0      	push	{r4, r5, r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003fac:	f7ff fff2 	bl	8003f94 <HAL_RCC_GetHCLKFreq>
 8003fb0:	0004      	movs	r4, r0
 8003fb2:	f7ff fb49 	bl	8003648 <LL_RCC_GetAPB1Prescaler>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	0b1a      	lsrs	r2, r3, #12
 8003fba:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003fbc:	0092      	lsls	r2, r2, #2
 8003fbe:	58d3      	ldr	r3, [r2, r3]
 8003fc0:	221f      	movs	r2, #31
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	40dc      	lsrs	r4, r3
 8003fc6:	0023      	movs	r3, r4
}
 8003fc8:	0018      	movs	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bdb0      	pop	{r4, r5, r7, pc}
 8003fce:	46c0      	nop			@ (mov r8, r8)
 8003fd0:	080062a8 	.word	0x080062a8

08003fd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003fdc:	2313      	movs	r3, #19
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003fe4:	2312      	movs	r3, #18
 8003fe6:	18fb      	adds	r3, r7, r3
 8003fe8:	2200      	movs	r2, #0
 8003fea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	2380      	movs	r3, #128	@ 0x80
 8003ff2:	029b      	lsls	r3, r3, #10
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	d100      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003ff8:	e0a3      	b.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ffa:	2011      	movs	r0, #17
 8003ffc:	183b      	adds	r3, r7, r0
 8003ffe:	2200      	movs	r2, #0
 8004000:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004002:	4b7f      	ldr	r3, [pc, #508]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004004:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004006:	2380      	movs	r3, #128	@ 0x80
 8004008:	055b      	lsls	r3, r3, #21
 800400a:	4013      	ands	r3, r2
 800400c:	d110      	bne.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800400e:	4b7c      	ldr	r3, [pc, #496]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004010:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004012:	4b7b      	ldr	r3, [pc, #492]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004014:	2180      	movs	r1, #128	@ 0x80
 8004016:	0549      	lsls	r1, r1, #21
 8004018:	430a      	orrs	r2, r1
 800401a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800401c:	4b78      	ldr	r3, [pc, #480]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800401e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004020:	2380      	movs	r3, #128	@ 0x80
 8004022:	055b      	lsls	r3, r3, #21
 8004024:	4013      	ands	r3, r2
 8004026:	60bb      	str	r3, [r7, #8]
 8004028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800402a:	183b      	adds	r3, r7, r0
 800402c:	2201      	movs	r2, #1
 800402e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004030:	4b74      	ldr	r3, [pc, #464]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	4b73      	ldr	r3, [pc, #460]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004036:	2180      	movs	r1, #128	@ 0x80
 8004038:	0049      	lsls	r1, r1, #1
 800403a:	430a      	orrs	r2, r1
 800403c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800403e:	f7fd f943 	bl	80012c8 <HAL_GetTick>
 8004042:	0003      	movs	r3, r0
 8004044:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004046:	e00b      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004048:	f7fd f93e 	bl	80012c8 <HAL_GetTick>
 800404c:	0002      	movs	r2, r0
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d904      	bls.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004056:	2313      	movs	r3, #19
 8004058:	18fb      	adds	r3, r7, r3
 800405a:	2203      	movs	r2, #3
 800405c:	701a      	strb	r2, [r3, #0]
        break;
 800405e:	e005      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004060:	4b68      	ldr	r3, [pc, #416]	@ (8004204 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	2380      	movs	r3, #128	@ 0x80
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	4013      	ands	r3, r2
 800406a:	d0ed      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800406c:	2313      	movs	r3, #19
 800406e:	18fb      	adds	r3, r7, r3
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d154      	bne.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004076:	4b62      	ldr	r3, [pc, #392]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004078:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800407a:	23c0      	movs	r3, #192	@ 0xc0
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4013      	ands	r3, r2
 8004080:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d019      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	429a      	cmp	r2, r3
 8004090:	d014      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004092:	4b5b      	ldr	r3, [pc, #364]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004096:	4a5c      	ldr	r2, [pc, #368]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004098:	4013      	ands	r3, r2
 800409a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800409c:	4b58      	ldr	r3, [pc, #352]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800409e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040a0:	4b57      	ldr	r3, [pc, #348]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040a2:	2180      	movs	r1, #128	@ 0x80
 80040a4:	0249      	lsls	r1, r1, #9
 80040a6:	430a      	orrs	r2, r1
 80040a8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040aa:	4b55      	ldr	r3, [pc, #340]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040ae:	4b54      	ldr	r3, [pc, #336]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040b0:	4956      	ldr	r1, [pc, #344]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80040b2:	400a      	ands	r2, r1
 80040b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040b6:	4b52      	ldr	r3, [pc, #328]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	2201      	movs	r2, #1
 80040c0:	4013      	ands	r3, r2
 80040c2:	d016      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c4:	f7fd f900 	bl	80012c8 <HAL_GetTick>
 80040c8:	0003      	movs	r3, r0
 80040ca:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040cc:	e00c      	b.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ce:	f7fd f8fb 	bl	80012c8 <HAL_GetTick>
 80040d2:	0002      	movs	r2, r0
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	4a4d      	ldr	r2, [pc, #308]	@ (8004210 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d904      	bls.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80040de:	2313      	movs	r3, #19
 80040e0:	18fb      	adds	r3, r7, r3
 80040e2:	2203      	movs	r2, #3
 80040e4:	701a      	strb	r2, [r3, #0]
            break;
 80040e6:	e004      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040e8:	4b45      	ldr	r3, [pc, #276]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ec:	2202      	movs	r2, #2
 80040ee:	4013      	ands	r3, r2
 80040f0:	d0ed      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80040f2:	2313      	movs	r3, #19
 80040f4:	18fb      	adds	r3, r7, r3
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10a      	bne.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040fc:	4b40      	ldr	r3, [pc, #256]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80040fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004100:	4a41      	ldr	r2, [pc, #260]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004102:	4013      	ands	r3, r2
 8004104:	0019      	movs	r1, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	695a      	ldr	r2, [r3, #20]
 800410a:	4b3d      	ldr	r3, [pc, #244]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800410c:	430a      	orrs	r2, r1
 800410e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004110:	e00c      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004112:	2312      	movs	r3, #18
 8004114:	18fb      	adds	r3, r7, r3
 8004116:	2213      	movs	r2, #19
 8004118:	18ba      	adds	r2, r7, r2
 800411a:	7812      	ldrb	r2, [r2, #0]
 800411c:	701a      	strb	r2, [r3, #0]
 800411e:	e005      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004120:	2312      	movs	r3, #18
 8004122:	18fb      	adds	r3, r7, r3
 8004124:	2213      	movs	r2, #19
 8004126:	18ba      	adds	r2, r7, r2
 8004128:	7812      	ldrb	r2, [r2, #0]
 800412a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800412c:	2311      	movs	r3, #17
 800412e:	18fb      	adds	r3, r7, r3
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d105      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004136:	4b32      	ldr	r3, [pc, #200]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004138:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800413a:	4b31      	ldr	r3, [pc, #196]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800413c:	4935      	ldr	r1, [pc, #212]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800413e:	400a      	ands	r2, r1
 8004140:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2201      	movs	r2, #1
 8004148:	4013      	ands	r3, r2
 800414a:	d009      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800414c:	4b2c      	ldr	r3, [pc, #176]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800414e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004150:	2203      	movs	r2, #3
 8004152:	4393      	bics	r3, r2
 8004154:	0019      	movs	r1, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	4b29      	ldr	r3, [pc, #164]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800415c:	430a      	orrs	r2, r1
 800415e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2220      	movs	r2, #32
 8004166:	4013      	ands	r3, r2
 8004168:	d009      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800416a:	4b25      	ldr	r3, [pc, #148]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800416c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800416e:	4a2a      	ldr	r2, [pc, #168]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004170:	4013      	ands	r3, r2
 8004172:	0019      	movs	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	4b21      	ldr	r3, [pc, #132]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800417a:	430a      	orrs	r2, r1
 800417c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	2380      	movs	r3, #128	@ 0x80
 8004184:	01db      	lsls	r3, r3, #7
 8004186:	4013      	ands	r3, r2
 8004188:	d015      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800418a:	4b1d      	ldr	r3, [pc, #116]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800418c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	0899      	lsrs	r1, r3, #2
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	691a      	ldr	r2, [r3, #16]
 8004196:	4b1a      	ldr	r3, [pc, #104]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004198:	430a      	orrs	r2, r1
 800419a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	2380      	movs	r3, #128	@ 0x80
 80041a2:	05db      	lsls	r3, r3, #23
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d106      	bne.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80041a8:	4b15      	ldr	r3, [pc, #84]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041aa:	68da      	ldr	r2, [r3, #12]
 80041ac:	4b14      	ldr	r3, [pc, #80]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041ae:	2180      	movs	r1, #128	@ 0x80
 80041b0:	0249      	lsls	r1, r1, #9
 80041b2:	430a      	orrs	r2, r1
 80041b4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	2380      	movs	r3, #128	@ 0x80
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	4013      	ands	r3, r2
 80041c0:	d016      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80041c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c6:	4a15      	ldr	r2, [pc, #84]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	0019      	movs	r1, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68da      	ldr	r2, [r3, #12]
 80041d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041d2:	430a      	orrs	r2, r1
 80041d4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	2380      	movs	r3, #128	@ 0x80
 80041dc:	01db      	lsls	r3, r3, #7
 80041de:	429a      	cmp	r2, r3
 80041e0:	d106      	bne.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80041e2:	4b07      	ldr	r3, [pc, #28]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041e4:	68da      	ldr	r2, [r3, #12]
 80041e6:	4b06      	ldr	r3, [pc, #24]	@ (8004200 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80041e8:	2180      	movs	r1, #128	@ 0x80
 80041ea:	0249      	lsls	r1, r1, #9
 80041ec:	430a      	orrs	r2, r1
 80041ee:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80041f0:	2312      	movs	r3, #18
 80041f2:	18fb      	adds	r3, r7, r3
 80041f4:	781b      	ldrb	r3, [r3, #0]
}
 80041f6:	0018      	movs	r0, r3
 80041f8:	46bd      	mov	sp, r7
 80041fa:	b006      	add	sp, #24
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	46c0      	nop			@ (mov r8, r8)
 8004200:	40021000 	.word	0x40021000
 8004204:	40007000 	.word	0x40007000
 8004208:	fffffcff 	.word	0xfffffcff
 800420c:	fffeffff 	.word	0xfffeffff
 8004210:	00001388 	.word	0x00001388
 8004214:	efffffff 	.word	0xefffffff
 8004218:	ffffcfff 	.word	0xffffcfff
 800421c:	ffff3fff 	.word	0xffff3fff

08004220 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e04a      	b.n	80042c8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	223d      	movs	r2, #61	@ 0x3d
 8004236:	5c9b      	ldrb	r3, [r3, r2]
 8004238:	b2db      	uxtb	r3, r3
 800423a:	2b00      	cmp	r3, #0
 800423c:	d107      	bne.n	800424e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	223c      	movs	r2, #60	@ 0x3c
 8004242:	2100      	movs	r1, #0
 8004244:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	0018      	movs	r0, r3
 800424a:	f7fc fe71 	bl	8000f30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	223d      	movs	r2, #61	@ 0x3d
 8004252:	2102      	movs	r1, #2
 8004254:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	3304      	adds	r3, #4
 800425e:	0019      	movs	r1, r3
 8004260:	0010      	movs	r0, r2
 8004262:	f000 fac7 	bl	80047f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2248      	movs	r2, #72	@ 0x48
 800426a:	2101      	movs	r1, #1
 800426c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	223e      	movs	r2, #62	@ 0x3e
 8004272:	2101      	movs	r1, #1
 8004274:	5499      	strb	r1, [r3, r2]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	223f      	movs	r2, #63	@ 0x3f
 800427a:	2101      	movs	r1, #1
 800427c:	5499      	strb	r1, [r3, r2]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2240      	movs	r2, #64	@ 0x40
 8004282:	2101      	movs	r1, #1
 8004284:	5499      	strb	r1, [r3, r2]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2241      	movs	r2, #65	@ 0x41
 800428a:	2101      	movs	r1, #1
 800428c:	5499      	strb	r1, [r3, r2]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2242      	movs	r2, #66	@ 0x42
 8004292:	2101      	movs	r1, #1
 8004294:	5499      	strb	r1, [r3, r2]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2243      	movs	r2, #67	@ 0x43
 800429a:	2101      	movs	r1, #1
 800429c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2244      	movs	r2, #68	@ 0x44
 80042a2:	2101      	movs	r1, #1
 80042a4:	5499      	strb	r1, [r3, r2]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2245      	movs	r2, #69	@ 0x45
 80042aa:	2101      	movs	r1, #1
 80042ac:	5499      	strb	r1, [r3, r2]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2246      	movs	r2, #70	@ 0x46
 80042b2:	2101      	movs	r1, #1
 80042b4:	5499      	strb	r1, [r3, r2]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2247      	movs	r2, #71	@ 0x47
 80042ba:	2101      	movs	r1, #1
 80042bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	223d      	movs	r2, #61	@ 0x3d
 80042c2:	2101      	movs	r1, #1
 80042c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	0018      	movs	r0, r3
 80042ca:	46bd      	mov	sp, r7
 80042cc:	b002      	add	sp, #8
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	223d      	movs	r2, #61	@ 0x3d
 80042dc:	5c9b      	ldrb	r3, [r3, r2]
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d001      	beq.n	80042e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e037      	b.n	8004358 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	223d      	movs	r2, #61	@ 0x3d
 80042ec:	2102      	movs	r1, #2
 80042ee:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68da      	ldr	r2, [r3, #12]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2101      	movs	r1, #1
 80042fc:	430a      	orrs	r2, r1
 80042fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a16      	ldr	r2, [pc, #88]	@ (8004360 <HAL_TIM_Base_Start_IT+0x90>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d004      	beq.n	8004314 <HAL_TIM_Base_Start_IT+0x44>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a15      	ldr	r2, [pc, #84]	@ (8004364 <HAL_TIM_Base_Start_IT+0x94>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d116      	bne.n	8004342 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	4a13      	ldr	r2, [pc, #76]	@ (8004368 <HAL_TIM_Base_Start_IT+0x98>)
 800431c:	4013      	ands	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2b06      	cmp	r3, #6
 8004324:	d016      	beq.n	8004354 <HAL_TIM_Base_Start_IT+0x84>
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	2380      	movs	r3, #128	@ 0x80
 800432a:	025b      	lsls	r3, r3, #9
 800432c:	429a      	cmp	r2, r3
 800432e:	d011      	beq.n	8004354 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2101      	movs	r1, #1
 800433c:	430a      	orrs	r2, r1
 800433e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004340:	e008      	b.n	8004354 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2101      	movs	r1, #1
 800434e:	430a      	orrs	r2, r1
 8004350:	601a      	str	r2, [r3, #0]
 8004352:	e000      	b.n	8004356 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004354:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	0018      	movs	r0, r3
 800435a:	46bd      	mov	sp, r7
 800435c:	b004      	add	sp, #16
 800435e:	bd80      	pop	{r7, pc}
 8004360:	40012c00 	.word	0x40012c00
 8004364:	40000400 	.word	0x40000400
 8004368:	00010007 	.word	0x00010007

0800436c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2202      	movs	r2, #2
 8004388:	4013      	ands	r3, r2
 800438a:	d021      	beq.n	80043d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2202      	movs	r2, #2
 8004390:	4013      	ands	r3, r2
 8004392:	d01d      	beq.n	80043d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2203      	movs	r2, #3
 800439a:	4252      	negs	r2, r2
 800439c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	2203      	movs	r2, #3
 80043ac:	4013      	ands	r3, r2
 80043ae:	d004      	beq.n	80043ba <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	0018      	movs	r0, r3
 80043b4:	f000 fa06 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 80043b8:	e007      	b.n	80043ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	0018      	movs	r0, r3
 80043be:	f000 f9f9 	bl	80047b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	0018      	movs	r0, r3
 80043c6:	f000 fa05 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	2204      	movs	r2, #4
 80043d4:	4013      	ands	r3, r2
 80043d6:	d022      	beq.n	800441e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2204      	movs	r2, #4
 80043dc:	4013      	ands	r3, r2
 80043de:	d01e      	beq.n	800441e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2205      	movs	r2, #5
 80043e6:	4252      	negs	r2, r2
 80043e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2202      	movs	r2, #2
 80043ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	699a      	ldr	r2, [r3, #24]
 80043f6:	23c0      	movs	r3, #192	@ 0xc0
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	4013      	ands	r3, r2
 80043fc:	d004      	beq.n	8004408 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	0018      	movs	r0, r3
 8004402:	f000 f9df 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 8004406:	e007      	b.n	8004418 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	0018      	movs	r0, r3
 800440c:	f000 f9d2 	bl	80047b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	0018      	movs	r0, r3
 8004414:	f000 f9de 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2208      	movs	r2, #8
 8004422:	4013      	ands	r3, r2
 8004424:	d021      	beq.n	800446a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2208      	movs	r2, #8
 800442a:	4013      	ands	r3, r2
 800442c:	d01d      	beq.n	800446a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2209      	movs	r2, #9
 8004434:	4252      	negs	r2, r2
 8004436:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2204      	movs	r2, #4
 800443c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	2203      	movs	r2, #3
 8004446:	4013      	ands	r3, r2
 8004448:	d004      	beq.n	8004454 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	0018      	movs	r0, r3
 800444e:	f000 f9b9 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 8004452:	e007      	b.n	8004464 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	0018      	movs	r0, r3
 8004458:	f000 f9ac 	bl	80047b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	0018      	movs	r0, r3
 8004460:	f000 f9b8 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	2210      	movs	r2, #16
 800446e:	4013      	ands	r3, r2
 8004470:	d022      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2210      	movs	r2, #16
 8004476:	4013      	ands	r3, r2
 8004478:	d01e      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2211      	movs	r2, #17
 8004480:	4252      	negs	r2, r2
 8004482:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2208      	movs	r2, #8
 8004488:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69da      	ldr	r2, [r3, #28]
 8004490:	23c0      	movs	r3, #192	@ 0xc0
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	4013      	ands	r3, r2
 8004496:	d004      	beq.n	80044a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	0018      	movs	r0, r3
 800449c:	f000 f992 	bl	80047c4 <HAL_TIM_IC_CaptureCallback>
 80044a0:	e007      	b.n	80044b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	0018      	movs	r0, r3
 80044a6:	f000 f985 	bl	80047b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	0018      	movs	r0, r3
 80044ae:	f000 f991 	bl	80047d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	2201      	movs	r2, #1
 80044bc:	4013      	ands	r3, r2
 80044be:	d00c      	beq.n	80044da <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2201      	movs	r2, #1
 80044c4:	4013      	ands	r3, r2
 80044c6:	d008      	beq.n	80044da <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2202      	movs	r2, #2
 80044ce:	4252      	negs	r2, r2
 80044d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	0018      	movs	r0, r3
 80044d6:	f7fc fc47 	bl	8000d68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	2280      	movs	r2, #128	@ 0x80
 80044de:	4013      	ands	r3, r2
 80044e0:	d104      	bne.n	80044ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	2380      	movs	r3, #128	@ 0x80
 80044e6:	019b      	lsls	r3, r3, #6
 80044e8:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80044ea:	d00b      	beq.n	8004504 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2280      	movs	r2, #128	@ 0x80
 80044f0:	4013      	ands	r3, r2
 80044f2:	d007      	beq.n	8004504 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004574 <HAL_TIM_IRQHandler+0x208>)
 80044fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	0018      	movs	r0, r3
 8004500:	f000 fb8e 	bl	8004c20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	2380      	movs	r3, #128	@ 0x80
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	4013      	ands	r3, r2
 800450c:	d00b      	beq.n	8004526 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2280      	movs	r2, #128	@ 0x80
 8004512:	4013      	ands	r3, r2
 8004514:	d007      	beq.n	8004526 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a17      	ldr	r2, [pc, #92]	@ (8004578 <HAL_TIM_IRQHandler+0x20c>)
 800451c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	0018      	movs	r0, r3
 8004522:	f000 fb85 	bl	8004c30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	2240      	movs	r2, #64	@ 0x40
 800452a:	4013      	ands	r3, r2
 800452c:	d00c      	beq.n	8004548 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2240      	movs	r2, #64	@ 0x40
 8004532:	4013      	ands	r3, r2
 8004534:	d008      	beq.n	8004548 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2241      	movs	r2, #65	@ 0x41
 800453c:	4252      	negs	r2, r2
 800453e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	0018      	movs	r0, r3
 8004544:	f000 f94e 	bl	80047e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2220      	movs	r2, #32
 800454c:	4013      	ands	r3, r2
 800454e:	d00c      	beq.n	800456a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2220      	movs	r2, #32
 8004554:	4013      	ands	r3, r2
 8004556:	d008      	beq.n	800456a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2221      	movs	r2, #33	@ 0x21
 800455e:	4252      	negs	r2, r2
 8004560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	0018      	movs	r0, r3
 8004566:	f000 fb53 	bl	8004c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800456a:	46c0      	nop			@ (mov r8, r8)
 800456c:	46bd      	mov	sp, r7
 800456e:	b004      	add	sp, #16
 8004570:	bd80      	pop	{r7, pc}
 8004572:	46c0      	nop			@ (mov r8, r8)
 8004574:	ffffdf7f 	.word	0xffffdf7f
 8004578:	fffffeff 	.word	0xfffffeff

0800457c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004586:	230f      	movs	r3, #15
 8004588:	18fb      	adds	r3, r7, r3
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	223c      	movs	r2, #60	@ 0x3c
 8004592:	5c9b      	ldrb	r3, [r3, r2]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_TIM_ConfigClockSource+0x20>
 8004598:	2302      	movs	r3, #2
 800459a:	e0bc      	b.n	8004716 <HAL_TIM_ConfigClockSource+0x19a>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	223c      	movs	r2, #60	@ 0x3c
 80045a0:	2101      	movs	r1, #1
 80045a2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	223d      	movs	r2, #61	@ 0x3d
 80045a8:	2102      	movs	r1, #2
 80045aa:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	4a5a      	ldr	r2, [pc, #360]	@ (8004720 <HAL_TIM_ConfigClockSource+0x1a4>)
 80045b8:	4013      	ands	r3, r2
 80045ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	4a59      	ldr	r2, [pc, #356]	@ (8004724 <HAL_TIM_ConfigClockSource+0x1a8>)
 80045c0:	4013      	ands	r3, r2
 80045c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2280      	movs	r2, #128	@ 0x80
 80045d2:	0192      	lsls	r2, r2, #6
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d040      	beq.n	800465a <HAL_TIM_ConfigClockSource+0xde>
 80045d8:	2280      	movs	r2, #128	@ 0x80
 80045da:	0192      	lsls	r2, r2, #6
 80045dc:	4293      	cmp	r3, r2
 80045de:	d900      	bls.n	80045e2 <HAL_TIM_ConfigClockSource+0x66>
 80045e0:	e088      	b.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 80045e2:	2280      	movs	r2, #128	@ 0x80
 80045e4:	0152      	lsls	r2, r2, #5
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d100      	bne.n	80045ec <HAL_TIM_ConfigClockSource+0x70>
 80045ea:	e088      	b.n	80046fe <HAL_TIM_ConfigClockSource+0x182>
 80045ec:	2280      	movs	r2, #128	@ 0x80
 80045ee:	0152      	lsls	r2, r2, #5
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d900      	bls.n	80045f6 <HAL_TIM_ConfigClockSource+0x7a>
 80045f4:	e07e      	b.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 80045f6:	2b70      	cmp	r3, #112	@ 0x70
 80045f8:	d018      	beq.n	800462c <HAL_TIM_ConfigClockSource+0xb0>
 80045fa:	d900      	bls.n	80045fe <HAL_TIM_ConfigClockSource+0x82>
 80045fc:	e07a      	b.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 80045fe:	2b60      	cmp	r3, #96	@ 0x60
 8004600:	d04f      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0x126>
 8004602:	d900      	bls.n	8004606 <HAL_TIM_ConfigClockSource+0x8a>
 8004604:	e076      	b.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 8004606:	2b50      	cmp	r3, #80	@ 0x50
 8004608:	d03b      	beq.n	8004682 <HAL_TIM_ConfigClockSource+0x106>
 800460a:	d900      	bls.n	800460e <HAL_TIM_ConfigClockSource+0x92>
 800460c:	e072      	b.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 800460e:	2b40      	cmp	r3, #64	@ 0x40
 8004610:	d057      	beq.n	80046c2 <HAL_TIM_ConfigClockSource+0x146>
 8004612:	d900      	bls.n	8004616 <HAL_TIM_ConfigClockSource+0x9a>
 8004614:	e06e      	b.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 8004616:	2b30      	cmp	r3, #48	@ 0x30
 8004618:	d063      	beq.n	80046e2 <HAL_TIM_ConfigClockSource+0x166>
 800461a:	d86b      	bhi.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 800461c:	2b20      	cmp	r3, #32
 800461e:	d060      	beq.n	80046e2 <HAL_TIM_ConfigClockSource+0x166>
 8004620:	d868      	bhi.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
 8004622:	2b00      	cmp	r3, #0
 8004624:	d05d      	beq.n	80046e2 <HAL_TIM_ConfigClockSource+0x166>
 8004626:	2b10      	cmp	r3, #16
 8004628:	d05b      	beq.n	80046e2 <HAL_TIM_ConfigClockSource+0x166>
 800462a:	e063      	b.n	80046f4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800463c:	f000 fa66 	bl	8004b0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2277      	movs	r2, #119	@ 0x77
 800464c:	4313      	orrs	r3, r2
 800464e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	609a      	str	r2, [r3, #8]
      break;
 8004658:	e052      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800466a:	f000 fa4f 	bl	8004b0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689a      	ldr	r2, [r3, #8]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2180      	movs	r1, #128	@ 0x80
 800467a:	01c9      	lsls	r1, r1, #7
 800467c:	430a      	orrs	r2, r1
 800467e:	609a      	str	r2, [r3, #8]
      break;
 8004680:	e03e      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800468e:	001a      	movs	r2, r3
 8004690:	f000 f9c0 	bl	8004a14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2150      	movs	r1, #80	@ 0x50
 800469a:	0018      	movs	r0, r3
 800469c:	f000 fa1a 	bl	8004ad4 <TIM_ITRx_SetConfig>
      break;
 80046a0:	e02e      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80046ae:	001a      	movs	r2, r3
 80046b0:	f000 f9de 	bl	8004a70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2160      	movs	r1, #96	@ 0x60
 80046ba:	0018      	movs	r0, r3
 80046bc:	f000 fa0a 	bl	8004ad4 <TIM_ITRx_SetConfig>
      break;
 80046c0:	e01e      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ce:	001a      	movs	r2, r3
 80046d0:	f000 f9a0 	bl	8004a14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2140      	movs	r1, #64	@ 0x40
 80046da:	0018      	movs	r0, r3
 80046dc:	f000 f9fa 	bl	8004ad4 <TIM_ITRx_SetConfig>
      break;
 80046e0:	e00e      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	0019      	movs	r1, r3
 80046ec:	0010      	movs	r0, r2
 80046ee:	f000 f9f1 	bl	8004ad4 <TIM_ITRx_SetConfig>
      break;
 80046f2:	e005      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80046f4:	230f      	movs	r3, #15
 80046f6:	18fb      	adds	r3, r7, r3
 80046f8:	2201      	movs	r2, #1
 80046fa:	701a      	strb	r2, [r3, #0]
      break;
 80046fc:	e000      	b.n	8004700 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80046fe:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	223d      	movs	r2, #61	@ 0x3d
 8004704:	2101      	movs	r1, #1
 8004706:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	223c      	movs	r2, #60	@ 0x3c
 800470c:	2100      	movs	r1, #0
 800470e:	5499      	strb	r1, [r3, r2]

  return status;
 8004710:	230f      	movs	r3, #15
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	781b      	ldrb	r3, [r3, #0]
}
 8004716:	0018      	movs	r0, r3
 8004718:	46bd      	mov	sp, r7
 800471a:	b004      	add	sp, #16
 800471c:	bd80      	pop	{r7, pc}
 800471e:	46c0      	nop			@ (mov r8, r8)
 8004720:	ffceff88 	.word	0xffceff88
 8004724:	ffff00ff 	.word	0xffff00ff

08004728 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	223c      	movs	r2, #60	@ 0x3c
 8004736:	5c9b      	ldrb	r3, [r3, r2]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_TIM_SlaveConfigSynchro+0x18>
 800473c:	2302      	movs	r3, #2
 800473e:	e032      	b.n	80047a6 <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	223c      	movs	r2, #60	@ 0x3c
 8004744:	2101      	movs	r1, #1
 8004746:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	223d      	movs	r2, #61	@ 0x3d
 800474c:	2102      	movs	r1, #2
 800474e:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004750:	683a      	ldr	r2, [r7, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	0011      	movs	r1, r2
 8004756:	0018      	movs	r0, r3
 8004758:	f000 f8c6 	bl	80048e8 <TIM_SlaveTimer_SetConfig>
 800475c:	1e03      	subs	r3, r0, #0
 800475e:	d009      	beq.n	8004774 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	223d      	movs	r2, #61	@ 0x3d
 8004764:	2101      	movs	r1, #1
 8004766:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	223c      	movs	r2, #60	@ 0x3c
 800476c:	2100      	movs	r1, #0
 800476e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e018      	b.n	80047a6 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2140      	movs	r1, #64	@ 0x40
 8004780:	438a      	bics	r2, r1
 8004782:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68da      	ldr	r2, [r3, #12]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4908      	ldr	r1, [pc, #32]	@ (80047b0 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8004790:	400a      	ands	r2, r1
 8004792:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	223d      	movs	r2, #61	@ 0x3d
 8004798:	2101      	movs	r1, #1
 800479a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	223c      	movs	r2, #60	@ 0x3c
 80047a0:	2100      	movs	r1, #0
 80047a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	0018      	movs	r0, r3
 80047a8:	46bd      	mov	sp, r7
 80047aa:	b002      	add	sp, #8
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	46c0      	nop			@ (mov r8, r8)
 80047b0:	ffffbfff 	.word	0xffffbfff

080047b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047bc:	46c0      	nop			@ (mov r8, r8)
 80047be:	46bd      	mov	sp, r7
 80047c0:	b002      	add	sp, #8
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047cc:	46c0      	nop			@ (mov r8, r8)
 80047ce:	46bd      	mov	sp, r7
 80047d0:	b002      	add	sp, #8
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047dc:	46c0      	nop			@ (mov r8, r8)
 80047de:	46bd      	mov	sp, r7
 80047e0:	b002      	add	sp, #8
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047ec:	46c0      	nop			@ (mov r8, r8)
 80047ee:	46bd      	mov	sp, r7
 80047f0:	b002      	add	sp, #8
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a32      	ldr	r2, [pc, #200]	@ (80048d0 <TIM_Base_SetConfig+0xdc>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d003      	beq.n	8004814 <TIM_Base_SetConfig+0x20>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a31      	ldr	r2, [pc, #196]	@ (80048d4 <TIM_Base_SetConfig+0xe0>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d108      	bne.n	8004826 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2270      	movs	r2, #112	@ 0x70
 8004818:	4393      	bics	r3, r2
 800481a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	68fa      	ldr	r2, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a29      	ldr	r2, [pc, #164]	@ (80048d0 <TIM_Base_SetConfig+0xdc>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d00f      	beq.n	800484e <TIM_Base_SetConfig+0x5a>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a28      	ldr	r2, [pc, #160]	@ (80048d4 <TIM_Base_SetConfig+0xe0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d00b      	beq.n	800484e <TIM_Base_SetConfig+0x5a>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a27      	ldr	r2, [pc, #156]	@ (80048d8 <TIM_Base_SetConfig+0xe4>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d007      	beq.n	800484e <TIM_Base_SetConfig+0x5a>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a26      	ldr	r2, [pc, #152]	@ (80048dc <TIM_Base_SetConfig+0xe8>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d003      	beq.n	800484e <TIM_Base_SetConfig+0x5a>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a25      	ldr	r2, [pc, #148]	@ (80048e0 <TIM_Base_SetConfig+0xec>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d108      	bne.n	8004860 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	4a24      	ldr	r2, [pc, #144]	@ (80048e4 <TIM_Base_SetConfig+0xf0>)
 8004852:	4013      	ands	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	4313      	orrs	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2280      	movs	r2, #128	@ 0x80
 8004864:	4393      	bics	r3, r2
 8004866:	001a      	movs	r2, r3
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a11      	ldr	r2, [pc, #68]	@ (80048d0 <TIM_Base_SetConfig+0xdc>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d007      	beq.n	800489e <TIM_Base_SetConfig+0xaa>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a12      	ldr	r2, [pc, #72]	@ (80048dc <TIM_Base_SetConfig+0xe8>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d003      	beq.n	800489e <TIM_Base_SetConfig+0xaa>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a11      	ldr	r2, [pc, #68]	@ (80048e0 <TIM_Base_SetConfig+0xec>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d103      	bne.n	80048a6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	691a      	ldr	r2, [r3, #16]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	2201      	movs	r2, #1
 80048b2:	4013      	ands	r3, r2
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d106      	bne.n	80048c6 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	2201      	movs	r2, #1
 80048be:	4393      	bics	r3, r2
 80048c0:	001a      	movs	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	611a      	str	r2, [r3, #16]
  }
}
 80048c6:	46c0      	nop			@ (mov r8, r8)
 80048c8:	46bd      	mov	sp, r7
 80048ca:	b004      	add	sp, #16
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	46c0      	nop			@ (mov r8, r8)
 80048d0:	40012c00 	.word	0x40012c00
 80048d4:	40000400 	.word	0x40000400
 80048d8:	40002000 	.word	0x40002000
 80048dc:	40014400 	.word	0x40014400
 80048e0:	40014800 	.word	0x40014800
 80048e4:	fffffcff 	.word	0xfffffcff

080048e8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f2:	2317      	movs	r3, #23
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	2200      	movs	r2, #0
 80048f8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	4a41      	ldr	r2, [pc, #260]	@ (8004a0c <TIM_SlaveTimer_SetConfig+0x124>)
 8004906:	4013      	ands	r3, r2
 8004908:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	4a3e      	ldr	r2, [pc, #248]	@ (8004a10 <TIM_SlaveTimer_SetConfig+0x128>)
 8004918:	4013      	ands	r3, r2
 800491a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	4313      	orrs	r3, r2
 8004924:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	2b70      	cmp	r3, #112	@ 0x70
 8004934:	d015      	beq.n	8004962 <TIM_SlaveTimer_SetConfig+0x7a>
 8004936:	d900      	bls.n	800493a <TIM_SlaveTimer_SetConfig+0x52>
 8004938:	e05b      	b.n	80049f2 <TIM_SlaveTimer_SetConfig+0x10a>
 800493a:	2b60      	cmp	r3, #96	@ 0x60
 800493c:	d04f      	beq.n	80049de <TIM_SlaveTimer_SetConfig+0xf6>
 800493e:	d858      	bhi.n	80049f2 <TIM_SlaveTimer_SetConfig+0x10a>
 8004940:	2b50      	cmp	r3, #80	@ 0x50
 8004942:	d042      	beq.n	80049ca <TIM_SlaveTimer_SetConfig+0xe2>
 8004944:	d855      	bhi.n	80049f2 <TIM_SlaveTimer_SetConfig+0x10a>
 8004946:	2b40      	cmp	r3, #64	@ 0x40
 8004948:	d016      	beq.n	8004978 <TIM_SlaveTimer_SetConfig+0x90>
 800494a:	d852      	bhi.n	80049f2 <TIM_SlaveTimer_SetConfig+0x10a>
 800494c:	2b30      	cmp	r3, #48	@ 0x30
 800494e:	d055      	beq.n	80049fc <TIM_SlaveTimer_SetConfig+0x114>
 8004950:	d84f      	bhi.n	80049f2 <TIM_SlaveTimer_SetConfig+0x10a>
 8004952:	2b20      	cmp	r3, #32
 8004954:	d052      	beq.n	80049fc <TIM_SlaveTimer_SetConfig+0x114>
 8004956:	d84c      	bhi.n	80049f2 <TIM_SlaveTimer_SetConfig+0x10a>
 8004958:	2b00      	cmp	r3, #0
 800495a:	d04f      	beq.n	80049fc <TIM_SlaveTimer_SetConfig+0x114>
 800495c:	2b10      	cmp	r3, #16
 800495e:	d04d      	beq.n	80049fc <TIM_SlaveTimer_SetConfig+0x114>
 8004960:	e047      	b.n	80049f2 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004972:	f000 f8cb 	bl	8004b0c <TIM_ETR_SetConfig>
      break;
 8004976:	e042      	b.n	80049fe <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b05      	cmp	r3, #5
 800497e:	d101      	bne.n	8004984 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e03f      	b.n	8004a04 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	6a1a      	ldr	r2, [r3, #32]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2101      	movs	r1, #1
 8004998:	438a      	bics	r2, r1
 800499a:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	22f0      	movs	r2, #240	@ 0xf0
 80049a8:	4393      	bics	r3, r2
 80049aa:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	621a      	str	r2, [r3, #32]
      break;
 80049c8:	e019      	b.n	80049fe <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049d6:	001a      	movs	r2, r3
 80049d8:	f000 f81c 	bl	8004a14 <TIM_TI1_ConfigInputStage>
      break;
 80049dc:	e00f      	b.n	80049fe <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ea:	001a      	movs	r2, r3
 80049ec:	f000 f840 	bl	8004a70 <TIM_TI2_ConfigInputStage>
      break;
 80049f0:	e005      	b.n	80049fe <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80049f2:	2317      	movs	r3, #23
 80049f4:	18fb      	adds	r3, r7, r3
 80049f6:	2201      	movs	r2, #1
 80049f8:	701a      	strb	r2, [r3, #0]
      break;
 80049fa:	e000      	b.n	80049fe <TIM_SlaveTimer_SetConfig+0x116>
      break;
 80049fc:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 80049fe:	2317      	movs	r3, #23
 8004a00:	18fb      	adds	r3, r7, r3
 8004a02:	781b      	ldrb	r3, [r3, #0]
}
 8004a04:	0018      	movs	r0, r3
 8004a06:	46bd      	mov	sp, r7
 8004a08:	b006      	add	sp, #24
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	ffcfff8f 	.word	0xffcfff8f
 8004a10:	fffefff8 	.word	0xfffefff8

08004a14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6a1b      	ldr	r3, [r3, #32]
 8004a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	4393      	bics	r3, r2
 8004a2e:	001a      	movs	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	22f0      	movs	r2, #240	@ 0xf0
 8004a3e:	4393      	bics	r3, r2
 8004a40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	011b      	lsls	r3, r3, #4
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	220a      	movs	r2, #10
 8004a50:	4393      	bics	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	697a      	ldr	r2, [r7, #20]
 8004a66:	621a      	str	r2, [r3, #32]
}
 8004a68:	46c0      	nop			@ (mov r8, r8)
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b006      	add	sp, #24
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	2210      	movs	r2, #16
 8004a88:	4393      	bics	r3, r2
 8004a8a:	001a      	movs	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	4a0d      	ldr	r2, [pc, #52]	@ (8004ad0 <TIM_TI2_ConfigInputStage+0x60>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	031b      	lsls	r3, r3, #12
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	22a0      	movs	r2, #160	@ 0xa0
 8004aac:	4393      	bics	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	621a      	str	r2, [r3, #32]
}
 8004ac6:	46c0      	nop			@ (mov r8, r8)
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	b006      	add	sp, #24
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	46c0      	nop			@ (mov r8, r8)
 8004ad0:	ffff0fff 	.word	0xffff0fff

08004ad4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	4a08      	ldr	r2, [pc, #32]	@ (8004b08 <TIM_ITRx_SetConfig+0x34>)
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	2207      	movs	r2, #7
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	609a      	str	r2, [r3, #8]
}
 8004afe:	46c0      	nop			@ (mov r8, r8)
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b004      	add	sp, #16
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	46c0      	nop			@ (mov r8, r8)
 8004b08:	ffcfff8f 	.word	0xffcfff8f

08004b0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
 8004b18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	4a09      	ldr	r2, [pc, #36]	@ (8004b48 <TIM_ETR_SetConfig+0x3c>)
 8004b24:	4013      	ands	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	021a      	lsls	r2, r3, #8
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	609a      	str	r2, [r3, #8]
}
 8004b40:	46c0      	nop			@ (mov r8, r8)
 8004b42:	46bd      	mov	sp, r7
 8004b44:	b006      	add	sp, #24
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	ffff00ff 	.word	0xffff00ff

08004b4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	223c      	movs	r2, #60	@ 0x3c
 8004b5a:	5c9b      	ldrb	r3, [r3, r2]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d101      	bne.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b60:	2302      	movs	r3, #2
 8004b62:	e04a      	b.n	8004bfa <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	223c      	movs	r2, #60	@ 0x3c
 8004b68:	2101      	movs	r1, #1
 8004b6a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	223d      	movs	r2, #61	@ 0x3d
 8004b70:	2102      	movs	r1, #2
 8004b72:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a1e      	ldr	r2, [pc, #120]	@ (8004c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d108      	bne.n	8004ba0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	4a1d      	ldr	r2, [pc, #116]	@ (8004c08 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004b92:	4013      	ands	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2270      	movs	r2, #112	@ 0x70
 8004ba4:	4393      	bics	r3, r2
 8004ba6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a11      	ldr	r2, [pc, #68]	@ (8004c04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d004      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a10      	ldr	r2, [pc, #64]	@ (8004c0c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d10c      	bne.n	8004be8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2280      	movs	r2, #128	@ 0x80
 8004bd2:	4393      	bics	r3, r2
 8004bd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	223d      	movs	r2, #61	@ 0x3d
 8004bec:	2101      	movs	r1, #1
 8004bee:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	223c      	movs	r2, #60	@ 0x3c
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	0018      	movs	r0, r3
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	b004      	add	sp, #16
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	46c0      	nop			@ (mov r8, r8)
 8004c04:	40012c00 	.word	0x40012c00
 8004c08:	ff0fffff 	.word	0xff0fffff
 8004c0c:	40000400 	.word	0x40000400

08004c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c18:	46c0      	nop			@ (mov r8, r8)
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b002      	add	sp, #8
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c28:	46c0      	nop			@ (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b002      	add	sp, #8
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c38:	46c0      	nop			@ (mov r8, r8)
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	b002      	add	sp, #8
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e046      	b.n	8004ce0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2288      	movs	r2, #136	@ 0x88
 8004c56:	589b      	ldr	r3, [r3, r2]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d107      	bne.n	8004c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2284      	movs	r2, #132	@ 0x84
 8004c60:	2100      	movs	r1, #0
 8004c62:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	0018      	movs	r0, r3
 8004c68:	f7fc f98a 	bl	8000f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2288      	movs	r2, #136	@ 0x88
 8004c70:	2124      	movs	r1, #36	@ 0x24
 8004c72:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2101      	movs	r1, #1
 8004c80:	438a      	bics	r2, r1
 8004c82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	0018      	movs	r0, r3
 8004c90:	f000 fe16 	bl	80058c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	0018      	movs	r0, r3
 8004c98:	f000 fca8 	bl	80055ec <UART_SetConfig>
 8004c9c:	0003      	movs	r3, r0
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d101      	bne.n	8004ca6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e01c      	b.n	8004ce0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	490d      	ldr	r1, [pc, #52]	@ (8004ce8 <HAL_UART_Init+0xa8>)
 8004cb2:	400a      	ands	r2, r1
 8004cb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	212a      	movs	r1, #42	@ 0x2a
 8004cc2:	438a      	bics	r2, r1
 8004cc4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f000 fea5 	bl	8005a28 <UART_CheckIdleState>
 8004cde:	0003      	movs	r3, r0
}
 8004ce0:	0018      	movs	r0, r3
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	b002      	add	sp, #8
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	ffffb7ff 	.word	0xffffb7ff

08004cec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b08a      	sub	sp, #40	@ 0x28
 8004cf0:	af02      	add	r7, sp, #8
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	603b      	str	r3, [r7, #0]
 8004cf8:	1dbb      	adds	r3, r7, #6
 8004cfa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2288      	movs	r2, #136	@ 0x88
 8004d00:	589b      	ldr	r3, [r3, r2]
 8004d02:	2b20      	cmp	r3, #32
 8004d04:	d000      	beq.n	8004d08 <HAL_UART_Transmit+0x1c>
 8004d06:	e090      	b.n	8004e2a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_UART_Transmit+0x2a>
 8004d0e:	1dbb      	adds	r3, r7, #6
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d101      	bne.n	8004d1a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e088      	b.n	8004e2c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	2380      	movs	r3, #128	@ 0x80
 8004d20:	015b      	lsls	r3, r3, #5
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d109      	bne.n	8004d3a <HAL_UART_Transmit+0x4e>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d105      	bne.n	8004d3a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2201      	movs	r2, #1
 8004d32:	4013      	ands	r3, r2
 8004d34:	d001      	beq.n	8004d3a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e078      	b.n	8004e2c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2290      	movs	r2, #144	@ 0x90
 8004d3e:	2100      	movs	r1, #0
 8004d40:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2288      	movs	r2, #136	@ 0x88
 8004d46:	2121      	movs	r1, #33	@ 0x21
 8004d48:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d4a:	f7fc fabd 	bl	80012c8 <HAL_GetTick>
 8004d4e:	0003      	movs	r3, r0
 8004d50:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	1dba      	adds	r2, r7, #6
 8004d56:	2154      	movs	r1, #84	@ 0x54
 8004d58:	8812      	ldrh	r2, [r2, #0]
 8004d5a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	1dba      	adds	r2, r7, #6
 8004d60:	2156      	movs	r1, #86	@ 0x56
 8004d62:	8812      	ldrh	r2, [r2, #0]
 8004d64:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689a      	ldr	r2, [r3, #8]
 8004d6a:	2380      	movs	r3, #128	@ 0x80
 8004d6c:	015b      	lsls	r3, r3, #5
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d108      	bne.n	8004d84 <HAL_UART_Transmit+0x98>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	691b      	ldr	r3, [r3, #16]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d104      	bne.n	8004d84 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	61bb      	str	r3, [r7, #24]
 8004d82:	e003      	b.n	8004d8c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d8c:	e030      	b.n	8004df0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	0013      	movs	r3, r2
 8004d98:	2200      	movs	r2, #0
 8004d9a:	2180      	movs	r1, #128	@ 0x80
 8004d9c:	f000 feee 	bl	8005b7c <UART_WaitOnFlagUntilTimeout>
 8004da0:	1e03      	subs	r3, r0, #0
 8004da2:	d005      	beq.n	8004db0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2288      	movs	r2, #136	@ 0x88
 8004da8:	2120      	movs	r1, #32
 8004daa:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e03d      	b.n	8004e2c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10b      	bne.n	8004dce <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	881b      	ldrh	r3, [r3, #0]
 8004dba:	001a      	movs	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	05d2      	lsls	r2, r2, #23
 8004dc2:	0dd2      	lsrs	r2, r2, #23
 8004dc4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	3302      	adds	r3, #2
 8004dca:	61bb      	str	r3, [r7, #24]
 8004dcc:	e007      	b.n	8004dde <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	781a      	ldrb	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2256      	movs	r2, #86	@ 0x56
 8004de2:	5a9b      	ldrh	r3, [r3, r2]
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b299      	uxth	r1, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2256      	movs	r2, #86	@ 0x56
 8004dee:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2256      	movs	r2, #86	@ 0x56
 8004df4:	5a9b      	ldrh	r3, [r3, r2]
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1c8      	bne.n	8004d8e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	0013      	movs	r3, r2
 8004e06:	2200      	movs	r2, #0
 8004e08:	2140      	movs	r1, #64	@ 0x40
 8004e0a:	f000 feb7 	bl	8005b7c <UART_WaitOnFlagUntilTimeout>
 8004e0e:	1e03      	subs	r3, r0, #0
 8004e10:	d005      	beq.n	8004e1e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2288      	movs	r2, #136	@ 0x88
 8004e16:	2120      	movs	r1, #32
 8004e18:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e006      	b.n	8004e2c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2288      	movs	r2, #136	@ 0x88
 8004e22:	2120      	movs	r1, #32
 8004e24:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004e26:	2300      	movs	r3, #0
 8004e28:	e000      	b.n	8004e2c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004e2a:	2302      	movs	r3, #2
  }
}
 8004e2c:	0018      	movs	r0, r3
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	b008      	add	sp, #32
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b088      	sub	sp, #32
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	1dbb      	adds	r3, r7, #6
 8004e40:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2288      	movs	r2, #136	@ 0x88
 8004e46:	589b      	ldr	r3, [r3, r2]
 8004e48:	2b20      	cmp	r3, #32
 8004e4a:	d000      	beq.n	8004e4e <HAL_UART_Transmit_DMA+0x1a>
 8004e4c:	e079      	b.n	8004f42 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_UART_Transmit_DMA+0x28>
 8004e54:	1dbb      	adds	r3, r7, #6
 8004e56:	881b      	ldrh	r3, [r3, #0]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <HAL_UART_Transmit_DMA+0x2c>
    {
      return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e071      	b.n	8004f44 <HAL_UART_Transmit_DMA+0x110>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	2380      	movs	r3, #128	@ 0x80
 8004e66:	015b      	lsls	r3, r3, #5
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d109      	bne.n	8004e80 <HAL_UART_Transmit_DMA+0x4c>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d105      	bne.n	8004e80 <HAL_UART_Transmit_DMA+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	2201      	movs	r2, #1
 8004e78:	4013      	ands	r3, r2
 8004e7a:	d001      	beq.n	8004e80 <HAL_UART_Transmit_DMA+0x4c>
      {
        return  HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e061      	b.n	8004f44 <HAL_UART_Transmit_DMA+0x110>
      }
    }

    huart->pTxBuffPtr  = pData;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	1dba      	adds	r2, r7, #6
 8004e8a:	2154      	movs	r1, #84	@ 0x54
 8004e8c:	8812      	ldrh	r2, [r2, #0]
 8004e8e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	1dba      	adds	r2, r7, #6
 8004e94:	2156      	movs	r1, #86	@ 0x56
 8004e96:	8812      	ldrh	r2, [r2, #0]
 8004e98:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2290      	movs	r2, #144	@ 0x90
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2288      	movs	r2, #136	@ 0x88
 8004ea6:	2121      	movs	r1, #33	@ 0x21
 8004ea8:	5099      	str	r1, [r3, r2]

    if (huart->hdmatx != NULL)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d028      	beq.n	8004f04 <HAL_UART_Transmit_DMA+0xd0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eb6:	4a25      	ldr	r2, [pc, #148]	@ (8004f4c <HAL_UART_Transmit_DMA+0x118>)
 8004eb8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ebe:	4a24      	ldr	r2, [pc, #144]	@ (8004f50 <HAL_UART_Transmit_DMA+0x11c>)
 8004ec0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ec6:	4a23      	ldr	r2, [pc, #140]	@ (8004f54 <HAL_UART_Transmit_DMA+0x120>)
 8004ec8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ece:	2200      	movs	r2, #0
 8004ed0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eda:	0019      	movs	r1, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	3328      	adds	r3, #40	@ 0x28
 8004ee2:	001a      	movs	r2, r3
 8004ee4:	1dbb      	adds	r3, r7, #6
 8004ee6:	881b      	ldrh	r3, [r3, #0]
 8004ee8:	f7fd ff3e 	bl	8002d68 <HAL_DMA_Start_IT>
 8004eec:	1e03      	subs	r3, r0, #0
 8004eee:	d009      	beq.n	8004f04 <HAL_UART_Transmit_DMA+0xd0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2290      	movs	r2, #144	@ 0x90
 8004ef4:	2110      	movs	r1, #16
 8004ef6:	5099      	str	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2288      	movs	r2, #136	@ 0x88
 8004efc:	2120      	movs	r1, #32
 8004efe:	5099      	str	r1, [r3, r2]

        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e01f      	b.n	8004f44 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2240      	movs	r2, #64	@ 0x40
 8004f0a:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8004f10:	613b      	str	r3, [r7, #16]
  return(result);
 8004f12:	693b      	ldr	r3, [r7, #16]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004f14:	61fb      	str	r3, [r7, #28]
 8004f16:	2301      	movs	r3, #1
 8004f18:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f383 8810 	msr	PRIMASK, r3
}
 8004f20:	46c0      	nop			@ (mov r8, r8)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689a      	ldr	r2, [r3, #8]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2180      	movs	r1, #128	@ 0x80
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	609a      	str	r2, [r3, #8]
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	f383 8810 	msr	PRIMASK, r3
}
 8004f3c:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	e000      	b.n	8004f44 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8004f42:	2302      	movs	r3, #2
  }
}
 8004f44:	0018      	movs	r0, r3
 8004f46:	46bd      	mov	sp, r7
 8004f48:	b008      	add	sp, #32
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	08005da9 	.word	0x08005da9
 8004f50:	08005e41 	.word	0x08005e41
 8004f54:	08005e5f 	.word	0x08005e5f

08004f58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f58:	b5b0      	push	{r4, r5, r7, lr}
 8004f5a:	b0aa      	sub	sp, #168	@ 0xa8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	22a4      	movs	r2, #164	@ 0xa4
 8004f68:	18b9      	adds	r1, r7, r2
 8004f6a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	20a0      	movs	r0, #160	@ 0xa0
 8004f74:	1839      	adds	r1, r7, r0
 8004f76:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	249c      	movs	r4, #156	@ 0x9c
 8004f80:	1939      	adds	r1, r7, r4
 8004f82:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004f84:	0011      	movs	r1, r2
 8004f86:	18bb      	adds	r3, r7, r2
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4aa2      	ldr	r2, [pc, #648]	@ (8005214 <HAL_UART_IRQHandler+0x2bc>)
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	2298      	movs	r2, #152	@ 0x98
 8004f90:	18bd      	adds	r5, r7, r2
 8004f92:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8004f94:	18bb      	adds	r3, r7, r2
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d11a      	bne.n	8004fd2 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f9c:	187b      	adds	r3, r7, r1
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d015      	beq.n	8004fd2 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004fa6:	183b      	adds	r3, r7, r0
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2220      	movs	r2, #32
 8004fac:	4013      	ands	r3, r2
 8004fae:	d105      	bne.n	8004fbc <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004fb0:	193b      	adds	r3, r7, r4
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	2380      	movs	r3, #128	@ 0x80
 8004fb6:	055b      	lsls	r3, r3, #21
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d00a      	beq.n	8004fd2 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d100      	bne.n	8004fc6 <HAL_UART_IRQHandler+0x6e>
 8004fc4:	e2dc      	b.n	8005580 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	0010      	movs	r0, r2
 8004fce:	4798      	blx	r3
      }
      return;
 8004fd0:	e2d6      	b.n	8005580 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004fd2:	2398      	movs	r3, #152	@ 0x98
 8004fd4:	18fb      	adds	r3, r7, r3
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d100      	bne.n	8004fde <HAL_UART_IRQHandler+0x86>
 8004fdc:	e122      	b.n	8005224 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004fde:	239c      	movs	r3, #156	@ 0x9c
 8004fe0:	18fb      	adds	r3, r7, r3
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a8c      	ldr	r2, [pc, #560]	@ (8005218 <HAL_UART_IRQHandler+0x2c0>)
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	d106      	bne.n	8004ff8 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004fea:	23a0      	movs	r3, #160	@ 0xa0
 8004fec:	18fb      	adds	r3, r7, r3
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a8a      	ldr	r2, [pc, #552]	@ (800521c <HAL_UART_IRQHandler+0x2c4>)
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	d100      	bne.n	8004ff8 <HAL_UART_IRQHandler+0xa0>
 8004ff6:	e115      	b.n	8005224 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004ff8:	23a4      	movs	r3, #164	@ 0xa4
 8004ffa:	18fb      	adds	r3, r7, r3
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2201      	movs	r2, #1
 8005000:	4013      	ands	r3, r2
 8005002:	d012      	beq.n	800502a <HAL_UART_IRQHandler+0xd2>
 8005004:	23a0      	movs	r3, #160	@ 0xa0
 8005006:	18fb      	adds	r3, r7, r3
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	2380      	movs	r3, #128	@ 0x80
 800500c:	005b      	lsls	r3, r3, #1
 800500e:	4013      	ands	r3, r2
 8005010:	d00b      	beq.n	800502a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2201      	movs	r2, #1
 8005018:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2290      	movs	r2, #144	@ 0x90
 800501e:	589b      	ldr	r3, [r3, r2]
 8005020:	2201      	movs	r2, #1
 8005022:	431a      	orrs	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2190      	movs	r1, #144	@ 0x90
 8005028:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800502a:	23a4      	movs	r3, #164	@ 0xa4
 800502c:	18fb      	adds	r3, r7, r3
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2202      	movs	r2, #2
 8005032:	4013      	ands	r3, r2
 8005034:	d011      	beq.n	800505a <HAL_UART_IRQHandler+0x102>
 8005036:	239c      	movs	r3, #156	@ 0x9c
 8005038:	18fb      	adds	r3, r7, r3
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2201      	movs	r2, #1
 800503e:	4013      	ands	r3, r2
 8005040:	d00b      	beq.n	800505a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2202      	movs	r2, #2
 8005048:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2290      	movs	r2, #144	@ 0x90
 800504e:	589b      	ldr	r3, [r3, r2]
 8005050:	2204      	movs	r2, #4
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2190      	movs	r1, #144	@ 0x90
 8005058:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800505a:	23a4      	movs	r3, #164	@ 0xa4
 800505c:	18fb      	adds	r3, r7, r3
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2204      	movs	r2, #4
 8005062:	4013      	ands	r3, r2
 8005064:	d011      	beq.n	800508a <HAL_UART_IRQHandler+0x132>
 8005066:	239c      	movs	r3, #156	@ 0x9c
 8005068:	18fb      	adds	r3, r7, r3
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2201      	movs	r2, #1
 800506e:	4013      	ands	r3, r2
 8005070:	d00b      	beq.n	800508a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2204      	movs	r2, #4
 8005078:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2290      	movs	r2, #144	@ 0x90
 800507e:	589b      	ldr	r3, [r3, r2]
 8005080:	2202      	movs	r2, #2
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2190      	movs	r1, #144	@ 0x90
 8005088:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800508a:	23a4      	movs	r3, #164	@ 0xa4
 800508c:	18fb      	adds	r3, r7, r3
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2208      	movs	r2, #8
 8005092:	4013      	ands	r3, r2
 8005094:	d017      	beq.n	80050c6 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005096:	23a0      	movs	r3, #160	@ 0xa0
 8005098:	18fb      	adds	r3, r7, r3
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2220      	movs	r2, #32
 800509e:	4013      	ands	r3, r2
 80050a0:	d105      	bne.n	80050ae <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80050a2:	239c      	movs	r3, #156	@ 0x9c
 80050a4:	18fb      	adds	r3, r7, r3
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a5b      	ldr	r2, [pc, #364]	@ (8005218 <HAL_UART_IRQHandler+0x2c0>)
 80050aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80050ac:	d00b      	beq.n	80050c6 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2208      	movs	r2, #8
 80050b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2290      	movs	r2, #144	@ 0x90
 80050ba:	589b      	ldr	r3, [r3, r2]
 80050bc:	2208      	movs	r2, #8
 80050be:	431a      	orrs	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2190      	movs	r1, #144	@ 0x90
 80050c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80050c6:	23a4      	movs	r3, #164	@ 0xa4
 80050c8:	18fb      	adds	r3, r7, r3
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	2380      	movs	r3, #128	@ 0x80
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	4013      	ands	r3, r2
 80050d2:	d013      	beq.n	80050fc <HAL_UART_IRQHandler+0x1a4>
 80050d4:	23a0      	movs	r3, #160	@ 0xa0
 80050d6:	18fb      	adds	r3, r7, r3
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	2380      	movs	r3, #128	@ 0x80
 80050dc:	04db      	lsls	r3, r3, #19
 80050de:	4013      	ands	r3, r2
 80050e0:	d00c      	beq.n	80050fc <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2280      	movs	r2, #128	@ 0x80
 80050e8:	0112      	lsls	r2, r2, #4
 80050ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2290      	movs	r2, #144	@ 0x90
 80050f0:	589b      	ldr	r3, [r3, r2]
 80050f2:	2220      	movs	r2, #32
 80050f4:	431a      	orrs	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2190      	movs	r1, #144	@ 0x90
 80050fa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2290      	movs	r2, #144	@ 0x90
 8005100:	589b      	ldr	r3, [r3, r2]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d100      	bne.n	8005108 <HAL_UART_IRQHandler+0x1b0>
 8005106:	e23d      	b.n	8005584 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005108:	23a4      	movs	r3, #164	@ 0xa4
 800510a:	18fb      	adds	r3, r7, r3
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2220      	movs	r2, #32
 8005110:	4013      	ands	r3, r2
 8005112:	d015      	beq.n	8005140 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005114:	23a0      	movs	r3, #160	@ 0xa0
 8005116:	18fb      	adds	r3, r7, r3
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2220      	movs	r2, #32
 800511c:	4013      	ands	r3, r2
 800511e:	d106      	bne.n	800512e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005120:	239c      	movs	r3, #156	@ 0x9c
 8005122:	18fb      	adds	r3, r7, r3
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	2380      	movs	r3, #128	@ 0x80
 8005128:	055b      	lsls	r3, r3, #21
 800512a:	4013      	ands	r3, r2
 800512c:	d008      	beq.n	8005140 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005132:	2b00      	cmp	r3, #0
 8005134:	d004      	beq.n	8005140 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	0010      	movs	r0, r2
 800513e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2290      	movs	r2, #144	@ 0x90
 8005144:	589b      	ldr	r3, [r3, r2]
 8005146:	2194      	movs	r1, #148	@ 0x94
 8005148:	187a      	adds	r2, r7, r1
 800514a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	2240      	movs	r2, #64	@ 0x40
 8005154:	4013      	ands	r3, r2
 8005156:	2b40      	cmp	r3, #64	@ 0x40
 8005158:	d004      	beq.n	8005164 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800515a:	187b      	adds	r3, r7, r1
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2228      	movs	r2, #40	@ 0x28
 8005160:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005162:	d04c      	beq.n	80051fe <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	0018      	movs	r0, r3
 8005168:	f000 fdb8 	bl	8005cdc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	2240      	movs	r2, #64	@ 0x40
 8005174:	4013      	ands	r3, r2
 8005176:	2b40      	cmp	r3, #64	@ 0x40
 8005178:	d13c      	bne.n	80051f4 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800517a:	f3ef 8310 	mrs	r3, PRIMASK
 800517e:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005180:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005182:	2090      	movs	r0, #144	@ 0x90
 8005184:	183a      	adds	r2, r7, r0
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	2301      	movs	r3, #1
 800518a:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800518c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800518e:	f383 8810 	msr	PRIMASK, r3
}
 8005192:	46c0      	nop			@ (mov r8, r8)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689a      	ldr	r2, [r3, #8]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2140      	movs	r1, #64	@ 0x40
 80051a0:	438a      	bics	r2, r1
 80051a2:	609a      	str	r2, [r3, #8]
 80051a4:	183b      	adds	r3, r7, r0
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80051ac:	f383 8810 	msr	PRIMASK, r3
}
 80051b0:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2280      	movs	r2, #128	@ 0x80
 80051b6:	589b      	ldr	r3, [r3, r2]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d016      	beq.n	80051ea <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2280      	movs	r2, #128	@ 0x80
 80051c0:	589b      	ldr	r3, [r3, r2]
 80051c2:	4a17      	ldr	r2, [pc, #92]	@ (8005220 <HAL_UART_IRQHandler+0x2c8>)
 80051c4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2280      	movs	r2, #128	@ 0x80
 80051ca:	589b      	ldr	r3, [r3, r2]
 80051cc:	0018      	movs	r0, r3
 80051ce:	f7fd feb3 	bl	8002f38 <HAL_DMA_Abort_IT>
 80051d2:	1e03      	subs	r3, r0, #0
 80051d4:	d01c      	beq.n	8005210 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2280      	movs	r2, #128	@ 0x80
 80051da:	589b      	ldr	r3, [r3, r2]
 80051dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	2180      	movs	r1, #128	@ 0x80
 80051e2:	5852      	ldr	r2, [r2, r1]
 80051e4:	0010      	movs	r0, r2
 80051e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051e8:	e012      	b.n	8005210 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	0018      	movs	r0, r3
 80051ee:	f000 f9e9 	bl	80055c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f2:	e00d      	b.n	8005210 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	0018      	movs	r0, r3
 80051f8:	f000 f9e4 	bl	80055c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051fc:	e008      	b.n	8005210 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	0018      	movs	r0, r3
 8005202:	f000 f9df 	bl	80055c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2290      	movs	r2, #144	@ 0x90
 800520a:	2100      	movs	r1, #0
 800520c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800520e:	e1b9      	b.n	8005584 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005210:	46c0      	nop			@ (mov r8, r8)
    return;
 8005212:	e1b7      	b.n	8005584 <HAL_UART_IRQHandler+0x62c>
 8005214:	0000080f 	.word	0x0000080f
 8005218:	10000001 	.word	0x10000001
 800521c:	04000120 	.word	0x04000120
 8005220:	08005ee5 	.word	0x08005ee5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005228:	2b01      	cmp	r3, #1
 800522a:	d000      	beq.n	800522e <HAL_UART_IRQHandler+0x2d6>
 800522c:	e13e      	b.n	80054ac <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800522e:	23a4      	movs	r3, #164	@ 0xa4
 8005230:	18fb      	adds	r3, r7, r3
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2210      	movs	r2, #16
 8005236:	4013      	ands	r3, r2
 8005238:	d100      	bne.n	800523c <HAL_UART_IRQHandler+0x2e4>
 800523a:	e137      	b.n	80054ac <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800523c:	23a0      	movs	r3, #160	@ 0xa0
 800523e:	18fb      	adds	r3, r7, r3
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2210      	movs	r2, #16
 8005244:	4013      	ands	r3, r2
 8005246:	d100      	bne.n	800524a <HAL_UART_IRQHandler+0x2f2>
 8005248:	e130      	b.n	80054ac <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2210      	movs	r2, #16
 8005250:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	2240      	movs	r2, #64	@ 0x40
 800525a:	4013      	ands	r3, r2
 800525c:	2b40      	cmp	r3, #64	@ 0x40
 800525e:	d000      	beq.n	8005262 <HAL_UART_IRQHandler+0x30a>
 8005260:	e0a4      	b.n	80053ac <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2280      	movs	r2, #128	@ 0x80
 8005266:	589b      	ldr	r3, [r3, r2]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	217e      	movs	r1, #126	@ 0x7e
 800526e:	187b      	adds	r3, r7, r1
 8005270:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005272:	187b      	adds	r3, r7, r1
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d100      	bne.n	800527c <HAL_UART_IRQHandler+0x324>
 800527a:	e185      	b.n	8005588 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	225c      	movs	r2, #92	@ 0x5c
 8005280:	5a9b      	ldrh	r3, [r3, r2]
 8005282:	187a      	adds	r2, r7, r1
 8005284:	8812      	ldrh	r2, [r2, #0]
 8005286:	429a      	cmp	r2, r3
 8005288:	d300      	bcc.n	800528c <HAL_UART_IRQHandler+0x334>
 800528a:	e17d      	b.n	8005588 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	187a      	adds	r2, r7, r1
 8005290:	215e      	movs	r1, #94	@ 0x5e
 8005292:	8812      	ldrh	r2, [r2, #0]
 8005294:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2280      	movs	r2, #128	@ 0x80
 800529a:	589b      	ldr	r3, [r3, r2]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2220      	movs	r2, #32
 80052a2:	4013      	ands	r3, r2
 80052a4:	d170      	bne.n	8005388 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052a6:	f3ef 8310 	mrs	r3, PRIMASK
 80052aa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80052ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052b0:	2301      	movs	r3, #1
 80052b2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052b6:	f383 8810 	msr	PRIMASK, r3
}
 80052ba:	46c0      	nop			@ (mov r8, r8)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	49b4      	ldr	r1, [pc, #720]	@ (8005598 <HAL_UART_IRQHandler+0x640>)
 80052c8:	400a      	ands	r2, r1
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d2:	f383 8810 	msr	PRIMASK, r3
}
 80052d6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052d8:	f3ef 8310 	mrs	r3, PRIMASK
 80052dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80052de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80052e2:	2301      	movs	r3, #1
 80052e4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052e8:	f383 8810 	msr	PRIMASK, r3
}
 80052ec:	46c0      	nop			@ (mov r8, r8)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	689a      	ldr	r2, [r3, #8]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2101      	movs	r1, #1
 80052fa:	438a      	bics	r2, r1
 80052fc:	609a      	str	r2, [r3, #8]
 80052fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005300:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005302:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005304:	f383 8810 	msr	PRIMASK, r3
}
 8005308:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800530a:	f3ef 8310 	mrs	r3, PRIMASK
 800530e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005310:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005312:	673b      	str	r3, [r7, #112]	@ 0x70
 8005314:	2301      	movs	r3, #1
 8005316:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800531a:	f383 8810 	msr	PRIMASK, r3
}
 800531e:	46c0      	nop			@ (mov r8, r8)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	689a      	ldr	r2, [r3, #8]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2140      	movs	r1, #64	@ 0x40
 800532c:	438a      	bics	r2, r1
 800532e:	609a      	str	r2, [r3, #8]
 8005330:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005332:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005334:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005336:	f383 8810 	msr	PRIMASK, r3
}
 800533a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	228c      	movs	r2, #140	@ 0x8c
 8005340:	2120      	movs	r1, #32
 8005342:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800534a:	f3ef 8310 	mrs	r3, PRIMASK
 800534e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005350:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005352:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005354:	2301      	movs	r3, #1
 8005356:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800535a:	f383 8810 	msr	PRIMASK, r3
}
 800535e:	46c0      	nop			@ (mov r8, r8)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2110      	movs	r1, #16
 800536c:	438a      	bics	r2, r1
 800536e:	601a      	str	r2, [r3, #0]
 8005370:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005372:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005374:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005376:	f383 8810 	msr	PRIMASK, r3
}
 800537a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2280      	movs	r2, #128	@ 0x80
 8005380:	589b      	ldr	r3, [r3, r2]
 8005382:	0018      	movs	r0, r3
 8005384:	f7fd fd76 	bl	8002e74 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	225c      	movs	r2, #92	@ 0x5c
 8005392:	5a9a      	ldrh	r2, [r3, r2]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	215e      	movs	r1, #94	@ 0x5e
 8005398:	5a5b      	ldrh	r3, [r3, r1]
 800539a:	b29b      	uxth	r3, r3
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	b29a      	uxth	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	0011      	movs	r1, r2
 80053a4:	0018      	movs	r0, r3
 80053a6:	f000 f915 	bl	80055d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80053aa:	e0ed      	b.n	8005588 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	225c      	movs	r2, #92	@ 0x5c
 80053b0:	5a99      	ldrh	r1, [r3, r2]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	225e      	movs	r2, #94	@ 0x5e
 80053b6:	5a9b      	ldrh	r3, [r3, r2]
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	208e      	movs	r0, #142	@ 0x8e
 80053bc:	183b      	adds	r3, r7, r0
 80053be:	1a8a      	subs	r2, r1, r2
 80053c0:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	225e      	movs	r2, #94	@ 0x5e
 80053c6:	5a9b      	ldrh	r3, [r3, r2]
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d100      	bne.n	80053d0 <HAL_UART_IRQHandler+0x478>
 80053ce:	e0dd      	b.n	800558c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80053d0:	183b      	adds	r3, r7, r0
 80053d2:	881b      	ldrh	r3, [r3, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d100      	bne.n	80053da <HAL_UART_IRQHandler+0x482>
 80053d8:	e0d8      	b.n	800558c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053da:	f3ef 8310 	mrs	r3, PRIMASK
 80053de:	60fb      	str	r3, [r7, #12]
  return(result);
 80053e0:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053e2:	2488      	movs	r4, #136	@ 0x88
 80053e4:	193a      	adds	r2, r7, r4
 80053e6:	6013      	str	r3, [r2, #0]
 80053e8:	2301      	movs	r3, #1
 80053ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	f383 8810 	msr	PRIMASK, r3
}
 80053f2:	46c0      	nop			@ (mov r8, r8)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	4967      	ldr	r1, [pc, #412]	@ (800559c <HAL_UART_IRQHandler+0x644>)
 8005400:	400a      	ands	r2, r1
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	193b      	adds	r3, r7, r4
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f383 8810 	msr	PRIMASK, r3
}
 8005410:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005412:	f3ef 8310 	mrs	r3, PRIMASK
 8005416:	61bb      	str	r3, [r7, #24]
  return(result);
 8005418:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800541a:	2484      	movs	r4, #132	@ 0x84
 800541c:	193a      	adds	r2, r7, r4
 800541e:	6013      	str	r3, [r2, #0]
 8005420:	2301      	movs	r3, #1
 8005422:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	f383 8810 	msr	PRIMASK, r3
}
 800542a:	46c0      	nop			@ (mov r8, r8)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689a      	ldr	r2, [r3, #8]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	495a      	ldr	r1, [pc, #360]	@ (80055a0 <HAL_UART_IRQHandler+0x648>)
 8005438:	400a      	ands	r2, r1
 800543a:	609a      	str	r2, [r3, #8]
 800543c:	193b      	adds	r3, r7, r4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005442:	6a3b      	ldr	r3, [r7, #32]
 8005444:	f383 8810 	msr	PRIMASK, r3
}
 8005448:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	228c      	movs	r2, #140	@ 0x8c
 800544e:	2120      	movs	r1, #32
 8005450:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800545e:	f3ef 8310 	mrs	r3, PRIMASK
 8005462:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005466:	2480      	movs	r4, #128	@ 0x80
 8005468:	193a      	adds	r2, r7, r4
 800546a:	6013      	str	r3, [r2, #0]
 800546c:	2301      	movs	r3, #1
 800546e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005472:	f383 8810 	msr	PRIMASK, r3
}
 8005476:	46c0      	nop			@ (mov r8, r8)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2110      	movs	r1, #16
 8005484:	438a      	bics	r2, r1
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	193b      	adds	r3, r7, r4
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800548e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005490:	f383 8810 	msr	PRIMASK, r3
}
 8005494:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2202      	movs	r2, #2
 800549a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800549c:	183b      	adds	r3, r7, r0
 800549e:	881a      	ldrh	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	0011      	movs	r1, r2
 80054a4:	0018      	movs	r0, r3
 80054a6:	f000 f895 	bl	80055d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80054aa:	e06f      	b.n	800558c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80054ac:	23a4      	movs	r3, #164	@ 0xa4
 80054ae:	18fb      	adds	r3, r7, r3
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	2380      	movs	r3, #128	@ 0x80
 80054b4:	035b      	lsls	r3, r3, #13
 80054b6:	4013      	ands	r3, r2
 80054b8:	d010      	beq.n	80054dc <HAL_UART_IRQHandler+0x584>
 80054ba:	239c      	movs	r3, #156	@ 0x9c
 80054bc:	18fb      	adds	r3, r7, r3
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	2380      	movs	r3, #128	@ 0x80
 80054c2:	03db      	lsls	r3, r3, #15
 80054c4:	4013      	ands	r3, r2
 80054c6:	d009      	beq.n	80054dc <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2280      	movs	r2, #128	@ 0x80
 80054ce:	0352      	lsls	r2, r2, #13
 80054d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	0018      	movs	r0, r3
 80054d6:	f000 fd48 	bl	8005f6a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80054da:	e05a      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80054dc:	23a4      	movs	r3, #164	@ 0xa4
 80054de:	18fb      	adds	r3, r7, r3
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2280      	movs	r2, #128	@ 0x80
 80054e4:	4013      	ands	r3, r2
 80054e6:	d016      	beq.n	8005516 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80054e8:	23a0      	movs	r3, #160	@ 0xa0
 80054ea:	18fb      	adds	r3, r7, r3
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	2280      	movs	r2, #128	@ 0x80
 80054f0:	4013      	ands	r3, r2
 80054f2:	d106      	bne.n	8005502 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80054f4:	239c      	movs	r3, #156	@ 0x9c
 80054f6:	18fb      	adds	r3, r7, r3
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	2380      	movs	r3, #128	@ 0x80
 80054fc:	041b      	lsls	r3, r3, #16
 80054fe:	4013      	ands	r3, r2
 8005500:	d009      	beq.n	8005516 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005506:	2b00      	cmp	r3, #0
 8005508:	d042      	beq.n	8005590 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	0010      	movs	r0, r2
 8005512:	4798      	blx	r3
    }
    return;
 8005514:	e03c      	b.n	8005590 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005516:	23a4      	movs	r3, #164	@ 0xa4
 8005518:	18fb      	adds	r3, r7, r3
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2240      	movs	r2, #64	@ 0x40
 800551e:	4013      	ands	r3, r2
 8005520:	d00a      	beq.n	8005538 <HAL_UART_IRQHandler+0x5e0>
 8005522:	23a0      	movs	r3, #160	@ 0xa0
 8005524:	18fb      	adds	r3, r7, r3
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2240      	movs	r2, #64	@ 0x40
 800552a:	4013      	ands	r3, r2
 800552c:	d004      	beq.n	8005538 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	0018      	movs	r0, r3
 8005532:	f000 fcee 	bl	8005f12 <UART_EndTransmit_IT>
    return;
 8005536:	e02c      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005538:	23a4      	movs	r3, #164	@ 0xa4
 800553a:	18fb      	adds	r3, r7, r3
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	2380      	movs	r3, #128	@ 0x80
 8005540:	041b      	lsls	r3, r3, #16
 8005542:	4013      	ands	r3, r2
 8005544:	d00b      	beq.n	800555e <HAL_UART_IRQHandler+0x606>
 8005546:	23a0      	movs	r3, #160	@ 0xa0
 8005548:	18fb      	adds	r3, r7, r3
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	2380      	movs	r3, #128	@ 0x80
 800554e:	05db      	lsls	r3, r3, #23
 8005550:	4013      	ands	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	0018      	movs	r0, r3
 8005558:	f000 fd17 	bl	8005f8a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800555c:	e019      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800555e:	23a4      	movs	r3, #164	@ 0xa4
 8005560:	18fb      	adds	r3, r7, r3
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	2380      	movs	r3, #128	@ 0x80
 8005566:	045b      	lsls	r3, r3, #17
 8005568:	4013      	ands	r3, r2
 800556a:	d012      	beq.n	8005592 <HAL_UART_IRQHandler+0x63a>
 800556c:	23a0      	movs	r3, #160	@ 0xa0
 800556e:	18fb      	adds	r3, r7, r3
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2b00      	cmp	r3, #0
 8005574:	da0d      	bge.n	8005592 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	0018      	movs	r0, r3
 800557a:	f000 fcfe 	bl	8005f7a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800557e:	e008      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
      return;
 8005580:	46c0      	nop			@ (mov r8, r8)
 8005582:	e006      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
    return;
 8005584:	46c0      	nop			@ (mov r8, r8)
 8005586:	e004      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
      return;
 8005588:	46c0      	nop			@ (mov r8, r8)
 800558a:	e002      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
      return;
 800558c:	46c0      	nop			@ (mov r8, r8)
 800558e:	e000      	b.n	8005592 <HAL_UART_IRQHandler+0x63a>
    return;
 8005590:	46c0      	nop			@ (mov r8, r8)
  }
}
 8005592:	46bd      	mov	sp, r7
 8005594:	b02a      	add	sp, #168	@ 0xa8
 8005596:	bdb0      	pop	{r4, r5, r7, pc}
 8005598:	fffffeff 	.word	0xfffffeff
 800559c:	fffffedf 	.word	0xfffffedf
 80055a0:	effffffe 	.word	0xeffffffe

080055a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80055ac:	46c0      	nop			@ (mov r8, r8)
 80055ae:	46bd      	mov	sp, r7
 80055b0:	b002      	add	sp, #8
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80055bc:	46c0      	nop			@ (mov r8, r8)
 80055be:	46bd      	mov	sp, r7
 80055c0:	b002      	add	sp, #8
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80055cc:	46c0      	nop			@ (mov r8, r8)
 80055ce:	46bd      	mov	sp, r7
 80055d0:	b002      	add	sp, #8
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	000a      	movs	r2, r1
 80055de:	1cbb      	adds	r3, r7, #2
 80055e0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055e2:	46c0      	nop			@ (mov r8, r8)
 80055e4:	46bd      	mov	sp, r7
 80055e6:	b002      	add	sp, #8
 80055e8:	bd80      	pop	{r7, pc}
	...

080055ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b088      	sub	sp, #32
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055f4:	231a      	movs	r3, #26
 80055f6:	18fb      	adds	r3, r7, r3
 80055f8:	2200      	movs	r2, #0
 80055fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	431a      	orrs	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	431a      	orrs	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	4313      	orrs	r3, r2
 8005612:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4aa1      	ldr	r2, [pc, #644]	@ (80058a0 <UART_SetConfig+0x2b4>)
 800561c:	4013      	ands	r3, r2
 800561e:	0019      	movs	r1, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	69fa      	ldr	r2, [r7, #28]
 8005626:	430a      	orrs	r2, r1
 8005628:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	4a9c      	ldr	r2, [pc, #624]	@ (80058a4 <UART_SetConfig+0x2b8>)
 8005632:	4013      	ands	r3, r2
 8005634:	0019      	movs	r1, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	69fa      	ldr	r2, [r7, #28]
 800564e:	4313      	orrs	r3, r2
 8005650:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	4a93      	ldr	r2, [pc, #588]	@ (80058a8 <UART_SetConfig+0x2bc>)
 800565a:	4013      	ands	r3, r2
 800565c:	0019      	movs	r1, r3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	69fa      	ldr	r2, [r7, #28]
 8005664:	430a      	orrs	r2, r1
 8005666:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800566e:	220f      	movs	r2, #15
 8005670:	4393      	bics	r3, r2
 8005672:	0019      	movs	r1, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a89      	ldr	r2, [pc, #548]	@ (80058ac <UART_SetConfig+0x2c0>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d127      	bne.n	80056da <UART_SetConfig+0xee>
 800568a:	4b89      	ldr	r3, [pc, #548]	@ (80058b0 <UART_SetConfig+0x2c4>)
 800568c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568e:	2203      	movs	r2, #3
 8005690:	4013      	ands	r3, r2
 8005692:	2b03      	cmp	r3, #3
 8005694:	d017      	beq.n	80056c6 <UART_SetConfig+0xda>
 8005696:	d81b      	bhi.n	80056d0 <UART_SetConfig+0xe4>
 8005698:	2b02      	cmp	r3, #2
 800569a:	d00a      	beq.n	80056b2 <UART_SetConfig+0xc6>
 800569c:	d818      	bhi.n	80056d0 <UART_SetConfig+0xe4>
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d002      	beq.n	80056a8 <UART_SetConfig+0xbc>
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d00a      	beq.n	80056bc <UART_SetConfig+0xd0>
 80056a6:	e013      	b.n	80056d0 <UART_SetConfig+0xe4>
 80056a8:	231b      	movs	r3, #27
 80056aa:	18fb      	adds	r3, r7, r3
 80056ac:	2200      	movs	r2, #0
 80056ae:	701a      	strb	r2, [r3, #0]
 80056b0:	e021      	b.n	80056f6 <UART_SetConfig+0x10a>
 80056b2:	231b      	movs	r3, #27
 80056b4:	18fb      	adds	r3, r7, r3
 80056b6:	2202      	movs	r2, #2
 80056b8:	701a      	strb	r2, [r3, #0]
 80056ba:	e01c      	b.n	80056f6 <UART_SetConfig+0x10a>
 80056bc:	231b      	movs	r3, #27
 80056be:	18fb      	adds	r3, r7, r3
 80056c0:	2204      	movs	r2, #4
 80056c2:	701a      	strb	r2, [r3, #0]
 80056c4:	e017      	b.n	80056f6 <UART_SetConfig+0x10a>
 80056c6:	231b      	movs	r3, #27
 80056c8:	18fb      	adds	r3, r7, r3
 80056ca:	2208      	movs	r2, #8
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	e012      	b.n	80056f6 <UART_SetConfig+0x10a>
 80056d0:	231b      	movs	r3, #27
 80056d2:	18fb      	adds	r3, r7, r3
 80056d4:	2210      	movs	r2, #16
 80056d6:	701a      	strb	r2, [r3, #0]
 80056d8:	e00d      	b.n	80056f6 <UART_SetConfig+0x10a>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a75      	ldr	r2, [pc, #468]	@ (80058b4 <UART_SetConfig+0x2c8>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d104      	bne.n	80056ee <UART_SetConfig+0x102>
 80056e4:	231b      	movs	r3, #27
 80056e6:	18fb      	adds	r3, r7, r3
 80056e8:	2200      	movs	r2, #0
 80056ea:	701a      	strb	r2, [r3, #0]
 80056ec:	e003      	b.n	80056f6 <UART_SetConfig+0x10a>
 80056ee:	231b      	movs	r3, #27
 80056f0:	18fb      	adds	r3, r7, r3
 80056f2:	2210      	movs	r2, #16
 80056f4:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	69da      	ldr	r2, [r3, #28]
 80056fa:	2380      	movs	r3, #128	@ 0x80
 80056fc:	021b      	lsls	r3, r3, #8
 80056fe:	429a      	cmp	r2, r3
 8005700:	d000      	beq.n	8005704 <UART_SetConfig+0x118>
 8005702:	e065      	b.n	80057d0 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8005704:	231b      	movs	r3, #27
 8005706:	18fb      	adds	r3, r7, r3
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	2b08      	cmp	r3, #8
 800570c:	d015      	beq.n	800573a <UART_SetConfig+0x14e>
 800570e:	dc18      	bgt.n	8005742 <UART_SetConfig+0x156>
 8005710:	2b04      	cmp	r3, #4
 8005712:	d00d      	beq.n	8005730 <UART_SetConfig+0x144>
 8005714:	dc15      	bgt.n	8005742 <UART_SetConfig+0x156>
 8005716:	2b00      	cmp	r3, #0
 8005718:	d002      	beq.n	8005720 <UART_SetConfig+0x134>
 800571a:	2b02      	cmp	r3, #2
 800571c:	d005      	beq.n	800572a <UART_SetConfig+0x13e>
 800571e:	e010      	b.n	8005742 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005720:	f7fe fc42 	bl	8003fa8 <HAL_RCC_GetPCLK1Freq>
 8005724:	0003      	movs	r3, r0
 8005726:	617b      	str	r3, [r7, #20]
        break;
 8005728:	e012      	b.n	8005750 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800572a:	4b63      	ldr	r3, [pc, #396]	@ (80058b8 <UART_SetConfig+0x2cc>)
 800572c:	617b      	str	r3, [r7, #20]
        break;
 800572e:	e00f      	b.n	8005750 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005730:	f7fe fbae 	bl	8003e90 <HAL_RCC_GetSysClockFreq>
 8005734:	0003      	movs	r3, r0
 8005736:	617b      	str	r3, [r7, #20]
        break;
 8005738:	e00a      	b.n	8005750 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800573a:	2380      	movs	r3, #128	@ 0x80
 800573c:	021b      	lsls	r3, r3, #8
 800573e:	617b      	str	r3, [r7, #20]
        break;
 8005740:	e006      	b.n	8005750 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8005742:	2300      	movs	r3, #0
 8005744:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005746:	231a      	movs	r3, #26
 8005748:	18fb      	adds	r3, r7, r3
 800574a:	2201      	movs	r2, #1
 800574c:	701a      	strb	r2, [r3, #0]
        break;
 800574e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d100      	bne.n	8005758 <UART_SetConfig+0x16c>
 8005756:	e08d      	b.n	8005874 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800575c:	4b57      	ldr	r3, [pc, #348]	@ (80058bc <UART_SetConfig+0x2d0>)
 800575e:	0052      	lsls	r2, r2, #1
 8005760:	5ad3      	ldrh	r3, [r2, r3]
 8005762:	0019      	movs	r1, r3
 8005764:	6978      	ldr	r0, [r7, #20]
 8005766:	f7fa fccb 	bl	8000100 <__udivsi3>
 800576a:	0003      	movs	r3, r0
 800576c:	005a      	lsls	r2, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	18d2      	adds	r2, r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	0019      	movs	r1, r3
 800577c:	0010      	movs	r0, r2
 800577e:	f7fa fcbf 	bl	8000100 <__udivsi3>
 8005782:	0003      	movs	r3, r0
 8005784:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	2b0f      	cmp	r3, #15
 800578a:	d91c      	bls.n	80057c6 <UART_SetConfig+0x1da>
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	2380      	movs	r3, #128	@ 0x80
 8005790:	025b      	lsls	r3, r3, #9
 8005792:	429a      	cmp	r2, r3
 8005794:	d217      	bcs.n	80057c6 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	b29a      	uxth	r2, r3
 800579a:	200e      	movs	r0, #14
 800579c:	183b      	adds	r3, r7, r0
 800579e:	210f      	movs	r1, #15
 80057a0:	438a      	bics	r2, r1
 80057a2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	085b      	lsrs	r3, r3, #1
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2207      	movs	r2, #7
 80057ac:	4013      	ands	r3, r2
 80057ae:	b299      	uxth	r1, r3
 80057b0:	183b      	adds	r3, r7, r0
 80057b2:	183a      	adds	r2, r7, r0
 80057b4:	8812      	ldrh	r2, [r2, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	183a      	adds	r2, r7, r0
 80057c0:	8812      	ldrh	r2, [r2, #0]
 80057c2:	60da      	str	r2, [r3, #12]
 80057c4:	e056      	b.n	8005874 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80057c6:	231a      	movs	r3, #26
 80057c8:	18fb      	adds	r3, r7, r3
 80057ca:	2201      	movs	r2, #1
 80057cc:	701a      	strb	r2, [r3, #0]
 80057ce:	e051      	b.n	8005874 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 80057d0:	231b      	movs	r3, #27
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d015      	beq.n	8005806 <UART_SetConfig+0x21a>
 80057da:	dc18      	bgt.n	800580e <UART_SetConfig+0x222>
 80057dc:	2b04      	cmp	r3, #4
 80057de:	d00d      	beq.n	80057fc <UART_SetConfig+0x210>
 80057e0:	dc15      	bgt.n	800580e <UART_SetConfig+0x222>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d002      	beq.n	80057ec <UART_SetConfig+0x200>
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d005      	beq.n	80057f6 <UART_SetConfig+0x20a>
 80057ea:	e010      	b.n	800580e <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057ec:	f7fe fbdc 	bl	8003fa8 <HAL_RCC_GetPCLK1Freq>
 80057f0:	0003      	movs	r3, r0
 80057f2:	617b      	str	r3, [r7, #20]
        break;
 80057f4:	e012      	b.n	800581c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057f6:	4b30      	ldr	r3, [pc, #192]	@ (80058b8 <UART_SetConfig+0x2cc>)
 80057f8:	617b      	str	r3, [r7, #20]
        break;
 80057fa:	e00f      	b.n	800581c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057fc:	f7fe fb48 	bl	8003e90 <HAL_RCC_GetSysClockFreq>
 8005800:	0003      	movs	r3, r0
 8005802:	617b      	str	r3, [r7, #20]
        break;
 8005804:	e00a      	b.n	800581c <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005806:	2380      	movs	r3, #128	@ 0x80
 8005808:	021b      	lsls	r3, r3, #8
 800580a:	617b      	str	r3, [r7, #20]
        break;
 800580c:	e006      	b.n	800581c <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 800580e:	2300      	movs	r3, #0
 8005810:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005812:	231a      	movs	r3, #26
 8005814:	18fb      	adds	r3, r7, r3
 8005816:	2201      	movs	r2, #1
 8005818:	701a      	strb	r2, [r3, #0]
        break;
 800581a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d028      	beq.n	8005874 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005826:	4b25      	ldr	r3, [pc, #148]	@ (80058bc <UART_SetConfig+0x2d0>)
 8005828:	0052      	lsls	r2, r2, #1
 800582a:	5ad3      	ldrh	r3, [r2, r3]
 800582c:	0019      	movs	r1, r3
 800582e:	6978      	ldr	r0, [r7, #20]
 8005830:	f7fa fc66 	bl	8000100 <__udivsi3>
 8005834:	0003      	movs	r3, r0
 8005836:	001a      	movs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	085b      	lsrs	r3, r3, #1
 800583e:	18d2      	adds	r2, r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	0019      	movs	r1, r3
 8005846:	0010      	movs	r0, r2
 8005848:	f7fa fc5a 	bl	8000100 <__udivsi3>
 800584c:	0003      	movs	r3, r0
 800584e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	2b0f      	cmp	r3, #15
 8005854:	d90a      	bls.n	800586c <UART_SetConfig+0x280>
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	2380      	movs	r3, #128	@ 0x80
 800585a:	025b      	lsls	r3, r3, #9
 800585c:	429a      	cmp	r2, r3
 800585e:	d205      	bcs.n	800586c <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	b29a      	uxth	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	60da      	str	r2, [r3, #12]
 800586a:	e003      	b.n	8005874 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800586c:	231a      	movs	r3, #26
 800586e:	18fb      	adds	r3, r7, r3
 8005870:	2201      	movs	r2, #1
 8005872:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	226a      	movs	r2, #106	@ 0x6a
 8005878:	2101      	movs	r1, #1
 800587a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2268      	movs	r2, #104	@ 0x68
 8005880:	2101      	movs	r1, #1
 8005882:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005890:	231a      	movs	r3, #26
 8005892:	18fb      	adds	r3, r7, r3
 8005894:	781b      	ldrb	r3, [r3, #0]
}
 8005896:	0018      	movs	r0, r3
 8005898:	46bd      	mov	sp, r7
 800589a:	b008      	add	sp, #32
 800589c:	bd80      	pop	{r7, pc}
 800589e:	46c0      	nop			@ (mov r8, r8)
 80058a0:	cfff69f3 	.word	0xcfff69f3
 80058a4:	ffffcfff 	.word	0xffffcfff
 80058a8:	11fff4ff 	.word	0x11fff4ff
 80058ac:	40013800 	.word	0x40013800
 80058b0:	40021000 	.word	0x40021000
 80058b4:	40004400 	.word	0x40004400
 80058b8:	00f42400 	.word	0x00f42400
 80058bc:	080062c8 	.word	0x080062c8

080058c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058cc:	2208      	movs	r2, #8
 80058ce:	4013      	ands	r3, r2
 80058d0:	d00b      	beq.n	80058ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	4a4a      	ldr	r2, [pc, #296]	@ (8005a04 <UART_AdvFeatureConfig+0x144>)
 80058da:	4013      	ands	r3, r2
 80058dc:	0019      	movs	r1, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ee:	2201      	movs	r2, #1
 80058f0:	4013      	ands	r3, r2
 80058f2:	d00b      	beq.n	800590c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	4a43      	ldr	r2, [pc, #268]	@ (8005a08 <UART_AdvFeatureConfig+0x148>)
 80058fc:	4013      	ands	r3, r2
 80058fe:	0019      	movs	r1, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	430a      	orrs	r2, r1
 800590a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005910:	2202      	movs	r2, #2
 8005912:	4013      	ands	r3, r2
 8005914:	d00b      	beq.n	800592e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	4a3b      	ldr	r2, [pc, #236]	@ (8005a0c <UART_AdvFeatureConfig+0x14c>)
 800591e:	4013      	ands	r3, r2
 8005920:	0019      	movs	r1, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005932:	2204      	movs	r2, #4
 8005934:	4013      	ands	r3, r2
 8005936:	d00b      	beq.n	8005950 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	4a34      	ldr	r2, [pc, #208]	@ (8005a10 <UART_AdvFeatureConfig+0x150>)
 8005940:	4013      	ands	r3, r2
 8005942:	0019      	movs	r1, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	430a      	orrs	r2, r1
 800594e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005954:	2210      	movs	r2, #16
 8005956:	4013      	ands	r3, r2
 8005958:	d00b      	beq.n	8005972 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	4a2c      	ldr	r2, [pc, #176]	@ (8005a14 <UART_AdvFeatureConfig+0x154>)
 8005962:	4013      	ands	r3, r2
 8005964:	0019      	movs	r1, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	430a      	orrs	r2, r1
 8005970:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005976:	2220      	movs	r2, #32
 8005978:	4013      	ands	r3, r2
 800597a:	d00b      	beq.n	8005994 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	4a25      	ldr	r2, [pc, #148]	@ (8005a18 <UART_AdvFeatureConfig+0x158>)
 8005984:	4013      	ands	r3, r2
 8005986:	0019      	movs	r1, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005998:	2240      	movs	r2, #64	@ 0x40
 800599a:	4013      	ands	r3, r2
 800599c:	d01d      	beq.n	80059da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a1c <UART_AdvFeatureConfig+0x15c>)
 80059a6:	4013      	ands	r3, r2
 80059a8:	0019      	movs	r1, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	430a      	orrs	r2, r1
 80059b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059ba:	2380      	movs	r3, #128	@ 0x80
 80059bc:	035b      	lsls	r3, r3, #13
 80059be:	429a      	cmp	r2, r3
 80059c0:	d10b      	bne.n	80059da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	4a15      	ldr	r2, [pc, #84]	@ (8005a20 <UART_AdvFeatureConfig+0x160>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	0019      	movs	r1, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059de:	2280      	movs	r2, #128	@ 0x80
 80059e0:	4013      	ands	r3, r2
 80059e2:	d00b      	beq.n	80059fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	4a0e      	ldr	r2, [pc, #56]	@ (8005a24 <UART_AdvFeatureConfig+0x164>)
 80059ec:	4013      	ands	r3, r2
 80059ee:	0019      	movs	r1, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	430a      	orrs	r2, r1
 80059fa:	605a      	str	r2, [r3, #4]
  }
}
 80059fc:	46c0      	nop			@ (mov r8, r8)
 80059fe:	46bd      	mov	sp, r7
 8005a00:	b002      	add	sp, #8
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	ffff7fff 	.word	0xffff7fff
 8005a08:	fffdffff 	.word	0xfffdffff
 8005a0c:	fffeffff 	.word	0xfffeffff
 8005a10:	fffbffff 	.word	0xfffbffff
 8005a14:	ffffefff 	.word	0xffffefff
 8005a18:	ffffdfff 	.word	0xffffdfff
 8005a1c:	ffefffff 	.word	0xffefffff
 8005a20:	ff9fffff 	.word	0xff9fffff
 8005a24:	fff7ffff 	.word	0xfff7ffff

08005a28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b092      	sub	sp, #72	@ 0x48
 8005a2c:	af02      	add	r7, sp, #8
 8005a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2290      	movs	r2, #144	@ 0x90
 8005a34:	2100      	movs	r1, #0
 8005a36:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a38:	f7fb fc46 	bl	80012c8 <HAL_GetTick>
 8005a3c:	0003      	movs	r3, r0
 8005a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2208      	movs	r2, #8
 8005a48:	4013      	ands	r3, r2
 8005a4a:	2b08      	cmp	r3, #8
 8005a4c:	d12d      	bne.n	8005aaa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a50:	2280      	movs	r2, #128	@ 0x80
 8005a52:	0391      	lsls	r1, r2, #14
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	4a47      	ldr	r2, [pc, #284]	@ (8005b74 <UART_CheckIdleState+0x14c>)
 8005a58:	9200      	str	r2, [sp, #0]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f000 f88e 	bl	8005b7c <UART_WaitOnFlagUntilTimeout>
 8005a60:	1e03      	subs	r3, r0, #0
 8005a62:	d022      	beq.n	8005aaa <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a64:	f3ef 8310 	mrs	r3, PRIMASK
 8005a68:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a6e:	2301      	movs	r3, #1
 8005a70:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a74:	f383 8810 	msr	PRIMASK, r3
}
 8005a78:	46c0      	nop			@ (mov r8, r8)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2180      	movs	r1, #128	@ 0x80
 8005a86:	438a      	bics	r2, r1
 8005a88:	601a      	str	r2, [r3, #0]
 8005a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a90:	f383 8810 	msr	PRIMASK, r3
}
 8005a94:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2288      	movs	r2, #136	@ 0x88
 8005a9a:	2120      	movs	r1, #32
 8005a9c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2284      	movs	r2, #132	@ 0x84
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e060      	b.n	8005b6c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2204      	movs	r2, #4
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	2b04      	cmp	r3, #4
 8005ab6:	d146      	bne.n	8005b46 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aba:	2280      	movs	r2, #128	@ 0x80
 8005abc:	03d1      	lsls	r1, r2, #15
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	4a2c      	ldr	r2, [pc, #176]	@ (8005b74 <UART_CheckIdleState+0x14c>)
 8005ac2:	9200      	str	r2, [sp, #0]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f000 f859 	bl	8005b7c <UART_WaitOnFlagUntilTimeout>
 8005aca:	1e03      	subs	r3, r0, #0
 8005acc:	d03b      	beq.n	8005b46 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ace:	f3ef 8310 	mrs	r3, PRIMASK
 8005ad2:	60fb      	str	r3, [r7, #12]
  return(result);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ad8:	2301      	movs	r3, #1
 8005ada:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	f383 8810 	msr	PRIMASK, r3
}
 8005ae2:	46c0      	nop			@ (mov r8, r8)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4922      	ldr	r1, [pc, #136]	@ (8005b78 <UART_CheckIdleState+0x150>)
 8005af0:	400a      	ands	r2, r1
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	f383 8810 	msr	PRIMASK, r3
}
 8005afe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b00:	f3ef 8310 	mrs	r3, PRIMASK
 8005b04:	61bb      	str	r3, [r7, #24]
  return(result);
 8005b06:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b08:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	f383 8810 	msr	PRIMASK, r3
}
 8005b14:	46c0      	nop			@ (mov r8, r8)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2101      	movs	r1, #1
 8005b22:	438a      	bics	r2, r1
 8005b24:	609a      	str	r2, [r3, #8]
 8005b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b28:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	f383 8810 	msr	PRIMASK, r3
}
 8005b30:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	228c      	movs	r2, #140	@ 0x8c
 8005b36:	2120      	movs	r1, #32
 8005b38:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2284      	movs	r2, #132	@ 0x84
 8005b3e:	2100      	movs	r1, #0
 8005b40:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e012      	b.n	8005b6c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2288      	movs	r2, #136	@ 0x88
 8005b4a:	2120      	movs	r1, #32
 8005b4c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	228c      	movs	r2, #140	@ 0x8c
 8005b52:	2120      	movs	r1, #32
 8005b54:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2284      	movs	r2, #132	@ 0x84
 8005b66:	2100      	movs	r1, #0
 8005b68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	0018      	movs	r0, r3
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	b010      	add	sp, #64	@ 0x40
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	01ffffff 	.word	0x01ffffff
 8005b78:	fffffedf 	.word	0xfffffedf

08005b7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	603b      	str	r3, [r7, #0]
 8005b88:	1dfb      	adds	r3, r7, #7
 8005b8a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b8c:	e051      	b.n	8005c32 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	3301      	adds	r3, #1
 8005b92:	d04e      	beq.n	8005c32 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b94:	f7fb fb98 	bl	80012c8 <HAL_GetTick>
 8005b98:	0002      	movs	r2, r0
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	69ba      	ldr	r2, [r7, #24]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d302      	bcc.n	8005baa <UART_WaitOnFlagUntilTimeout+0x2e>
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d101      	bne.n	8005bae <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e051      	b.n	8005c52 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2204      	movs	r2, #4
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	d03b      	beq.n	8005c32 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	2b80      	cmp	r3, #128	@ 0x80
 8005bbe:	d038      	beq.n	8005c32 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2b40      	cmp	r3, #64	@ 0x40
 8005bc4:	d035      	beq.n	8005c32 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	2208      	movs	r2, #8
 8005bce:	4013      	ands	r3, r2
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d111      	bne.n	8005bf8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2208      	movs	r2, #8
 8005bda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	0018      	movs	r0, r3
 8005be0:	f000 f87c 	bl	8005cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2290      	movs	r2, #144	@ 0x90
 8005be8:	2108      	movs	r1, #8
 8005bea:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2284      	movs	r2, #132	@ 0x84
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e02c      	b.n	8005c52 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	69da      	ldr	r2, [r3, #28]
 8005bfe:	2380      	movs	r3, #128	@ 0x80
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	401a      	ands	r2, r3
 8005c04:	2380      	movs	r3, #128	@ 0x80
 8005c06:	011b      	lsls	r3, r3, #4
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d112      	bne.n	8005c32 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2280      	movs	r2, #128	@ 0x80
 8005c12:	0112      	lsls	r2, r2, #4
 8005c14:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	0018      	movs	r0, r3
 8005c1a:	f000 f85f 	bl	8005cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2290      	movs	r2, #144	@ 0x90
 8005c22:	2120      	movs	r1, #32
 8005c24:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2284      	movs	r2, #132	@ 0x84
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	e00f      	b.n	8005c52 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	68ba      	ldr	r2, [r7, #8]
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	68ba      	ldr	r2, [r7, #8]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	425a      	negs	r2, r3
 8005c42:	4153      	adcs	r3, r2
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	001a      	movs	r2, r3
 8005c48:	1dfb      	adds	r3, r7, #7
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d09e      	beq.n	8005b8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	0018      	movs	r0, r3
 8005c54:	46bd      	mov	sp, r7
 8005c56:	b004      	add	sp, #16
 8005c58:	bd80      	pop	{r7, pc}
	...

08005c5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b08a      	sub	sp, #40	@ 0x28
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c64:	f3ef 8310 	mrs	r3, PRIMASK
 8005c68:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c6a:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c6e:	2301      	movs	r3, #1
 8005c70:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f383 8810 	msr	PRIMASK, r3
}
 8005c78:	46c0      	nop			@ (mov r8, r8)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	21c0      	movs	r1, #192	@ 0xc0
 8005c86:	438a      	bics	r2, r1
 8005c88:	601a      	str	r2, [r3, #0]
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	f383 8810 	msr	PRIMASK, r3
}
 8005c94:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c96:	f3ef 8310 	mrs	r3, PRIMASK
 8005c9a:	617b      	str	r3, [r7, #20]
  return(result);
 8005c9c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005c9e:	623b      	str	r3, [r7, #32]
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	f383 8810 	msr	PRIMASK, r3
}
 8005caa:	46c0      	nop			@ (mov r8, r8)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	689a      	ldr	r2, [r3, #8]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4908      	ldr	r1, [pc, #32]	@ (8005cd8 <UART_EndTxTransfer+0x7c>)
 8005cb8:	400a      	ands	r2, r1
 8005cba:	609a      	str	r2, [r3, #8]
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cc0:	69fb      	ldr	r3, [r7, #28]
 8005cc2:	f383 8810 	msr	PRIMASK, r3
}
 8005cc6:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2288      	movs	r2, #136	@ 0x88
 8005ccc:	2120      	movs	r1, #32
 8005cce:	5099      	str	r1, [r3, r2]
}
 8005cd0:	46c0      	nop			@ (mov r8, r8)
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	b00a      	add	sp, #40	@ 0x28
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	ff7fffff 	.word	0xff7fffff

08005cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b08e      	sub	sp, #56	@ 0x38
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ce4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ce8:	617b      	str	r3, [r7, #20]
  return(result);
 8005cea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cee:	2301      	movs	r3, #1
 8005cf0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	f383 8810 	msr	PRIMASK, r3
}
 8005cf8:	46c0      	nop			@ (mov r8, r8)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4926      	ldr	r1, [pc, #152]	@ (8005da0 <UART_EndRxTransfer+0xc4>)
 8005d06:	400a      	ands	r2, r1
 8005d08:	601a      	str	r2, [r3, #0]
 8005d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	f383 8810 	msr	PRIMASK, r3
}
 8005d14:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d16:	f3ef 8310 	mrs	r3, PRIMASK
 8005d1a:	623b      	str	r3, [r7, #32]
  return(result);
 8005d1c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d20:	2301      	movs	r3, #1
 8005d22:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d26:	f383 8810 	msr	PRIMASK, r3
}
 8005d2a:	46c0      	nop			@ (mov r8, r8)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689a      	ldr	r2, [r3, #8]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	491b      	ldr	r1, [pc, #108]	@ (8005da4 <UART_EndRxTransfer+0xc8>)
 8005d38:	400a      	ands	r2, r1
 8005d3a:	609a      	str	r2, [r3, #8]
 8005d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d42:	f383 8810 	msr	PRIMASK, r3
}
 8005d46:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d118      	bne.n	8005d82 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d50:	f3ef 8310 	mrs	r3, PRIMASK
 8005d54:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d56:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f383 8810 	msr	PRIMASK, r3
}
 8005d64:	46c0      	nop			@ (mov r8, r8)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2110      	movs	r1, #16
 8005d72:	438a      	bics	r2, r1
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f383 8810 	msr	PRIMASK, r3
}
 8005d80:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	228c      	movs	r2, #140	@ 0x8c
 8005d86:	2120      	movs	r1, #32
 8005d88:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005d96:	46c0      	nop			@ (mov r8, r8)
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	b00e      	add	sp, #56	@ 0x38
 8005d9c:	bd80      	pop	{r7, pc}
 8005d9e:	46c0      	nop			@ (mov r8, r8)
 8005da0:	fffffedf 	.word	0xfffffedf
 8005da4:	effffffe 	.word	0xeffffffe

08005da8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08c      	sub	sp, #48	@ 0x30
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	d135      	bne.n	8005e2e <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8005dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc4:	2256      	movs	r2, #86	@ 0x56
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dca:	f3ef 8310 	mrs	r3, PRIMASK
 8005dce:	60fb      	str	r3, [r7, #12]
  return(result);
 8005dd0:	68fb      	ldr	r3, [r7, #12]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	f383 8810 	msr	PRIMASK, r3
}
 8005dde:	46c0      	nop			@ (mov r8, r8)
 8005de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689a      	ldr	r2, [r3, #8]
 8005de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2180      	movs	r1, #128	@ 0x80
 8005dec:	438a      	bics	r2, r1
 8005dee:	609a      	str	r2, [r3, #8]
 8005df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f383 8810 	msr	PRIMASK, r3
}
 8005dfa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dfc:	f3ef 8310 	mrs	r3, PRIMASK
 8005e00:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e02:	69bb      	ldr	r3, [r7, #24]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e06:	2301      	movs	r3, #1
 8005e08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	f383 8810 	msr	PRIMASK, r3
}
 8005e10:	46c0      	nop			@ (mov r8, r8)
 8005e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2140      	movs	r1, #64	@ 0x40
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	601a      	str	r2, [r3, #0]
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	f383 8810 	msr	PRIMASK, r3
}
 8005e2c:	e004      	b.n	8005e38 <UART_DMATransmitCplt+0x90>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8005e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e30:	0018      	movs	r0, r3
 8005e32:	f7ff fbb7 	bl	80055a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e36:	46c0      	nop			@ (mov r8, r8)
 8005e38:	46c0      	nop			@ (mov r8, r8)
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	b00c      	add	sp, #48	@ 0x30
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	0018      	movs	r0, r3
 8005e52:	f7ff fbaf 	bl	80055b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e56:	46c0      	nop			@ (mov r8, r8)
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	b004      	add	sp, #16
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b086      	sub	sp, #24
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	2288      	movs	r2, #136	@ 0x88
 8005e70:	589b      	ldr	r3, [r3, r2]
 8005e72:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	228c      	movs	r2, #140	@ 0x8c
 8005e78:	589b      	ldr	r3, [r3, r2]
 8005e7a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	2280      	movs	r2, #128	@ 0x80
 8005e84:	4013      	ands	r3, r2
 8005e86:	2b80      	cmp	r3, #128	@ 0x80
 8005e88:	d10a      	bne.n	8005ea0 <UART_DMAError+0x42>
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	2b21      	cmp	r3, #33	@ 0x21
 8005e8e:	d107      	bne.n	8005ea0 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	2256      	movs	r2, #86	@ 0x56
 8005e94:	2100      	movs	r1, #0
 8005e96:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	f7ff fede 	bl	8005c5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	2240      	movs	r2, #64	@ 0x40
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	2b40      	cmp	r3, #64	@ 0x40
 8005eac:	d10a      	bne.n	8005ec4 <UART_DMAError+0x66>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2b22      	cmp	r3, #34	@ 0x22
 8005eb2:	d107      	bne.n	8005ec4 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	225e      	movs	r2, #94	@ 0x5e
 8005eb8:	2100      	movs	r1, #0
 8005eba:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	0018      	movs	r0, r3
 8005ec0:	f7ff ff0c 	bl	8005cdc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	2290      	movs	r2, #144	@ 0x90
 8005ec8:	589b      	ldr	r3, [r3, r2]
 8005eca:	2210      	movs	r2, #16
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	2190      	movs	r1, #144	@ 0x90
 8005ed2:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	0018      	movs	r0, r3
 8005ed8:	f7ff fb74 	bl	80055c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005edc:	46c0      	nop			@ (mov r8, r8)
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	b006      	add	sp, #24
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	225e      	movs	r2, #94	@ 0x5e
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2256      	movs	r2, #86	@ 0x56
 8005efe:	2100      	movs	r1, #0
 8005f00:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	0018      	movs	r0, r3
 8005f06:	f7ff fb5d 	bl	80055c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f0a:	46c0      	nop			@ (mov r8, r8)
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	b004      	add	sp, #16
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b086      	sub	sp, #24
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f1a:	f3ef 8310 	mrs	r3, PRIMASK
 8005f1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f20:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	2301      	movs	r3, #1
 8005f26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f383 8810 	msr	PRIMASK, r3
}
 8005f2e:	46c0      	nop			@ (mov r8, r8)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2140      	movs	r1, #64	@ 0x40
 8005f3c:	438a      	bics	r2, r1
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f383 8810 	msr	PRIMASK, r3
}
 8005f4a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2288      	movs	r2, #136	@ 0x88
 8005f50:	2120      	movs	r1, #32
 8005f52:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	0018      	movs	r0, r3
 8005f5e:	f7ff fb21 	bl	80055a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f62:	46c0      	nop			@ (mov r8, r8)
 8005f64:	46bd      	mov	sp, r7
 8005f66:	b006      	add	sp, #24
 8005f68:	bd80      	pop	{r7, pc}

08005f6a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005f6a:	b580      	push	{r7, lr}
 8005f6c:	b082      	sub	sp, #8
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005f72:	46c0      	nop			@ (mov r8, r8)
 8005f74:	46bd      	mov	sp, r7
 8005f76:	b002      	add	sp, #8
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005f7a:	b580      	push	{r7, lr}
 8005f7c:	b082      	sub	sp, #8
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005f82:	46c0      	nop			@ (mov r8, r8)
 8005f84:	46bd      	mov	sp, r7
 8005f86:	b002      	add	sp, #8
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005f92:	46c0      	nop			@ (mov r8, r8)
 8005f94:	46bd      	mov	sp, r7
 8005f96:	b002      	add	sp, #8
 8005f98:	bd80      	pop	{r7, pc}
	...

08005f9c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2284      	movs	r2, #132	@ 0x84
 8005fa8:	5c9b      	ldrb	r3, [r3, r2]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d101      	bne.n	8005fb2 <HAL_UARTEx_DisableFifoMode+0x16>
 8005fae:	2302      	movs	r3, #2
 8005fb0:	e027      	b.n	8006002 <HAL_UARTEx_DisableFifoMode+0x66>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2284      	movs	r2, #132	@ 0x84
 8005fb6:	2101      	movs	r1, #1
 8005fb8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2288      	movs	r2, #136	@ 0x88
 8005fbe:	2124      	movs	r1, #36	@ 0x24
 8005fc0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	438a      	bics	r2, r1
 8005fd8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800600c <HAL_UARTEx_DisableFifoMode+0x70>)
 8005fde:	4013      	ands	r3, r2
 8005fe0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2288      	movs	r2, #136	@ 0x88
 8005ff4:	2120      	movs	r1, #32
 8005ff6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2284      	movs	r2, #132	@ 0x84
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	0018      	movs	r0, r3
 8006004:	46bd      	mov	sp, r7
 8006006:	b004      	add	sp, #16
 8006008:	bd80      	pop	{r7, pc}
 800600a:	46c0      	nop			@ (mov r8, r8)
 800600c:	dfffffff 	.word	0xdfffffff

08006010 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2284      	movs	r2, #132	@ 0x84
 800601e:	5c9b      	ldrb	r3, [r3, r2]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d101      	bne.n	8006028 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006024:	2302      	movs	r3, #2
 8006026:	e02e      	b.n	8006086 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2284      	movs	r2, #132	@ 0x84
 800602c:	2101      	movs	r1, #1
 800602e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2288      	movs	r2, #136	@ 0x88
 8006034:	2124      	movs	r1, #36	@ 0x24
 8006036:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2101      	movs	r1, #1
 800604c:	438a      	bics	r2, r1
 800604e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	08d9      	lsrs	r1, r3, #3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	683a      	ldr	r2, [r7, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	0018      	movs	r0, r3
 8006068:	f000 f854 	bl	8006114 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2288      	movs	r2, #136	@ 0x88
 8006078:	2120      	movs	r1, #32
 800607a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2284      	movs	r2, #132	@ 0x84
 8006080:	2100      	movs	r1, #0
 8006082:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	0018      	movs	r0, r3
 8006088:	46bd      	mov	sp, r7
 800608a:	b004      	add	sp, #16
 800608c:	bd80      	pop	{r7, pc}
	...

08006090 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2284      	movs	r2, #132	@ 0x84
 800609e:	5c9b      	ldrb	r3, [r3, r2]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d101      	bne.n	80060a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e02f      	b.n	8006108 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2284      	movs	r2, #132	@ 0x84
 80060ac:	2101      	movs	r1, #1
 80060ae:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2288      	movs	r2, #136	@ 0x88
 80060b4:	2124      	movs	r1, #36	@ 0x24
 80060b6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2101      	movs	r1, #1
 80060cc:	438a      	bics	r2, r1
 80060ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	4a0e      	ldr	r2, [pc, #56]	@ (8006110 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80060d8:	4013      	ands	r3, r2
 80060da:	0019      	movs	r1, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	0018      	movs	r0, r3
 80060ea:	f000 f813 	bl	8006114 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2288      	movs	r2, #136	@ 0x88
 80060fa:	2120      	movs	r1, #32
 80060fc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2284      	movs	r2, #132	@ 0x84
 8006102:	2100      	movs	r1, #0
 8006104:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	0018      	movs	r0, r3
 800610a:	46bd      	mov	sp, r7
 800610c:	b004      	add	sp, #16
 800610e:	bd80      	pop	{r7, pc}
 8006110:	f1ffffff 	.word	0xf1ffffff

08006114 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006120:	2b00      	cmp	r3, #0
 8006122:	d108      	bne.n	8006136 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	226a      	movs	r2, #106	@ 0x6a
 8006128:	2101      	movs	r1, #1
 800612a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2268      	movs	r2, #104	@ 0x68
 8006130:	2101      	movs	r1, #1
 8006132:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006134:	e043      	b.n	80061be <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006136:	260f      	movs	r6, #15
 8006138:	19bb      	adds	r3, r7, r6
 800613a:	2208      	movs	r2, #8
 800613c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800613e:	200e      	movs	r0, #14
 8006140:	183b      	adds	r3, r7, r0
 8006142:	2208      	movs	r2, #8
 8006144:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	0e5b      	lsrs	r3, r3, #25
 800614e:	b2da      	uxtb	r2, r3
 8006150:	240d      	movs	r4, #13
 8006152:	193b      	adds	r3, r7, r4
 8006154:	2107      	movs	r1, #7
 8006156:	400a      	ands	r2, r1
 8006158:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	0f5b      	lsrs	r3, r3, #29
 8006162:	b2da      	uxtb	r2, r3
 8006164:	250c      	movs	r5, #12
 8006166:	197b      	adds	r3, r7, r5
 8006168:	2107      	movs	r1, #7
 800616a:	400a      	ands	r2, r1
 800616c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800616e:	183b      	adds	r3, r7, r0
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	197a      	adds	r2, r7, r5
 8006174:	7812      	ldrb	r2, [r2, #0]
 8006176:	4914      	ldr	r1, [pc, #80]	@ (80061c8 <UARTEx_SetNbDataToProcess+0xb4>)
 8006178:	5c8a      	ldrb	r2, [r1, r2]
 800617a:	435a      	muls	r2, r3
 800617c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800617e:	197b      	adds	r3, r7, r5
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	4a12      	ldr	r2, [pc, #72]	@ (80061cc <UARTEx_SetNbDataToProcess+0xb8>)
 8006184:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006186:	0019      	movs	r1, r3
 8006188:	f7fa f844 	bl	8000214 <__divsi3>
 800618c:	0003      	movs	r3, r0
 800618e:	b299      	uxth	r1, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	226a      	movs	r2, #106	@ 0x6a
 8006194:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006196:	19bb      	adds	r3, r7, r6
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	193a      	adds	r2, r7, r4
 800619c:	7812      	ldrb	r2, [r2, #0]
 800619e:	490a      	ldr	r1, [pc, #40]	@ (80061c8 <UARTEx_SetNbDataToProcess+0xb4>)
 80061a0:	5c8a      	ldrb	r2, [r1, r2]
 80061a2:	435a      	muls	r2, r3
 80061a4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80061a6:	193b      	adds	r3, r7, r4
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	4a08      	ldr	r2, [pc, #32]	@ (80061cc <UARTEx_SetNbDataToProcess+0xb8>)
 80061ac:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061ae:	0019      	movs	r1, r3
 80061b0:	f7fa f830 	bl	8000214 <__divsi3>
 80061b4:	0003      	movs	r3, r0
 80061b6:	b299      	uxth	r1, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2268      	movs	r2, #104	@ 0x68
 80061bc:	5299      	strh	r1, [r3, r2]
}
 80061be:	46c0      	nop			@ (mov r8, r8)
 80061c0:	46bd      	mov	sp, r7
 80061c2:	b005      	add	sp, #20
 80061c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061c6:	46c0      	nop			@ (mov r8, r8)
 80061c8:	080062e0 	.word	0x080062e0
 80061cc:	080062e8 	.word	0x080062e8

080061d0 <memset>:
 80061d0:	0003      	movs	r3, r0
 80061d2:	1882      	adds	r2, r0, r2
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d100      	bne.n	80061da <memset+0xa>
 80061d8:	4770      	bx	lr
 80061da:	7019      	strb	r1, [r3, #0]
 80061dc:	3301      	adds	r3, #1
 80061de:	e7f9      	b.n	80061d4 <memset+0x4>

080061e0 <__libc_init_array>:
 80061e0:	b570      	push	{r4, r5, r6, lr}
 80061e2:	2600      	movs	r6, #0
 80061e4:	4c0c      	ldr	r4, [pc, #48]	@ (8006218 <__libc_init_array+0x38>)
 80061e6:	4d0d      	ldr	r5, [pc, #52]	@ (800621c <__libc_init_array+0x3c>)
 80061e8:	1b64      	subs	r4, r4, r5
 80061ea:	10a4      	asrs	r4, r4, #2
 80061ec:	42a6      	cmp	r6, r4
 80061ee:	d109      	bne.n	8006204 <__libc_init_array+0x24>
 80061f0:	2600      	movs	r6, #0
 80061f2:	f000 f819 	bl	8006228 <_init>
 80061f6:	4c0a      	ldr	r4, [pc, #40]	@ (8006220 <__libc_init_array+0x40>)
 80061f8:	4d0a      	ldr	r5, [pc, #40]	@ (8006224 <__libc_init_array+0x44>)
 80061fa:	1b64      	subs	r4, r4, r5
 80061fc:	10a4      	asrs	r4, r4, #2
 80061fe:	42a6      	cmp	r6, r4
 8006200:	d105      	bne.n	800620e <__libc_init_array+0x2e>
 8006202:	bd70      	pop	{r4, r5, r6, pc}
 8006204:	00b3      	lsls	r3, r6, #2
 8006206:	58eb      	ldr	r3, [r5, r3]
 8006208:	4798      	blx	r3
 800620a:	3601      	adds	r6, #1
 800620c:	e7ee      	b.n	80061ec <__libc_init_array+0xc>
 800620e:	00b3      	lsls	r3, r6, #2
 8006210:	58eb      	ldr	r3, [r5, r3]
 8006212:	4798      	blx	r3
 8006214:	3601      	adds	r6, #1
 8006216:	e7f2      	b.n	80061fe <__libc_init_array+0x1e>
 8006218:	080062f0 	.word	0x080062f0
 800621c:	080062f0 	.word	0x080062f0
 8006220:	080062f4 	.word	0x080062f4
 8006224:	080062f0 	.word	0x080062f0

08006228 <_init>:
 8006228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800622a:	46c0      	nop			@ (mov r8, r8)
 800622c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800622e:	bc08      	pop	{r3}
 8006230:	469e      	mov	lr, r3
 8006232:	4770      	bx	lr

08006234 <_fini>:
 8006234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006236:	46c0      	nop			@ (mov r8, r8)
 8006238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623a:	bc08      	pop	{r3}
 800623c:	469e      	mov	lr, r3
 800623e:	4770      	bx	lr
