#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f9e0a436850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9e0a4361f0 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7f9e0a415c50 .param/str "INSTRUCTION" 0 3 20, "XXX";
P_0x7f9e0a415c90 .param/str "RAM_INIT_FILE" 0 3 21, "\000";
P_0x7f9e0a415cd0 .param/str "TEST_ID" 0 3 19, "XXX_X";
P_0x7f9e0a415d10 .param/l "TIMEOUT_CYCLES" 0 3 18, +C4<00000000000000000000000001100100>;
v0x7f9e0a5bc2b0_0 .net *"_ivl_11", 7 0, L_0x7f9e0a5bd060;  1 drivers
v0x7f9e0a5bc350_0 .net *"_ivl_16", 7 0, L_0x7f9e0a5bd2b0;  1 drivers
v0x7f9e0a5bc3f0_0 .net *"_ivl_3", 7 0, L_0x7f9e0a5bcf00;  1 drivers
v0x7f9e0a5bc480_0 .net *"_ivl_7", 7 0, L_0x7f9e0a5bcfa0;  1 drivers
v0x7f9e0a5bc530_0 .net "active", 0 0, v0x7f9e0a5b1320_0;  1 drivers
v0x7f9e0a5bc640_0 .net "address", 31 0, L_0x7f9e0a5be9b0;  1 drivers
v0x7f9e0a5bc6d0_0 .net "byteenable", 3 0, v0x7f9e0a5b0a70_0;  1 drivers
v0x7f9e0a5bc760_0 .var "clk", 0 0;
v0x7f9e0a5bc7f0_0 .var/i "counter", 31 0;
v0x7f9e0a5bc900_0 .net "read", 0 0, v0x7f9e0a5af290_0;  1 drivers
v0x7f9e0a5bc990_0 .net "readdata", 31 0, v0x7f9e0a5bb8a0_0;  1 drivers
v0x7f9e0a5bca30_0 .net "readdata_to_CPU", 31 0, L_0x7f9e0a5bd100;  1 drivers
v0x7f9e0a5bcae0_0 .net "register_v0", 31 0, L_0x7f9e0a5c0f60;  1 drivers
v0x7f9e0a5bcb80_0 .var "reset", 0 0;
v0x7f9e0a5bcc10_0 .net "waitrequest", 0 0, v0x7f9e0a5bbc70_0;  1 drivers
v0x7f9e0a5bcce0_0 .net "write", 0 0, v0x7f9e0a5af320_0;  1 drivers
v0x7f9e0a5bcd70_0 .net "writedata", 31 0, v0x7f9e0a5b0dd0_0;  1 drivers
E_0x7f9e0a43fcd0 .event negedge, v0x7f9e0a5adb60_0;
L_0x7f9e0a5bcf00 .part v0x7f9e0a5bb8a0_0, 24, 8;
L_0x7f9e0a5bcfa0 .part v0x7f9e0a5bb8a0_0, 16, 8;
L_0x7f9e0a5bd060 .part v0x7f9e0a5bb8a0_0, 8, 8;
L_0x7f9e0a5bd100 .concat8 [ 8 8 8 8], L_0x7f9e0a5bcf00, L_0x7f9e0a5bcfa0, L_0x7f9e0a5bd060, L_0x7f9e0a5bd2b0;
L_0x7f9e0a5bd2b0 .part v0x7f9e0a5bb8a0_0, 0, 8;
S_0x7f9e0a435580 .scope module, "datapath" "mips_cpu_bus" 3 116, 4 2 0, S_0x7f9e0a4361f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x7f9e0a5bd8f0 .functor OR 1, L_0x7f9e0a5bd510, L_0x7f9e0a5bd7b0, C4<0>, C4<0>;
L_0x7f9e0a5bdd70 .functor AND 1, v0x7f9e0a5af610_0, L_0x7f9e0a5c1d40, C4<1>, C4<1>;
L_0x7f9e0a5bde60 .functor OR 1, v0x7f9e0a5af200_0, L_0x7f9e0a5bdd70, C4<0>, C4<0>;
v0x7f9e0a5b45e0_0 .net "ALUAmux2to1", 31 0, L_0x7f9e0a5c00c0;  1 drivers
v0x7f9e0a5b4670_0 .net "ALUB", 31 0, v0x7f9e0a5ac180_0;  1 drivers
v0x7f9e0a5b4740_0 .var "ALUOut", 31 0;
v0x7f9e0a5b47d0_0 .net "ALUSrcA", 0 0, v0x7f9e0a5aee80_0;  1 drivers
v0x7f9e0a5b4880_0 .net "ALUSrcB", 1 0, v0x7f9e0a5aef10_0;  1 drivers
v0x7f9e0a5b4990_0 .net "ALU_MULTorDIV_result", 63 0, v0x7f9e0a5aa3a0_0;  1 drivers
v0x7f9e0a5b4a60_0 .net "ALU_result", 31 0, v0x7f9e0a5aa450_0;  1 drivers
v0x7f9e0a5b4b30_0 .net "ALUctl", 3 0, v0x7f9e0a5aefb0_0;  1 drivers
v0x7f9e0a5b4c00_0 .net "Decodemux2to1", 31 0, L_0x7f9e0a5be1e0;  1 drivers
v0x7f9e0a5b4d10_0 .net "HI", 31 0, v0x7f9e0a5acb20_0;  1 drivers
v0x7f9e0a5b4da0_0 .net "HI_LO_ALUOut", 1 0, L_0x7f9e0a5c29f0;  1 drivers
v0x7f9e0a5b4e30_0 .net "HI_LO_ALUOut_to_Reg_mux", 31 0, L_0x7f9e0a5bfc70;  1 drivers
v0x7f9e0a5b4ec0_0 .net "IRWrite", 0 0, v0x7f9e0a5af080_0;  1 drivers
v0x7f9e0a5b4f90_0 .net "IorD", 0 0, v0x7f9e0a5af130_0;  1 drivers
v0x7f9e0a5b5060_0 .net "JUMP", 0 0, v0x7f9e0a5af200_0;  1 drivers
v0x7f9e0a5b50f0_0 .net "LO", 31 0, v0x7f9e0a5acc80_0;  1 drivers
v0x7f9e0a5b5180_0 .net "MemtoReg", 0 0, v0x7f9e0a5af3c0_0;  1 drivers
v0x7f9e0a5b5310_0 .net "PC", 31 0, v0x7f9e0a5b1620_0;  1 drivers
v0x7f9e0a5b53a0_0 .net "PCSource", 1 0, v0x7f9e0a5af4d0_0;  1 drivers
v0x7f9e0a5b5430_0 .net "PCWrite", 0 0, v0x7f9e0a5af570_0;  1 drivers
v0x7f9e0a5b54c0_0 .net "PCWriteCond", 0 0, v0x7f9e0a5af610_0;  1 drivers
v0x7f9e0a5b5550_0 .net "PC_RETURN_ADDR_ALOUT_MUX", 31 0, L_0x7f9e0a5c2e10;  1 drivers
v0x7f9e0a5b55e0_0 .net "RegDst", 0 0, v0x7f9e0a5af750_0;  1 drivers
v0x7f9e0a5b5670_0 .net "RegWrite", 0 0, v0x7f9e0a5af7f0_0;  1 drivers
v0x7f9e0a5b5740_0 .net "RegWritemux2to1", 31 0, L_0x7f9e0a5c0020;  1 drivers
v0x7f9e0a5b57d0_0 .net "Regmux2to1", 4 0, L_0x7f9e0a5bf170;  1 drivers
v0x7f9e0a5b5880_0 .net "ReturnToReg", 0 0, v0x7f9e0a5af6b0_0;  1 drivers
v0x7f9e0a5b5930_0 .net *"_ivl_0", 31 0, L_0x7f9e0a5bd3c0;  1 drivers
v0x7f9e0a5b59c0_0 .net *"_ivl_100", 31 0, L_0x7f9e0a5bfef0;  1 drivers
L_0x7f9e0c073560 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b5a60_0 .net *"_ivl_103", 30 0, L_0x7f9e0c073560;  1 drivers
L_0x7f9e0c0735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b5b10_0 .net/2u *"_ivl_104", 31 0, L_0x7f9e0c0735a8;  1 drivers
v0x7f9e0a5b5bc0_0 .net *"_ivl_106", 0 0, L_0x7f9e0a5c0240;  1 drivers
L_0x7f9e0c073098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b5c60_0 .net *"_ivl_11", 30 0, L_0x7f9e0c073098;  1 drivers
L_0x7f9e0c0730e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b5230_0 .net/2u *"_ivl_12", 31 0, L_0x7f9e0c0730e0;  1 drivers
v0x7f9e0a5b5ef0_0 .net *"_ivl_120", 31 0, L_0x7f9e0a5c0790;  1 drivers
L_0x7f9e0c073c68 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b5f80_0 .net *"_ivl_123", 30 0, L_0x7f9e0c073c68;  1 drivers
L_0x7f9e0c073cb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6020_0 .net/2u *"_ivl_124", 31 0, L_0x7f9e0c073cb0;  1 drivers
v0x7f9e0a5b60d0_0 .net *"_ivl_126", 0 0, L_0x7f9e0a5c2eb0;  1 drivers
L_0x7f9e0c073cf8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6170_0 .net/2u *"_ivl_128", 31 0, L_0x7f9e0c073cf8;  1 drivers
v0x7f9e0a5b6220_0 .net *"_ivl_130", 31 0, L_0x7f9e0a5c2d70;  1 drivers
v0x7f9e0a5b62d0_0 .net *"_ivl_14", 0 0, L_0x7f9e0a5bd7b0;  1 drivers
v0x7f9e0a5b6370_0 .net *"_ivl_17", 0 0, L_0x7f9e0a5bd8f0;  1 drivers
L_0x7f9e0c073128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6410_0 .net/2u *"_ivl_18", 0 0, L_0x7f9e0c073128;  1 drivers
v0x7f9e0a5b64c0_0 .net *"_ivl_26", 0 0, L_0x7f9e0a5bdd70;  1 drivers
L_0x7f9e0c073008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6570_0 .net *"_ivl_3", 30 0, L_0x7f9e0c073008;  1 drivers
L_0x7f9e0c073170 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6620_0 .net/2u *"_ivl_32", 2 0, L_0x7f9e0c073170;  1 drivers
v0x7f9e0a5b66d0_0 .net *"_ivl_34", 0 0, L_0x7f9e0a5be0b0;  1 drivers
L_0x7f9e0c073050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6770_0 .net/2u *"_ivl_4", 31 0, L_0x7f9e0c073050;  1 drivers
v0x7f9e0a5b6820_0 .net *"_ivl_46", 31 0, L_0x7f9e0a5bec60;  1 drivers
L_0x7f9e0c073290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b68d0_0 .net *"_ivl_49", 30 0, L_0x7f9e0c073290;  1 drivers
L_0x7f9e0c0732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6980_0 .net/2u *"_ivl_50", 31 0, L_0x7f9e0c0732d8;  1 drivers
v0x7f9e0a5b6a30_0 .net *"_ivl_52", 0 0, L_0x7f9e0a5bedc0;  1 drivers
v0x7f9e0a5b6ad0_0 .net *"_ivl_55", 4 0, L_0x7f9e0a5beea0;  1 drivers
v0x7f9e0a5b6b80_0 .net *"_ivl_57", 4 0, L_0x7f9e0a5befd0;  1 drivers
v0x7f9e0a5b6c30_0 .net *"_ivl_6", 0 0, L_0x7f9e0a5bd510;  1 drivers
v0x7f9e0a5b6cd0_0 .net *"_ivl_60", 31 0, L_0x7f9e0a5bf2b0;  1 drivers
L_0x7f9e0c073320 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6d80_0 .net *"_ivl_63", 29 0, L_0x7f9e0c073320;  1 drivers
L_0x7f9e0c073368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b6e30_0 .net/2u *"_ivl_64", 31 0, L_0x7f9e0c073368;  1 drivers
v0x7f9e0a5b6ee0_0 .net *"_ivl_66", 0 0, L_0x7f9e0a5bf350;  1 drivers
v0x7f9e0a5b6f80_0 .net *"_ivl_68", 31 0, L_0x7f9e0a5bf210;  1 drivers
L_0x7f9e0c0733b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b7030_0 .net *"_ivl_71", 29 0, L_0x7f9e0c0733b0;  1 drivers
L_0x7f9e0c0733f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b70e0_0 .net/2u *"_ivl_72", 31 0, L_0x7f9e0c0733f8;  1 drivers
v0x7f9e0a5b7190_0 .net *"_ivl_74", 0 0, L_0x7f9e0a5bf560;  1 drivers
v0x7f9e0a5b7230_0 .net *"_ivl_76", 31 0, L_0x7f9e0a5bf740;  1 drivers
L_0x7f9e0c073440 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b72e0_0 .net *"_ivl_79", 29 0, L_0x7f9e0c073440;  1 drivers
v0x7f9e0a5b5d10_0 .net *"_ivl_8", 31 0, L_0x7f9e0a5bd630;  1 drivers
L_0x7f9e0c073488 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b5dc0_0 .net/2u *"_ivl_80", 31 0, L_0x7f9e0c073488;  1 drivers
v0x7f9e0a5b7370_0 .net *"_ivl_82", 0 0, L_0x7f9e0a5bf8e0;  1 drivers
v0x7f9e0a5b7400_0 .net *"_ivl_84", 31 0, L_0x7f9e0a5bfa50;  1 drivers
v0x7f9e0a5b7490_0 .net *"_ivl_86", 31 0, L_0x7f9e0a5bfaf0;  1 drivers
v0x7f9e0a5b7520_0 .net *"_ivl_90", 31 0, L_0x7f9e0a5bfdd0;  1 drivers
L_0x7f9e0c0734d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b75b0_0 .net *"_ivl_93", 30 0, L_0x7f9e0c0734d0;  1 drivers
L_0x7f9e0c073518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b7650_0 .net/2u *"_ivl_94", 31 0, L_0x7f9e0c073518;  1 drivers
v0x7f9e0a5b7700_0 .net *"_ivl_96", 0 0, L_0x7f9e0a5bfb90;  1 drivers
v0x7f9e0a5b77a0_0 .net "active", 0 0, v0x7f9e0a5b1320_0;  alias, 1 drivers
v0x7f9e0a5b7850_0 .net "address", 31 0, L_0x7f9e0a5be9b0;  alias, 1 drivers
v0x7f9e0a5b7900_0 .net "branch_equal", 0 0, v0x7f9e0a5af890_0;  1 drivers
v0x7f9e0a5b79d0_0 .net "byteenable", 3 0, v0x7f9e0a5b0a70_0;  alias, 1 drivers
v0x7f9e0a5b7a60_0 .net "clk", 0 0, v0x7f9e0a5bc760_0;  1 drivers
v0x7f9e0a5b7af0_0 .net "fixed_shift", 0 0, v0x7f9e0a5af940_0;  1 drivers
v0x7f9e0a5b7bc0_0 .net "full_instr", 31 0, L_0x7f9e0a5bdf50;  1 drivers
v0x7f9e0a5b7c60_0 .net "instr10_6", 4 0, L_0x7f9e0a5bdc10;  1 drivers
v0x7f9e0a5b7d00_0 .net "instr15_0", 15 0, v0x7f9e0a5ae470_0;  1 drivers
v0x7f9e0a5b7dd0_0 .net "instr15_11", 4 0, L_0x7f9e0a5bdb70;  1 drivers
v0x7f9e0a5b7e80_0 .net "instr20_16", 4 0, v0x7f9e0a5ae540_0;  1 drivers
v0x7f9e0a5b7f20_0 .net "instr25_21", 4 0, v0x7f9e0a5ae5d0_0;  1 drivers
v0x7f9e0a5b7fd0_0 .net "instr31_26", 5 0, v0x7f9e0a5ae6a0_0;  1 drivers
v0x7f9e0a5b8080_0 .net "pc_in", 31 0, v0x7f9e0a5b2220_0;  1 drivers
v0x7f9e0a5b8150_0 .net "read", 0 0, v0x7f9e0a5af290_0;  alias, 1 drivers
v0x7f9e0a5b81e0_0 .net "readR1", 4 0, L_0x7f9e0a5c0360;  1 drivers
v0x7f9e0a5b8290_0 .net "readR2", 4 0, L_0x7f9e0a5c06b0;  1 drivers
v0x7f9e0a5b8340_0 .net "readdata", 31 0, v0x7f9e0a5bb8a0_0;  alias, 1 drivers
v0x7f9e0a5b83f0_0 .net "readdata1", 31 0, L_0x7f9e0a5c0bc0;  1 drivers
v0x7f9e0a5b84a0_0 .net "readdata2", 31 0, L_0x7f9e0a5c0eb0;  1 drivers
v0x7f9e0a5b8570_0 .net "readdata_to_CPU", 31 0, v0x7f9e0a5b0c80_0;  1 drivers
v0x7f9e0a5b8650_0 .var "regA", 31 0;
v0x7f9e0a5b86e0_0 .var "regB", 31 0;
v0x7f9e0a5b8790_0 .net "register_v0", 31 0, L_0x7f9e0a5c0f60;  alias, 1 drivers
v0x7f9e0a5b8840_0 .net "reset", 0 0, v0x7f9e0a5bcb80_0;  1 drivers
v0x7f9e0a5b88d0_0 .net "stall", 0 0, L_0x7f9e0a5bda20;  1 drivers
v0x7f9e0a5b89a0_0 .net "state", 2 0, v0x7f9e0a5b44d0_0;  1 drivers
v0x7f9e0a5b8a30_0 .net "unsign", 0 0, v0x7f9e0a5afd10_0;  1 drivers
v0x7f9e0a5b8b00_0 .net "waitrequest", 0 0, v0x7f9e0a5bbc70_0;  alias, 1 drivers
v0x7f9e0a5b8b90_0 .net "write", 0 0, v0x7f9e0a5af320_0;  alias, 1 drivers
v0x7f9e0a5b8c20_0 .net "writedata", 31 0, v0x7f9e0a5b0dd0_0;  alias, 1 drivers
v0x7f9e0a5b8cb0_0 .net "zero", 0 0, L_0x7f9e0a5c1d40;  1 drivers
E_0x7f9e0a572c70/0 .event edge, v0x7f9e0a5b16c0_0, v0x7f9e0a5aeb20_0, v0x7f9e0a5af570_0, v0x7f9e0a5adf60_0;
E_0x7f9e0a572c70/1 .event edge, v0x7f9e0a5ab620_0, v0x7f9e0a5ab6d0_0, v0x7f9e0a5aa3a0_0, v0x7f9e0a5b1e30_0;
E_0x7f9e0a572c70/2 .event edge, v0x7f9e0a5b3ec0_0, v0x7f9e0a5b3e10_0, v0x7f9e0a5acbc0_0, v0x7f9e0a5af7f0_0;
E_0x7f9e0a572c70 .event/or E_0x7f9e0a572c70/0, E_0x7f9e0a572c70/1, E_0x7f9e0a572c70/2;
L_0x7f9e0a5bd3c0 .concat [ 1 31 0 0], v0x7f9e0a5af290_0, L_0x7f9e0c073008;
L_0x7f9e0a5bd510 .cmp/eq 32, L_0x7f9e0a5bd3c0, L_0x7f9e0c073050;
L_0x7f9e0a5bd630 .concat [ 1 31 0 0], v0x7f9e0a5af320_0, L_0x7f9e0c073098;
L_0x7f9e0a5bd7b0 .cmp/eq 32, L_0x7f9e0a5bd630, L_0x7f9e0c0730e0;
L_0x7f9e0a5bda20 .functor MUXZ 1, L_0x7f9e0c073128, v0x7f9e0a5bbc70_0, L_0x7f9e0a5bd8f0, C4<>;
L_0x7f9e0a5bdb70 .part v0x7f9e0a5b0c80_0, 11, 5;
L_0x7f9e0a5bdc10 .part v0x7f9e0a5b0c80_0, 6, 5;
L_0x7f9e0a5bdf50 .concat [ 16 5 5 6], v0x7f9e0a5ae470_0, v0x7f9e0a5ae540_0, v0x7f9e0a5ae5d0_0, v0x7f9e0a5ae6a0_0;
L_0x7f9e0a5be0b0 .cmp/eq 3, v0x7f9e0a5b44d0_0, L_0x7f9e0c073170;
L_0x7f9e0a5be1e0 .functor MUXZ 32, L_0x7f9e0a5bdf50, v0x7f9e0a5b0c80_0, L_0x7f9e0a5be0b0, C4<>;
L_0x7f9e0a5be300 .part L_0x7f9e0a5be1e0, 26, 6;
L_0x7f9e0a5be400 .part L_0x7f9e0a5be1e0, 0, 6;
L_0x7f9e0a5be520 .part L_0x7f9e0a5be1e0, 16, 5;
L_0x7f9e0a5bebc0 .part L_0x7f9e0a5be1e0, 26, 6;
L_0x7f9e0a5bec60 .concat [ 1 31 0 0], v0x7f9e0a5af750_0, L_0x7f9e0c073290;
L_0x7f9e0a5bedc0 .cmp/eq 32, L_0x7f9e0a5bec60, L_0x7f9e0c0732d8;
L_0x7f9e0a5beea0 .part L_0x7f9e0a5be1e0, 16, 5;
L_0x7f9e0a5befd0 .part L_0x7f9e0a5be1e0, 11, 5;
L_0x7f9e0a5bf170 .functor MUXZ 5, L_0x7f9e0a5befd0, L_0x7f9e0a5beea0, L_0x7f9e0a5bedc0, C4<>;
L_0x7f9e0a5bf2b0 .concat [ 2 30 0 0], L_0x7f9e0a5c29f0, L_0x7f9e0c073320;
L_0x7f9e0a5bf350 .cmp/eq 32, L_0x7f9e0a5bf2b0, L_0x7f9e0c073368;
L_0x7f9e0a5bf210 .concat [ 2 30 0 0], L_0x7f9e0a5c29f0, L_0x7f9e0c0733b0;
L_0x7f9e0a5bf560 .cmp/eq 32, L_0x7f9e0a5bf210, L_0x7f9e0c0733f8;
L_0x7f9e0a5bf740 .concat [ 2 30 0 0], L_0x7f9e0a5c29f0, L_0x7f9e0c073440;
L_0x7f9e0a5bf8e0 .cmp/eq 32, L_0x7f9e0a5bf740, L_0x7f9e0c073488;
L_0x7f9e0a5bfa50 .functor MUXZ 32, L_0x7f9e0a5bfc70, v0x7f9e0a5acc80_0, L_0x7f9e0a5bf8e0, C4<>;
L_0x7f9e0a5bfaf0 .functor MUXZ 32, L_0x7f9e0a5bfa50, v0x7f9e0a5acb20_0, L_0x7f9e0a5bf560, C4<>;
L_0x7f9e0a5bfc70 .functor MUXZ 32, L_0x7f9e0a5bfaf0, v0x7f9e0a5b4740_0, L_0x7f9e0a5bf350, C4<>;
L_0x7f9e0a5bfdd0 .concat [ 1 31 0 0], v0x7f9e0a5af3c0_0, L_0x7f9e0c0734d0;
L_0x7f9e0a5bfb90 .cmp/eq 32, L_0x7f9e0a5bfdd0, L_0x7f9e0c073518;
L_0x7f9e0a5c0020 .functor MUXZ 32, v0x7f9e0a5b0c80_0, L_0x7f9e0a5bfc70, L_0x7f9e0a5bfb90, C4<>;
L_0x7f9e0a5bfef0 .concat [ 1 31 0 0], v0x7f9e0a5aee80_0, L_0x7f9e0c073560;
L_0x7f9e0a5c0240 .cmp/eq 32, L_0x7f9e0a5bfef0, L_0x7f9e0c0735a8;
L_0x7f9e0a5c00c0 .functor MUXZ 32, v0x7f9e0a5b8650_0, v0x7f9e0a5b1620_0, L_0x7f9e0a5c0240, C4<>;
L_0x7f9e0a5c04f0 .part L_0x7f9e0a5be1e0, 26, 6;
L_0x7f9e0a5c0360 .part L_0x7f9e0a5be1e0, 21, 5;
L_0x7f9e0a5c06b0 .part L_0x7f9e0a5be1e0, 16, 5;
L_0x7f9e0a5c2b30 .part L_0x7f9e0a5be1e0, 26, 6;
L_0x7f9e0a5c2c50 .part L_0x7f9e0a5be1e0, 0, 6;
L_0x7f9e0a5c0790 .concat [ 1 31 0 0], v0x7f9e0a5af6b0_0, L_0x7f9e0c073c68;
L_0x7f9e0a5c2eb0 .cmp/eq 32, L_0x7f9e0a5c0790, L_0x7f9e0c073cb0;
L_0x7f9e0a5c2d70 .arith/sum 32, v0x7f9e0a5b1620_0, L_0x7f9e0c073cf8;
L_0x7f9e0a5c2e10 .functor MUXZ 32, L_0x7f9e0a5bfc70, L_0x7f9e0a5c2d70, L_0x7f9e0a5c2eb0, C4<>;
L_0x7f9e0a5c3130 .part L_0x7f9e0a5be1e0, 21, 5;
L_0x7f9e0a5bf070 .part L_0x7f9e0a5be1e0, 16, 5;
L_0x7f9e0a5c2f50 .part L_0x7f9e0a5be1e0, 0, 16;
S_0x7f9e0a563d10 .scope module, "ALU" "alu" 4 160, 5 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 1 "branch_equal";
    .port_info 6 /INPUT 5 "instr10_6";
    .port_info 7 /OUTPUT 32 "ALU_result";
    .port_info 8 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 9 /OUTPUT 1 "zero";
enum0x7f9e0a60e980 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
v0x7f9e0a526ef0_0 .net "ALUOperation", 3 0, v0x7f9e0a5aefb0_0;  alias, 1 drivers
v0x7f9e0a5aa3a0_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7f9e0a5aa450_0 .var "ALU_result", 31 0;
v0x7f9e0a5aa510_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7f9e0a5aa5c0_0 .var "ALU_temp_result", 32 0;
v0x7f9e0a5aa6b0_0 .net "A_unsign", 32 0, L_0x7f9e0a5c11b0;  1 drivers
v0x7f9e0a5aa760_0 .net "B_unsign", 32 0, L_0x7f9e0a5c14b0;  1 drivers
L_0x7f9e0c0736c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5aa810_0 .net/2u *"_ivl_0", 31 0, L_0x7f9e0c0736c8;  1 drivers
L_0x7f9e0c073758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5aa8c0_0 .net/2u *"_ivl_10", 31 0, L_0x7f9e0c073758;  1 drivers
v0x7f9e0a5aa9d0_0 .net *"_ivl_12", 31 0, L_0x7f9e0a5c12d0;  1 drivers
v0x7f9e0a5aaa80_0 .net *"_ivl_14", 31 0, L_0x7f9e0a5c13d0;  1 drivers
L_0x7f9e0c0737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5aab30_0 .net *"_ivl_19", 0 0, L_0x7f9e0c0737a0;  1 drivers
v0x7f9e0a5aabe0_0 .net *"_ivl_2", 31 0, L_0x7f9e0a5c0fd0;  1 drivers
L_0x7f9e0c0737e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5aac90_0 .net/2u *"_ivl_20", 31 0, L_0x7f9e0c0737e8;  1 drivers
v0x7f9e0a5aad40_0 .net *"_ivl_22", 0 0, L_0x7f9e0a5c15d0;  1 drivers
L_0x7f9e0c073830 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5aade0_0 .net/2s *"_ivl_24", 1 0, L_0x7f9e0c073830;  1 drivers
v0x7f9e0a5aae90_0 .net *"_ivl_26", 31 0, L_0x7f9e0a5c16f0;  1 drivers
L_0x7f9e0c073878 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ab020_0 .net *"_ivl_29", 30 0, L_0x7f9e0c073878;  1 drivers
L_0x7f9e0c0738c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ab0b0_0 .net/2u *"_ivl_30", 31 0, L_0x7f9e0c0738c0;  1 drivers
v0x7f9e0a5ab160_0 .net *"_ivl_32", 0 0, L_0x7f9e0a5c17d0;  1 drivers
L_0x7f9e0c073908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ab200_0 .net/2s *"_ivl_34", 1 0, L_0x7f9e0c073908;  1 drivers
L_0x7f9e0c073950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ab2b0_0 .net/2s *"_ivl_36", 1 0, L_0x7f9e0c073950;  1 drivers
v0x7f9e0a5ab360_0 .net *"_ivl_38", 1 0, L_0x7f9e0a5bf7e0;  1 drivers
v0x7f9e0a5ab410_0 .net *"_ivl_4", 31 0, L_0x7f9e0a5c10d0;  1 drivers
v0x7f9e0a5ab4c0_0 .net *"_ivl_40", 1 0, L_0x7f9e0a5c1bc0;  1 drivers
L_0x7f9e0c073710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ab570_0 .net *"_ivl_9", 0 0, L_0x7f9e0c073710;  1 drivers
v0x7f9e0a5ab620_0 .net/s "a", 31 0, L_0x7f9e0a5c00c0;  alias, 1 drivers
v0x7f9e0a5ab6d0_0 .net/s "b", 31 0, v0x7f9e0a5ac180_0;  alias, 1 drivers
v0x7f9e0a5ab780_0 .net "branch_equal", 0 0, v0x7f9e0a5af890_0;  alias, 1 drivers
v0x7f9e0a5ab820_0 .net "fixed_shift", 0 0, v0x7f9e0a5af940_0;  alias, 1 drivers
v0x7f9e0a5ab8c0_0 .net "instr10_6", 4 0, L_0x7f9e0a5bdc10;  alias, 1 drivers
v0x7f9e0a5ab970_0 .var "quotient", 31 0;
v0x7f9e0a5aba20_0 .var "quotient_unsign", 32 0;
v0x7f9e0a5aaf40_0 .var "remainder", 31 0;
v0x7f9e0a5abcb0_0 .var "remainder_unsign", 32 0;
v0x7f9e0a5abd40_0 .net "unsign", 0 0, v0x7f9e0a5afd10_0;  alias, 1 drivers
v0x7f9e0a5abdd0_0 .net "zero", 0 0, L_0x7f9e0a5c1d40;  alias, 1 drivers
E_0x7f9e0a574800/0 .event edge, v0x7f9e0a5abd40_0, v0x7f9e0a526ef0_0, v0x7f9e0a5aa6b0_0, v0x7f9e0a5aa760_0;
E_0x7f9e0a574800/1 .event edge, v0x7f9e0a5aa510_0, v0x7f9e0a5aba20_0, v0x7f9e0a5abcb0_0, v0x7f9e0a5aa5c0_0;
E_0x7f9e0a574800/2 .event edge, v0x7f9e0a5ab620_0, v0x7f9e0a5ab6d0_0, v0x7f9e0a5ab970_0, v0x7f9e0a5aaf40_0;
E_0x7f9e0a574800/3 .event edge, v0x7f9e0a5ab820_0, v0x7f9e0a5ab8c0_0;
E_0x7f9e0a574800 .event/or E_0x7f9e0a574800/0, E_0x7f9e0a574800/1, E_0x7f9e0a574800/2, E_0x7f9e0a574800/3;
L_0x7f9e0a5c0fd0 .arith/sum 32, L_0x7f9e0c0736c8, L_0x7f9e0a5c00c0;
L_0x7f9e0a5c10d0 .concat [ 32 0 0 0], L_0x7f9e0a5c0fd0;
L_0x7f9e0a5c11b0 .concat [ 32 1 0 0], L_0x7f9e0a5c10d0, L_0x7f9e0c073710;
L_0x7f9e0a5c12d0 .arith/sum 32, L_0x7f9e0c073758, v0x7f9e0a5ac180_0;
L_0x7f9e0a5c13d0 .concat [ 32 0 0 0], L_0x7f9e0a5c12d0;
L_0x7f9e0a5c14b0 .concat [ 32 1 0 0], L_0x7f9e0a5c13d0, L_0x7f9e0c0737a0;
L_0x7f9e0a5c15d0 .cmp/eq 32, v0x7f9e0a5aa450_0, L_0x7f9e0c0737e8;
L_0x7f9e0a5c16f0 .concat [ 1 31 0 0], v0x7f9e0a5af890_0, L_0x7f9e0c073878;
L_0x7f9e0a5c17d0 .cmp/eq 32, L_0x7f9e0a5c16f0, L_0x7f9e0c0738c0;
L_0x7f9e0a5bf7e0 .functor MUXZ 2, L_0x7f9e0c073950, L_0x7f9e0c073908, L_0x7f9e0a5c17d0, C4<>;
L_0x7f9e0a5c1bc0 .functor MUXZ 2, L_0x7f9e0a5bf7e0, L_0x7f9e0c073830, L_0x7f9e0a5c15d0, C4<>;
L_0x7f9e0a5c1d40 .part L_0x7f9e0a5c1bc0, 0, 1;
S_0x7f9e0a5abf60 .scope module, "ALUmux4to1" "ALUmux4to1" 4 124, 6 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7f9e0a60c730 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7f9e0a5ac180_0 .var "ALUB", 31 0;
v0x7f9e0a5ac250_0 .net "ALUSrcB", 1 0, v0x7f9e0a5aef10_0;  alias, 1 drivers
v0x7f9e0a5ac2f0_0 .net "immediate", 15 0, v0x7f9e0a5ae470_0;  alias, 1 drivers
v0x7f9e0a5ac3b0_0 .net "opcode", 5 0, L_0x7f9e0a5c04f0;  1 drivers
v0x7f9e0a5ac460_0 .net "register_b", 31 0, L_0x7f9e0a5c0eb0;  alias, 1 drivers
v0x7f9e0a5ac550_0 .var "shift_2", 31 0;
v0x7f9e0a5ac600_0 .var "sign_extended", 31 0;
E_0x7f9e0a5aa990/0 .event edge, v0x7f9e0a5ac3b0_0, v0x7f9e0a5ac2f0_0, v0x7f9e0a5ac600_0, v0x7f9e0a5ac250_0;
E_0x7f9e0a5aa990/1 .event edge, v0x7f9e0a5ac460_0, v0x7f9e0a5ac550_0;
E_0x7f9e0a5aa990 .event/or E_0x7f9e0a5aa990/0, E_0x7f9e0a5aa990/1;
S_0x7f9e0a5ac730 .scope module, "HI_LO_ControlInst" "HI_LO_Control" 4 185, 7 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 2 "HI_LO_ALUOut";
    .port_info 8 /OUTPUT 32 "HI";
    .port_info 9 /OUTPUT 32 "LO";
enum0x7f9e0a60ff40 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7f9e0a610800 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7f9e0a5aca60_0 .net "ALU_MULTorDIV_result", 63 0, v0x7f9e0a5aa3a0_0;  alias, 1 drivers
v0x7f9e0a5acb20_0 .var "HI", 31 0;
v0x7f9e0a5acbc0_0 .net "HI_LO_ALUOut", 1 0, L_0x7f9e0a5c29f0;  alias, 1 drivers
v0x7f9e0a5acc80_0 .var "LO", 31 0;
v0x7f9e0a5acd30_0 .net *"_ivl_0", 31 0, L_0x7f9e0a5c1de0;  1 drivers
v0x7f9e0a5ace20_0 .net *"_ivl_10", 31 0, L_0x7f9e0a5c2100;  1 drivers
L_0x7f9e0c073a28 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5aced0_0 .net *"_ivl_13", 25 0, L_0x7f9e0c073a28;  1 drivers
L_0x7f9e0c073a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5acf80_0 .net/2u *"_ivl_14", 31 0, L_0x7f9e0c073a70;  1 drivers
v0x7f9e0a5ad030_0 .net *"_ivl_16", 0 0, L_0x7f9e0a5c2200;  1 drivers
L_0x7f9e0c073ab8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ad140_0 .net/2u *"_ivl_18", 5 0, L_0x7f9e0c073ab8;  1 drivers
v0x7f9e0a5ad1e0_0 .net *"_ivl_20", 0 0, L_0x7f9e0a5c2340;  1 drivers
L_0x7f9e0c073b00 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ad280_0 .net/2s *"_ivl_22", 2 0, L_0x7f9e0c073b00;  1 drivers
L_0x7f9e0c073b48 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ad330_0 .net/2u *"_ivl_24", 5 0, L_0x7f9e0c073b48;  1 drivers
v0x7f9e0a5ad3e0_0 .net *"_ivl_26", 0 0, L_0x7f9e0a5c2460;  1 drivers
L_0x7f9e0c073b90 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ad480_0 .net/2s *"_ivl_28", 2 0, L_0x7f9e0c073b90;  1 drivers
L_0x7f9e0c073998 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ad530_0 .net *"_ivl_3", 25 0, L_0x7f9e0c073998;  1 drivers
L_0x7f9e0c073bd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ad5e0_0 .net/2s *"_ivl_30", 2 0, L_0x7f9e0c073bd8;  1 drivers
v0x7f9e0a5ad770_0 .net *"_ivl_32", 2 0, L_0x7f9e0a5c25a0;  1 drivers
v0x7f9e0a5ad800_0 .net *"_ivl_34", 2 0, L_0x7f9e0a5c2720;  1 drivers
L_0x7f9e0c073c20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ad8b0_0 .net/2s *"_ivl_36", 2 0, L_0x7f9e0c073c20;  1 drivers
v0x7f9e0a5ad960_0 .net *"_ivl_38", 2 0, L_0x7f9e0a5c2890;  1 drivers
L_0x7f9e0c0739e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ada10_0 .net/2u *"_ivl_4", 31 0, L_0x7f9e0c0739e0;  1 drivers
v0x7f9e0a5adac0_0 .net *"_ivl_6", 0 0, L_0x7f9e0a5c1ec0;  1 drivers
v0x7f9e0a5adb60_0 .net "clk", 0 0, v0x7f9e0a5bc760_0;  alias, 1 drivers
v0x7f9e0a5adc00_0 .net "final_code", 5 0, L_0x7f9e0a5c1fe0;  1 drivers
v0x7f9e0a5adcb0_0 .net "func_code", 5 0, L_0x7f9e0a5c2c50;  1 drivers
v0x7f9e0a5add60_0 .net "opcode", 5 0, L_0x7f9e0a5c2b30;  1 drivers
v0x7f9e0a5ade10_0 .net "regA", 31 0, v0x7f9e0a5b8650_0;  1 drivers
v0x7f9e0a5adec0_0 .net "reset", 0 0, v0x7f9e0a5bcb80_0;  alias, 1 drivers
v0x7f9e0a5adf60_0 .net "state", 2 0, v0x7f9e0a5b44d0_0;  alias, 1 drivers
E_0x7f9e0a5aa960 .event posedge, v0x7f9e0a5adb60_0;
L_0x7f9e0a5c1de0 .concat [ 6 26 0 0], L_0x7f9e0a5c2b30, L_0x7f9e0c073998;
L_0x7f9e0a5c1ec0 .cmp/eq 32, L_0x7f9e0a5c1de0, L_0x7f9e0c0739e0;
L_0x7f9e0a5c1fe0 .functor MUXZ 6, L_0x7f9e0a5c2b30, L_0x7f9e0a5c2c50, L_0x7f9e0a5c1ec0, C4<>;
L_0x7f9e0a5c2100 .concat [ 6 26 0 0], L_0x7f9e0a5c2b30, L_0x7f9e0c073a28;
L_0x7f9e0a5c2200 .cmp/eq 32, L_0x7f9e0a5c2100, L_0x7f9e0c073a70;
L_0x7f9e0a5c2340 .cmp/eq 6, L_0x7f9e0a5c2c50, L_0x7f9e0c073ab8;
L_0x7f9e0a5c2460 .cmp/eq 6, L_0x7f9e0a5c2c50, L_0x7f9e0c073b48;
L_0x7f9e0a5c25a0 .functor MUXZ 3, L_0x7f9e0c073bd8, L_0x7f9e0c073b90, L_0x7f9e0a5c2460, C4<>;
L_0x7f9e0a5c2720 .functor MUXZ 3, L_0x7f9e0a5c25a0, L_0x7f9e0c073b00, L_0x7f9e0a5c2340, C4<>;
L_0x7f9e0a5c2890 .functor MUXZ 3, L_0x7f9e0c073c20, L_0x7f9e0a5c2720, L_0x7f9e0a5c2200, C4<>;
L_0x7f9e0a5c29f0 .part L_0x7f9e0a5c2890, 0, 2;
S_0x7f9e0a5ae100 .scope module, "IR" "instruction_reg" 4 129, 8 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7f9e0a5ae330_0 .net "IRWrite", 0 0, v0x7f9e0a5af080_0;  alias, 1 drivers
v0x7f9e0a5ae3c0_0 .net "clk", 0 0, v0x7f9e0a5bc760_0;  alias, 1 drivers
v0x7f9e0a5ae470_0 .var "instr15_0", 15 0;
v0x7f9e0a5ae540_0 .var "instr20_16", 4 0;
v0x7f9e0a5ae5d0_0 .var "instr25_21", 4 0;
v0x7f9e0a5ae6a0_0 .var "instr31_26", 5 0;
v0x7f9e0a5ae750_0 .net "memdata", 31 0, v0x7f9e0a5b0c80_0;  alias, 1 drivers
v0x7f9e0a5ae800_0 .net "reset", 0 0, v0x7f9e0a5bcb80_0;  alias, 1 drivers
S_0x7f9e0a5ae940 .scope module, "control" "control_signal_simplified" 4 99, 9 2 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 5 "rt_code";
    .port_info 3 /INPUT 3 "state";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 4 "ALUctl";
    .port_info 10 /OUTPUT 2 "PCSource";
    .port_info 11 /OUTPUT 1 "PCWrite";
    .port_info 12 /OUTPUT 1 "PCWriteCond";
    .port_info 13 /OUTPUT 1 "IorD";
    .port_info 14 /OUTPUT 1 "MemRead";
    .port_info 15 /OUTPUT 1 "MemWrite";
    .port_info 16 /OUTPUT 1 "MemtoReg";
    .port_info 17 /OUTPUT 1 "IRWrite";
    .port_info 18 /OUTPUT 1 "unsign";
    .port_info 19 /OUTPUT 1 "fixed_shift";
    .port_info 20 /OUTPUT 1 "branch_equal";
    .port_info 21 /OUTPUT 1 "PC_RETURN_ADDR";
enum0x7f9e0a571b40 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
enum0x7f9e0a6055c0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7f9e0a605e70 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x7f9e0a608360 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "BEQ" 6'b000100,
   "BNE" 6'b000101,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111
 ;
enum0x7f9e0a60a830 .enum4 (5)
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BLTZAL" 5'b10000,
   "BGEZAL" 5'b10001
 ;
v0x7f9e0a5aee80_0 .var "ALUSrcA", 0 0;
v0x7f9e0a5aef10_0 .var "ALUSrcB", 1 0;
v0x7f9e0a5aefb0_0 .var "ALUctl", 3 0;
v0x7f9e0a5af080_0 .var "IRWrite", 0 0;
v0x7f9e0a5af130_0 .var "IorD", 0 0;
v0x7f9e0a5af200_0 .var "JUMP", 0 0;
v0x7f9e0a5af290_0 .var "MemRead", 0 0;
v0x7f9e0a5af320_0 .var "MemWrite", 0 0;
v0x7f9e0a5af3c0_0 .var "MemtoReg", 0 0;
v0x7f9e0a5af4d0_0 .var "PCSource", 1 0;
v0x7f9e0a5af570_0 .var "PCWrite", 0 0;
v0x7f9e0a5af610_0 .var "PCWriteCond", 0 0;
v0x7f9e0a5af6b0_0 .var "PC_RETURN_ADDR", 0 0;
v0x7f9e0a5af750_0 .var "RegDst", 0 0;
v0x7f9e0a5af7f0_0 .var "RegWrite", 0 0;
v0x7f9e0a5af890_0 .var "branch_equal", 0 0;
v0x7f9e0a5af940_0 .var "fixed_shift", 0 0;
v0x7f9e0a5afad0_0 .net "func_code", 5 0, L_0x7f9e0a5be400;  1 drivers
v0x7f9e0a5afb60_0 .net "opcode", 5 0, L_0x7f9e0a5be300;  1 drivers
v0x7f9e0a5afbf0_0 .net "rt_code", 4 0, L_0x7f9e0a5be520;  1 drivers
v0x7f9e0a5afc80_0 .net "state", 2 0, v0x7f9e0a5b44d0_0;  alias, 1 drivers
v0x7f9e0a5afd10_0 .var "unsign", 0 0;
E_0x7f9e0a5aedc0 .event edge, v0x7f9e0a5adf60_0, v0x7f9e0a5afb60_0, v0x7f9e0a5afad0_0, v0x7f9e0a5afbf0_0;
S_0x7f9e0a5aff80 .scope module, "data_selection_endian_conversion" "data_selection_endian_conversion" 4 110, 10 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IorD";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 32 "writedata_non_processed";
    .port_info 5 /INPUT 32 "readdata_non_processed";
    .port_info 6 /OUTPUT 32 "writedata_processed";
    .port_info 7 /OUTPUT 32 "readdata_processed";
    .port_info 8 /OUTPUT 4 "byteenable";
    .port_info 9 /OUTPUT 32 "address";
enum0x7f9e0a60b310 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
v0x7f9e0a5b02f0_0 .net "ALUOut", 31 0, L_0x7f9e0a5bfc70;  alias, 1 drivers
v0x7f9e0a5b03b0_0 .net "IorD", 0 0, v0x7f9e0a5af130_0;  alias, 1 drivers
v0x7f9e0a5aeb20_0 .net "PC", 31 0, v0x7f9e0a5b1620_0;  alias, 1 drivers
v0x7f9e0a5b0470_0 .net *"_ivl_0", 31 0, L_0x7f9e0a5be630;  1 drivers
L_0x7f9e0c073248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b0510_0 .net/2u *"_ivl_10", 1 0, L_0x7f9e0c073248;  1 drivers
v0x7f9e0a5b0600_0 .net *"_ivl_12", 31 0, L_0x7f9e0a5be8d0;  1 drivers
L_0x7f9e0c0731b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b06b0_0 .net *"_ivl_3", 30 0, L_0x7f9e0c0731b8;  1 drivers
L_0x7f9e0c073200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b0760_0 .net/2u *"_ivl_4", 31 0, L_0x7f9e0c073200;  1 drivers
v0x7f9e0a5b0810_0 .net *"_ivl_6", 0 0, L_0x7f9e0a5be6d0;  1 drivers
v0x7f9e0a5b0920_0 .net *"_ivl_9", 29 0, L_0x7f9e0a5be770;  1 drivers
v0x7f9e0a5b09c0_0 .net "address", 31 0, L_0x7f9e0a5be9b0;  alias, 1 drivers
v0x7f9e0a5b0a70_0 .var "byteenable", 3 0;
v0x7f9e0a5b0b20_0 .net "opcode", 5 0, L_0x7f9e0a5bebc0;  1 drivers
v0x7f9e0a5b0bd0_0 .net "readdata_non_processed", 31 0, v0x7f9e0a5bb8a0_0;  alias, 1 drivers
v0x7f9e0a5b0c80_0 .var "readdata_processed", 31 0;
v0x7f9e0a5b0d40_0 .net "writedata_non_processed", 31 0, v0x7f9e0a5b86e0_0;  1 drivers
v0x7f9e0a5b0dd0_0 .var "writedata_processed", 31 0;
E_0x7f9e0a5b0280 .event edge, v0x7f9e0a5b0b20_0, v0x7f9e0a5b0d40_0, v0x7f9e0a5b0bd0_0, v0x7f9e0a5b02f0_0;
L_0x7f9e0a5be630 .concat [ 1 31 0 0], v0x7f9e0a5af130_0, L_0x7f9e0c0731b8;
L_0x7f9e0a5be6d0 .cmp/eq 32, L_0x7f9e0a5be630, L_0x7f9e0c073200;
L_0x7f9e0a5be770 .part L_0x7f9e0a5bfc70, 2, 30;
L_0x7f9e0a5be8d0 .concat [ 2 30 0 0], L_0x7f9e0c073248, L_0x7f9e0a5be770;
L_0x7f9e0a5be9b0 .functor MUXZ 32, L_0x7f9e0a5be8d0, v0x7f9e0a5b1620_0, L_0x7f9e0a5be6d0, C4<>;
S_0x7f9e0a5b1040 .scope module, "pc1" "pc" 4 89, 11 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "pc_prev";
    .port_info 5 /INPUT 1 "PCWriteCond";
    .port_info 6 /INPUT 3 "state";
    .port_info 7 /OUTPUT 32 "pc_new";
    .port_info 8 /OUTPUT 1 "active";
enum0x7f9e0a571060 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7f9e0a5b1290_0 .net "PCWriteCond", 0 0, L_0x7f9e0a5bde60;  1 drivers
v0x7f9e0a5b1320_0 .var "active", 0 0;
v0x7f9e0a5b13c0_0 .var "branch_reg", 31 0;
v0x7f9e0a5b1480_0 .net "clk", 0 0, v0x7f9e0a5bc760_0;  alias, 1 drivers
v0x7f9e0a5b1550_0 .var "pc_branch_address_reg", 31 0;
v0x7f9e0a5b1620_0 .var "pc_new", 31 0;
v0x7f9e0a5b16c0_0 .net "pc_prev", 31 0, v0x7f9e0a5b2220_0;  alias, 1 drivers
v0x7f9e0a5b1760_0 .net "pcctl", 0 0, v0x7f9e0a5af570_0;  alias, 1 drivers
v0x7f9e0a5b1810_0 .net "reset", 0 0, v0x7f9e0a5bcb80_0;  alias, 1 drivers
v0x7f9e0a5b1920_0 .net "stall", 0 0, L_0x7f9e0a5bda20;  alias, 1 drivers
v0x7f9e0a5b19b0_0 .net "state", 2 0, v0x7f9e0a5b44d0_0;  alias, 1 drivers
S_0x7f9e0a5b1b50 .scope module, "pcmux" "PCmux3to1" 4 195, 12 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7f9e0a5b1e30_0 .net "ALUOut", 31 0, v0x7f9e0a5b4740_0;  1 drivers
v0x7f9e0a5b1ee0_0 .net "ALU_result", 31 0, v0x7f9e0a5aa450_0;  alias, 1 drivers
v0x7f9e0a5b1fa0_0 .var "Jump_address", 31 0;
v0x7f9e0a5b2050_0 .net "PCSource", 1 0, v0x7f9e0a5af4d0_0;  alias, 1 drivers
v0x7f9e0a5b2110_0 .net "PC_in", 31 0, v0x7f9e0a5b1620_0;  alias, 1 drivers
v0x7f9e0a5b2220_0 .var "PC_out", 31 0;
v0x7f9e0a5b22b0_0 .net "instr15_0", 15 0, L_0x7f9e0a5c2f50;  1 drivers
v0x7f9e0a5b2340_0 .net "instr20_16", 4 0, L_0x7f9e0a5bf070;  1 drivers
v0x7f9e0a5b23f0_0 .net "instr25_21", 4 0, L_0x7f9e0a5c3130;  1 drivers
E_0x7f9e0a5b1dc0/0 .event edge, v0x7f9e0a5aeb20_0, v0x7f9e0a5b23f0_0, v0x7f9e0a5b2340_0, v0x7f9e0a5b22b0_0;
E_0x7f9e0a5b1dc0/1 .event edge, v0x7f9e0a5af4d0_0, v0x7f9e0a5aa450_0, v0x7f9e0a5b1e30_0, v0x7f9e0a5b1fa0_0;
E_0x7f9e0a5b1dc0 .event/or E_0x7f9e0a5b1dc0/0, E_0x7f9e0a5b1dc0/1;
S_0x7f9e0a5b25a0 .scope module, "regfile" "registers" 4 138, 13 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /INPUT 3 "state";
    .port_info 11 /OUTPUT 32 "register_v0";
enum0x7f9e0a60d3b0 .enum4 (6)
   "JAL" 6'b000011
 ;
enum0x7f9e0a60d770 .enum4 (5)
   "BGEZAL" 5'b10001,
   "BLTZAL" 5'b10000
 ;
enum0x7f9e0a60dc80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
L_0x7f9e0a5c0bc0 .functor BUFZ 32, L_0x7f9e0a5c0a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9e0a5c0eb0 .functor BUFZ 32, L_0x7f9e0a5c0cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9e0a5b38c0_2 .array/port v0x7f9e0a5b38c0, 2;
L_0x7f9e0a5c0f60 .functor BUFZ 32, v0x7f9e0a5b38c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9e0a5b2bb0_0 .net "RegWrite", 0 0, v0x7f9e0a5af7f0_0;  alias, 1 drivers
v0x7f9e0a5b2c60_0 .net *"_ivl_10", 6 0, L_0x7f9e0a5c0aa0;  1 drivers
L_0x7f9e0c073638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b2cf0_0 .net *"_ivl_13", 1 0, L_0x7f9e0c073638;  1 drivers
v0x7f9e0a5b2db0_0 .net *"_ivl_16", 31 0, L_0x7f9e0a5c0cb0;  1 drivers
v0x7f9e0a5b2e60_0 .net *"_ivl_18", 6 0, L_0x7f9e0a5c0d50;  1 drivers
L_0x7f9e0c073680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b2f50_0 .net *"_ivl_21", 1 0, L_0x7f9e0c073680;  1 drivers
v0x7f9e0a5b3000_0 .net *"_ivl_3", 4 0, L_0x7f9e0a5c08c0;  1 drivers
L_0x7f9e0c0735f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b30b0_0 .net *"_ivl_7", 0 0, L_0x7f9e0c0735f0;  1 drivers
v0x7f9e0a5b3160_0 .net *"_ivl_8", 31 0, L_0x7f9e0a5c0a00;  1 drivers
v0x7f9e0a5b3270_0 .net "clk", 0 0, v0x7f9e0a5bc760_0;  alias, 1 drivers
v0x7f9e0a5b3300_0 .net "instr", 31 0, L_0x7f9e0a5be1e0;  alias, 1 drivers
v0x7f9e0a5b33b0_0 .net "opcode", 5 0, L_0x7f9e0a5c0590;  1 drivers
v0x7f9e0a5b3460_0 .net "readR1", 4 0, L_0x7f9e0a5c0360;  alias, 1 drivers
v0x7f9e0a5b3510_0 .net "readR2", 4 0, L_0x7f9e0a5c06b0;  alias, 1 drivers
v0x7f9e0a5b35c0_0 .net "readdata1", 31 0, L_0x7f9e0a5c0bc0;  alias, 1 drivers
v0x7f9e0a5b3670_0 .net "readdata2", 31 0, L_0x7f9e0a5c0eb0;  alias, 1 drivers
v0x7f9e0a5b3730_0 .net "regimm_rt", 5 0, L_0x7f9e0a5c0960;  1 drivers
v0x7f9e0a5b38c0 .array "register", 0 31, 31 0;
v0x7f9e0a5b3c30_0 .net "register_v0", 31 0, L_0x7f9e0a5c0f60;  alias, 1 drivers
v0x7f9e0a5b3ce0_0 .net "reset", 0 0, v0x7f9e0a5bcb80_0;  alias, 1 drivers
v0x7f9e0a5b3d70_0 .net "state", 2 0, v0x7f9e0a5b44d0_0;  alias, 1 drivers
v0x7f9e0a5b3e10_0 .net "writeR", 4 0, L_0x7f9e0a5bf170;  alias, 1 drivers
v0x7f9e0a5b3ec0_0 .net "writedata", 31 0, L_0x7f9e0a5c0020;  alias, 1 drivers
L_0x7f9e0a5c0590 .part L_0x7f9e0a5be1e0, 26, 6;
L_0x7f9e0a5c08c0 .part L_0x7f9e0a5be1e0, 16, 5;
L_0x7f9e0a5c0960 .concat [ 5 1 0 0], L_0x7f9e0a5c08c0, L_0x7f9e0c0735f0;
L_0x7f9e0a5c0a00 .array/port v0x7f9e0a5b38c0, L_0x7f9e0a5c0aa0;
L_0x7f9e0a5c0aa0 .concat [ 5 2 0 0], L_0x7f9e0a5c0360, L_0x7f9e0c073638;
L_0x7f9e0a5c0cb0 .array/port v0x7f9e0a5b38c0, L_0x7f9e0a5c0d50;
L_0x7f9e0a5c0d50 .concat [ 5 2 0 0], L_0x7f9e0a5c06b0, L_0x7f9e0c073680;
S_0x7f9e0a5b2960 .scope begin, "$unm_blk_143" "$unm_blk_143" 13 45, 13 45 0, S_0x7f9e0a5b25a0;
 .timescale 0 0;
v0x7f9e0a5b2b20_0 .var/i "i", 31 0;
S_0x7f9e0a5b4090 .scope module, "stm" "CPU_statemachine" 4 84, 14 1 0, S_0x7f9e0a435580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7f9e0a704c70 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7f9e0a5b4200_0 .net "clk", 0 0, v0x7f9e0a5bc760_0;  alias, 1 drivers
v0x7f9e0a5b4320_0 .net "reset", 0 0, v0x7f9e0a5bcb80_0;  alias, 1 drivers
v0x7f9e0a5b4440_0 .net "stall", 0 0, L_0x7f9e0a5bda20;  alias, 1 drivers
v0x7f9e0a5b44d0_0 .var "state", 2 0;
S_0x7f9e0a5b8e50 .scope module, "ram" "ram_tiny_CPU" 3 128, 15 1 0, S_0x7f9e0a4361f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x7f9e0a5b9020 .param/str "RAM_INIT_FILE" 0 15 13, "../../testbenches/hex/mult_1.txt";
L_0x7f9e0a5c3740 .functor BUFZ 32, L_0x7f9e0a5c3660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9e0c073d40 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b94c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f9e0c073d40;  1 drivers
v0x7f9e0a5b9580_0 .net *"_ivl_101", 0 0, L_0x7f9e0a5c5720;  1 drivers
v0x7f9e0a5b9630_0 .net *"_ivl_103", 7 0, L_0x7f9e0a5c5af0;  1 drivers
v0x7f9e0a5b96f0_0 .net *"_ivl_105", 7 0, L_0x7f9e0a5c59d0;  1 drivers
v0x7f9e0a5b97a0_0 .net *"_ivl_13", 0 0, L_0x7f9e0a5c37f0;  1 drivers
v0x7f9e0a5b9890_0 .net *"_ivl_14", 31 0, L_0x7f9e0a5c3910;  1 drivers
L_0x7f9e0c073dd0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b9940_0 .net *"_ivl_17", 30 0, L_0x7f9e0c073dd0;  1 drivers
L_0x7f9e0c073e18 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b99f0_0 .net/2u *"_ivl_18", 31 0, L_0x7f9e0c073e18;  1 drivers
v0x7f9e0a5b9aa0_0 .net *"_ivl_2", 31 0, L_0x7f9e0a5c2ff0;  1 drivers
v0x7f9e0a5b9bb0_0 .net *"_ivl_20", 0 0, L_0x7f9e0a5c3a20;  1 drivers
v0x7f9e0a5b9c50_0 .net *"_ivl_23", 7 0, L_0x7f9e0a5c3b40;  1 drivers
L_0x7f9e0c073e60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b9d00_0 .net/2u *"_ivl_24", 7 0, L_0x7f9e0c073e60;  1 drivers
v0x7f9e0a5b9db0_0 .net *"_ivl_29", 0 0, L_0x7f9e0a5c3dc0;  1 drivers
v0x7f9e0a5b9e60_0 .net *"_ivl_30", 31 0, L_0x7f9e0a5c3eb0;  1 drivers
L_0x7f9e0c073ea8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b9f10_0 .net *"_ivl_33", 30 0, L_0x7f9e0c073ea8;  1 drivers
L_0x7f9e0c073ef0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5b9fc0_0 .net/2u *"_ivl_34", 31 0, L_0x7f9e0c073ef0;  1 drivers
v0x7f9e0a5ba070_0 .net *"_ivl_36", 0 0, L_0x7f9e0a5c3f90;  1 drivers
v0x7f9e0a5ba200_0 .net *"_ivl_39", 7 0, L_0x7f9e0a5c4110;  1 drivers
L_0x7f9e0c073d88 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ba290_0 .net/2u *"_ivl_4", 31 0, L_0x7f9e0c073d88;  1 drivers
L_0x7f9e0c073f38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ba330_0 .net/2u *"_ivl_40", 7 0, L_0x7f9e0c073f38;  1 drivers
v0x7f9e0a5ba3e0_0 .net *"_ivl_45", 0 0, L_0x7f9e0a5c4340;  1 drivers
v0x7f9e0a5ba490_0 .net *"_ivl_46", 31 0, L_0x7f9e0a5c43e0;  1 drivers
L_0x7f9e0c073f80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ba540_0 .net *"_ivl_49", 30 0, L_0x7f9e0c073f80;  1 drivers
L_0x7f9e0c073fc8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ba5f0_0 .net/2u *"_ivl_50", 31 0, L_0x7f9e0c073fc8;  1 drivers
v0x7f9e0a5ba6a0_0 .net *"_ivl_52", 0 0, L_0x7f9e0a5c4580;  1 drivers
v0x7f9e0a5ba740_0 .net *"_ivl_55", 7 0, L_0x7f9e0a5c4660;  1 drivers
L_0x7f9e0c074010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ba7f0_0 .net/2u *"_ivl_56", 7 0, L_0x7f9e0c074010;  1 drivers
v0x7f9e0a5ba8a0_0 .net *"_ivl_61", 0 0, L_0x7f9e0a5c48b0;  1 drivers
v0x7f9e0a5ba950_0 .net *"_ivl_62", 31 0, L_0x7f9e0a5c49f0;  1 drivers
L_0x7f9e0c074058 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5baa00_0 .net *"_ivl_65", 30 0, L_0x7f9e0c074058;  1 drivers
L_0x7f9e0c0740a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5baab0_0 .net/2u *"_ivl_66", 31 0, L_0x7f9e0c0740a0;  1 drivers
v0x7f9e0a5bab60_0 .net *"_ivl_68", 0 0, L_0x7f9e0a5c4a90;  1 drivers
v0x7f9e0a5bac00_0 .net *"_ivl_71", 7 0, L_0x7f9e0a5c4950;  1 drivers
L_0x7f9e0c0740e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9e0a5ba120_0 .net/2u *"_ivl_72", 7 0, L_0x7f9e0c0740e8;  1 drivers
v0x7f9e0a5bae90_0 .net *"_ivl_77", 0 0, L_0x7f9e0a5c4e20;  1 drivers
v0x7f9e0a5baf20_0 .net *"_ivl_79", 7 0, L_0x7f9e0a5c4fc0;  1 drivers
v0x7f9e0a5bafc0_0 .net *"_ivl_8", 31 0, L_0x7f9e0a5c3660;  1 drivers
v0x7f9e0a5bb070_0 .net *"_ivl_81", 7 0, L_0x7f9e0a5c5130;  1 drivers
v0x7f9e0a5bb120_0 .net *"_ivl_85", 0 0, L_0x7f9e0a5c52b0;  1 drivers
v0x7f9e0a5bb1d0_0 .net *"_ivl_87", 7 0, L_0x7f9e0a5c5350;  1 drivers
v0x7f9e0a5bb280_0 .net *"_ivl_89", 7 0, L_0x7f9e0a5c54e0;  1 drivers
v0x7f9e0a5bb330_0 .net *"_ivl_93", 0 0, L_0x7f9e0a5c5430;  1 drivers
v0x7f9e0a5bb3e0_0 .net *"_ivl_95", 7 0, L_0x7f9e0a5c5680;  1 drivers
v0x7f9e0a5bb490_0 .net *"_ivl_97", 7 0, L_0x7f9e0a5c5580;  1 drivers
v0x7f9e0a5bb540_0 .net "address", 31 0, L_0x7f9e0a5be9b0;  alias, 1 drivers
v0x7f9e0a5bb620_0 .net "byteenable", 3 0, v0x7f9e0a5b0a70_0;  alias, 1 drivers
v0x7f9e0a5bb6b0_0 .net "clk", 0 0, v0x7f9e0a5bc760_0;  alias, 1 drivers
v0x7f9e0a5bb740 .array "memory", 0 65535, 31 0;
v0x7f9e0a5bb7d0_0 .net "read", 0 0, v0x7f9e0a5af290_0;  alias, 1 drivers
v0x7f9e0a5bb8a0_0 .var "readdata", 31 0;
v0x7f9e0a5bb970_0 .net "readdata_0", 7 0, L_0x7f9e0a5c4c60;  1 drivers
v0x7f9e0a5bba00_0 .net "readdata_1", 7 0, L_0x7f9e0a5c4810;  1 drivers
v0x7f9e0a5bba90_0 .net "readdata_2", 7 0, L_0x7f9e0a5c41b0;  1 drivers
v0x7f9e0a5bbb20_0 .net "readdata_3", 7 0, L_0x7f9e0a5c3c60;  1 drivers
v0x7f9e0a5bbbc0_0 .net "readdata_temp", 31 0, L_0x7f9e0a5c3740;  1 drivers
v0x7f9e0a5bbc70_0 .var "waitrequest", 0 0;
v0x7f9e0a5bbd00_0 .net "word_address", 31 0, L_0x7f9e0a5c3540;  1 drivers
v0x7f9e0a5bbda0_0 .net "write", 0 0, v0x7f9e0a5af320_0;  alias, 1 drivers
v0x7f9e0a5bbe70_0 .net "writedata", 31 0, v0x7f9e0a5b0dd0_0;  alias, 1 drivers
v0x7f9e0a5bbf50_0 .net "writedata_0", 7 0, L_0x7f9e0a5c5cc0;  1 drivers
v0x7f9e0a5bbfe0_0 .net "writedata_1", 7 0, L_0x7f9e0a5c5930;  1 drivers
v0x7f9e0a5bc090_0 .net "writedata_2", 7 0, L_0x7f9e0a5c51d0;  1 drivers
v0x7f9e0a5bc140_0 .net "writedata_3", 7 0, L_0x7f9e0a5c4d00;  1 drivers
E_0x7f9e0a5b90f0 .event edge, v0x7f9e0a5af290_0, v0x7f9e0a5bbd00_0, v0x7f9e0a5b0bd0_0;
L_0x7f9e0a5c2ff0 .arith/sub 32, L_0x7f9e0a5be9b0, L_0x7f9e0c073d40;
L_0x7f9e0a5c3540 .arith/div 32, L_0x7f9e0a5c2ff0, L_0x7f9e0c073d88;
L_0x7f9e0a5c3660 .array/port v0x7f9e0a5bb740, L_0x7f9e0a5c3540;
L_0x7f9e0a5c37f0 .part v0x7f9e0a5b0a70_0, 3, 1;
L_0x7f9e0a5c3910 .concat [ 1 31 0 0], L_0x7f9e0a5c37f0, L_0x7f9e0c073dd0;
L_0x7f9e0a5c3a20 .cmp/eq 32, L_0x7f9e0a5c3910, L_0x7f9e0c073e18;
L_0x7f9e0a5c3b40 .part L_0x7f9e0a5c3740, 0, 8;
L_0x7f9e0a5c3c60 .functor MUXZ 8, L_0x7f9e0c073e60, L_0x7f9e0a5c3b40, L_0x7f9e0a5c3a20, C4<>;
L_0x7f9e0a5c3dc0 .part v0x7f9e0a5b0a70_0, 2, 1;
L_0x7f9e0a5c3eb0 .concat [ 1 31 0 0], L_0x7f9e0a5c3dc0, L_0x7f9e0c073ea8;
L_0x7f9e0a5c3f90 .cmp/eq 32, L_0x7f9e0a5c3eb0, L_0x7f9e0c073ef0;
L_0x7f9e0a5c4110 .part L_0x7f9e0a5c3740, 8, 8;
L_0x7f9e0a5c41b0 .functor MUXZ 8, L_0x7f9e0c073f38, L_0x7f9e0a5c4110, L_0x7f9e0a5c3f90, C4<>;
L_0x7f9e0a5c4340 .part v0x7f9e0a5b0a70_0, 1, 1;
L_0x7f9e0a5c43e0 .concat [ 1 31 0 0], L_0x7f9e0a5c4340, L_0x7f9e0c073f80;
L_0x7f9e0a5c4580 .cmp/eq 32, L_0x7f9e0a5c43e0, L_0x7f9e0c073fc8;
L_0x7f9e0a5c4660 .part L_0x7f9e0a5c3740, 16, 8;
L_0x7f9e0a5c4810 .functor MUXZ 8, L_0x7f9e0c074010, L_0x7f9e0a5c4660, L_0x7f9e0a5c4580, C4<>;
L_0x7f9e0a5c48b0 .part v0x7f9e0a5b0a70_0, 0, 1;
L_0x7f9e0a5c49f0 .concat [ 1 31 0 0], L_0x7f9e0a5c48b0, L_0x7f9e0c074058;
L_0x7f9e0a5c4a90 .cmp/eq 32, L_0x7f9e0a5c49f0, L_0x7f9e0c0740a0;
L_0x7f9e0a5c4950 .part L_0x7f9e0a5c3740, 24, 8;
L_0x7f9e0a5c4c60 .functor MUXZ 8, L_0x7f9e0c0740e8, L_0x7f9e0a5c4950, L_0x7f9e0a5c4a90, C4<>;
L_0x7f9e0a5c4e20 .part v0x7f9e0a5b0a70_0, 3, 1;
L_0x7f9e0a5c4fc0 .part v0x7f9e0a5b0dd0_0, 0, 8;
L_0x7f9e0a5c5130 .part L_0x7f9e0a5c3740, 24, 8;
L_0x7f9e0a5c4d00 .functor MUXZ 8, L_0x7f9e0a5c5130, L_0x7f9e0a5c4fc0, L_0x7f9e0a5c4e20, C4<>;
L_0x7f9e0a5c52b0 .part v0x7f9e0a5b0a70_0, 2, 1;
L_0x7f9e0a5c5350 .part v0x7f9e0a5b0dd0_0, 8, 8;
L_0x7f9e0a5c54e0 .part L_0x7f9e0a5c3740, 16, 8;
L_0x7f9e0a5c51d0 .functor MUXZ 8, L_0x7f9e0a5c54e0, L_0x7f9e0a5c5350, L_0x7f9e0a5c52b0, C4<>;
L_0x7f9e0a5c5430 .part v0x7f9e0a5b0a70_0, 1, 1;
L_0x7f9e0a5c5680 .part v0x7f9e0a5b0dd0_0, 16, 8;
L_0x7f9e0a5c5580 .part L_0x7f9e0a5c3740, 8, 8;
L_0x7f9e0a5c5930 .functor MUXZ 8, L_0x7f9e0a5c5580, L_0x7f9e0a5c5680, L_0x7f9e0a5c5430, C4<>;
L_0x7f9e0a5c5720 .part v0x7f9e0a5b0a70_0, 0, 1;
L_0x7f9e0a5c5af0 .part v0x7f9e0a5b0dd0_0, 24, 8;
L_0x7f9e0a5c59d0 .part L_0x7f9e0a5c3740, 0, 8;
L_0x7f9e0a5c5cc0 .functor MUXZ 8, L_0x7f9e0a5c59d0, L_0x7f9e0a5c5af0, L_0x7f9e0a5c5720, C4<>;
S_0x7f9e0a5b9240 .scope begin, "$unm_blk_153" "$unm_blk_153" 15 18, 15 18 0, S_0x7f9e0a5b8e50;
 .timescale 0 0;
v0x7f9e0a5b9400_0 .var/i "i", 31 0;
    .scope S_0x7f9e0a5b4090;
T_0 ;
    %wait E_0x7f9e0a5aa960;
    %load/vec4 v0x7f9e0a5b4320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9e0a5b44d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9e0a5b4440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f9e0a5b44d0_0;
    %assign/vec4 v0x7f9e0a5b44d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f9e0a5b44d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9e0a5b44d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f9e0a5b44d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9e0a5b44d0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7f9e0a5b44d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9e0a5b44d0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7f9e0a5b44d0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9e0a5b44d0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f9e0a5b44d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9e0a5b44d0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9e0a5b1040;
T_1 ;
    %wait E_0x7f9e0a5aa960;
    %load/vec4 v0x7f9e0a5b1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9e0a5b1320_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7f9e0a5b1620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e0a5b1550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9e0a5b1920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f9e0a5b1620_0;
    %assign/vec4 v0x7f9e0a5b1620_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f9e0a5b1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7f9e0a5b16c0_0;
    %assign/vec4 v0x7f9e0a5b1550_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7f9e0a5b13c0_0, 0;
T_1.4 ;
    %load/vec4 v0x7f9e0a5b13c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e0a5b19b0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7f9e0a5b1550_0;
    %assign/vec4 v0x7f9e0a5b1620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e0a5b13c0_0, 0;
T_1.6 ;
    %load/vec4 v0x7f9e0a5b1760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7f9e0a5b16c0_0;
    %assign/vec4 v0x7f9e0a5b1620_0, 0;
T_1.8 ;
    %load/vec4 v0x7f9e0a5b1620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e0a5b1320_0, 0;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9e0a5ae940;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f9e0a5ae940;
T_3 ;
Ewait_0 .event/or E_0x7f9e0a5aedc0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af890_0, 0, 1;
    %load/vec4 v0x7f9e0a5afc80_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af130_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9e0a5afc80_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af080_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f9e0a5afc80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7f9e0a5afb60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7f9e0a5afad0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af940_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af940_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af940_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af940_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af940_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af940_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7f9e0a5afb60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7f9e0a5afbf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7f9e0a5afb60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.35, 5;
    %load/vec4 v0x7f9e0a5afb60_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5afd10_0, 0, 1;
    %jmp T_3.53;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
T_3.35 ;
T_3.29 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f9e0a5afc80_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.54, 4;
    %load/vec4 v0x7f9e0a5afb60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.56, 4;
    %load/vec4 v0x7f9e0a5afad0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.73, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.74, 6;
    %jmp T_3.75;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.75;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af200_0, 0, 1;
    %jmp T_3.75;
T_3.72 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af200_0, 0, 1;
    %jmp T_3.75;
T_3.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %jmp T_3.75;
T_3.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %jmp T_3.75;
T_3.75 ;
    %pop/vec4 1;
    %jmp T_3.57;
T_3.56 ;
    %load/vec4 v0x7f9e0a5afb60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.76, 4;
    %load/vec4 v0x7f9e0a5afbf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.80, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.81, 6;
    %jmp T_3.82;
T_3.78 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %jmp T_3.82;
T_3.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %jmp T_3.82;
T_3.80 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af6b0_0, 0, 1;
    %jmp T_3.82;
T_3.81 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af6b0_0, 0, 1;
    %jmp T_3.82;
T_3.82 ;
    %pop/vec4 1;
    %jmp T_3.77;
T_3.76 ;
    %load/vec4 v0x7f9e0a5afb60_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.83, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.85, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.86, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.88, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.89, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.90, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.91, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.92, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.93, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.94, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.95, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.96, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.97, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.98, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.99, 6;
    %jmp T_3.100;
T_3.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af290_0, 0, 1;
    %jmp T_3.100;
T_3.84 ;
    %jmp T_3.100;
T_3.85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af320_0, 0, 1;
    %jmp T_3.100;
T_3.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af290_0, 0, 1;
    %jmp T_3.100;
T_3.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af320_0, 0, 1;
    %jmp T_3.100;
T_3.88 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.100;
T_3.89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.100;
T_3.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.100;
T_3.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.100;
T_3.92 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.100;
T_3.93 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.100;
T_3.94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af200_0, 0, 1;
    %jmp T_3.100;
T_3.95 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af200_0, 0, 1;
    %jmp T_3.100;
T_3.96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %jmp T_3.100;
T_3.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af890_0, 0, 1;
    %jmp T_3.100;
T_3.98 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %jmp T_3.100;
T_3.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5aee80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5aef10_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9e0a5aefb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9e0a5af4d0_0, 0, 2;
    %jmp T_3.100;
T_3.100 ;
    %pop/vec4 1;
T_3.77 ;
T_3.57 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x7f9e0a5afc80_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.101, 4;
    %load/vec4 v0x7f9e0a5afb60_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.103, 5;
    %load/vec4 v0x7f9e0a5afb60_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.105, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.106, 6;
    %jmp T_3.107;
T_3.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.107;
T_3.106 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5af750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5af3c0_0, 0, 1;
    %jmp T_3.107;
T_3.107 ;
    %pop/vec4 1;
T_3.103 ;
T_3.101 ;
T_3.55 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9e0a5aff80;
T_4 ;
    %wait E_0x7f9e0a5b0280;
    %load/vec4 v0x7f9e0a5b0b20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
T_4.17 ;
T_4.16 ;
T_4.14 ;
T_4.12 ;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
T_4.25 ;
T_4.24 ;
T_4.22 ;
T_4.20 ;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.33, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
T_4.33 ;
T_4.32 ;
T_4.30 ;
T_4.28 ;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.36;
T_4.35 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
T_4.37 ;
T_4.36 ;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.39, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.40;
T_4.39 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.41, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0dd0_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
T_4.41 ;
T_4.40 ;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.43, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.45, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5b0c80_0, 0, 32;
T_4.45 ;
T_4.44 ;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.47, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.47 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.49, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.49 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.51, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.51 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.53, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.53 ;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.55, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.55 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.57, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.57 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.59, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0d40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.59 ;
    %load/vec4 v0x7f9e0a5b02f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.61, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f9e0a5b0a70_0, 0, 4;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
    %load/vec4 v0x7f9e0a5b0bd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9e0a5b0c80_0, 4, 8;
T_4.61 ;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9e0a5abf60;
T_5 ;
    %wait E_0x7f9e0a5aa990;
    %load/vec4 v0x7f9e0a5ac3b0_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9e0a5ac3b0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9e0a5ac3b0_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f9e0a5ac2f0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7f9e0a5ac600_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9e0a5ac2f0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x7f9e0a5ac2f0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7f9e0a5ac600_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f9e0a5ac2f0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7f9e0a5ac600_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x7f9e0a5ac600_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9e0a5ac550_0, 0, 32;
    %load/vec4 v0x7f9e0a5ac250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7f9e0a5ac460_0;
    %store/vec4 v0x7f9e0a5ac180_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f9e0a5ac180_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x7f9e0a5ac600_0;
    %store/vec4 v0x7f9e0a5ac180_0, 0, 32;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x7f9e0a5ac550_0;
    %store/vec4 v0x7f9e0a5ac180_0, 0, 32;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9e0a5ae100;
T_6 ;
    %wait E_0x7f9e0a5aa960;
    %load/vec4 v0x7f9e0a5ae800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f9e0a5ae6a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9e0a5ae5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9e0a5ae540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9e0a5ae470_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9e0a5ae330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f9e0a5ae750_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7f9e0a5ae6a0_0, 0;
    %load/vec4 v0x7f9e0a5ae750_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7f9e0a5ae5d0_0, 0;
    %load/vec4 v0x7f9e0a5ae750_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7f9e0a5ae540_0, 0;
    %load/vec4 v0x7f9e0a5ae750_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7f9e0a5ae470_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9e0a5b25a0;
T_7 ;
    %wait E_0x7f9e0a5aa960;
    %fork t_1, S_0x7f9e0a5b2960;
    %jmp t_0;
    .scope S_0x7f9e0a5b2960;
t_1 ;
    %load/vec4 v0x7f9e0a5b3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e0a5b2b20_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7f9e0a5b2b20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f9e0a5b2b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9e0a5b38c0, 0, 4;
    %load/vec4 v0x7f9e0a5b2b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9e0a5b2b20_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9e0a5b2bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7f9e0a5b33b0_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e0a5b3730_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9e0a5b3730_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x7f9e0a5b3ec0_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9e0a5b38c0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7f9e0a5b3ec0_0;
    %load/vec4 v0x7f9e0a5b3e10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9e0a5b38c0, 0, 4;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %end;
    .scope S_0x7f9e0a5b25a0;
t_0 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9e0a563d10;
T_8 ;
    %wait E_0x7f9e0a574800;
    %load/vec4 v0x7f9e0a5abd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f9e0a526ef0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7f9e0a5aa5c0_0, 0, 33;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x7f9e0a5aa6b0_0;
    %load/vec4 v0x7f9e0a5aa760_0;
    %sub;
    %store/vec4 v0x7f9e0a5aa5c0_0, 0, 33;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x7f9e0a5aa6b0_0;
    %pad/u 66;
    %load/vec4 v0x7f9e0a5aa760_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7f9e0a5aa510_0, 0, 66;
    %load/vec4 v0x7f9e0a5aa510_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7f9e0a5aa3a0_0, 0, 64;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x7f9e0a5aa6b0_0;
    %load/vec4 v0x7f9e0a5aa760_0;
    %div;
    %store/vec4 v0x7f9e0a5aba20_0, 0, 33;
    %load/vec4 v0x7f9e0a5aa6b0_0;
    %load/vec4 v0x7f9e0a5aa760_0;
    %mod;
    %store/vec4 v0x7f9e0a5abcb0_0, 0, 33;
    %load/vec4 v0x7f9e0a5aba20_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7f9e0a5abcb0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5aa3a0_0, 0, 64;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x7f9e0a5aa6b0_0;
    %load/vec4 v0x7f9e0a5aa760_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x7f9e0a5aa5c0_0, 0, 33;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9e0a5aa5c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f9e0a526ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.10 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %and;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.11 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %or;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.12 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %xor;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.13 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %add;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.14 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %sub;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.15 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %pad/s 64;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7f9e0a5aa3a0_0, 0, 64;
    %jmp T_8.26;
T_8.16 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %mod/s;
    %store/vec4 v0x7f9e0a5aaf40_0, 0, 32;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %div/s;
    %store/vec4 v0x7f9e0a5ab970_0, 0, 32;
    %load/vec4 v0x7f9e0a5ab970_0;
    %load/vec4 v0x7f9e0a5aaf40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9e0a5aa3a0_0, 0, 64;
    %jmp T_8.26;
T_8.17 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.27, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.28, 8;
T_8.27 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.28, 8;
 ; End of false expr.
    %blend;
T_8.28;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.18 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.29, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.30, 8;
T_8.29 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.30, 8;
 ; End of false expr.
    %blend;
T_8.30;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.19 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.32, 8;
T_8.31 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.32, 8;
 ; End of false expr.
    %blend;
T_8.32;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.20 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.33, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.34, 8;
T_8.33 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_8.34, 8;
 ; End of false expr.
    %blend;
T_8.34;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.21 ;
    %load/vec4 v0x7f9e0a5ab620_0;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.36, 8;
T_8.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.36, 8;
 ; End of false expr.
    %blend;
T_8.36;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.22 ;
    %load/vec4 v0x7f9e0a5ab820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.37, 8;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %ix/getv 4, v0x7f9e0a5ab8c0_0;
    %shiftr 4;
    %jmp/1 T_8.38, 8;
T_8.37 ; End of true expr.
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %load/vec4 v0x7f9e0a5ab620_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_8.38, 8;
 ; End of false expr.
    %blend;
T_8.38;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.23 ;
    %load/vec4 v0x7f9e0a5ab820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.39, 8;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %ix/getv 4, v0x7f9e0a5ab8c0_0;
    %shiftl 4;
    %jmp/1 T_8.40, 8;
T_8.39 ; End of true expr.
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %load/vec4 v0x7f9e0a5ab620_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_8.40, 8;
 ; End of false expr.
    %blend;
T_8.40;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.24 ;
    %load/vec4 v0x7f9e0a5ab820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.41, 8;
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %ix/getv 4, v0x7f9e0a5ab8c0_0;
    %shiftr/s 4;
    %jmp/1 T_8.42, 8;
T_8.41 ; End of true expr.
    %load/vec4 v0x7f9e0a5ab6d0_0;
    %load/vec4 v0x7f9e0a5ab620_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_8.42, 8;
 ; End of false expr.
    %blend;
T_8.42;
    %store/vec4 v0x7f9e0a5aa450_0, 0, 32;
    %jmp T_8.26;
T_8.26 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9e0a5ac730;
T_9 ;
    %wait E_0x7f9e0a5aa960;
    %load/vec4 v0x7f9e0a5adec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e0a5acc80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e0a5acb20_0, 0;
T_9.0 ;
    %load/vec4 v0x7f9e0a5adc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9e0a5adf60_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f9e0a5adc00_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x7f9e0a5ade10_0;
    %assign/vec4 v0x7f9e0a5acb20_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x7f9e0a5ade10_0;
    %assign/vec4 v0x7f9e0a5acc80_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7f9e0a5acb20_0, 0;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7f9e0a5acc80_0, 0;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7f9e0a5acb20_0, 0;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7f9e0a5acc80_0, 0;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7f9e0a5acb20_0, 0;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7f9e0a5acc80_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7f9e0a5acb20_0, 0;
    %load/vec4 v0x7f9e0a5aca60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7f9e0a5acc80_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9e0a5b1b50;
T_10 ;
    %wait E_0x7f9e0a5b1dc0;
    %load/vec4 v0x7f9e0a5b2110_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f9e0a5b23f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5b2340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5b22b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f9e0a5b1fa0_0, 0, 32;
    %load/vec4 v0x7f9e0a5b2050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7f9e0a5b1ee0_0;
    %store/vec4 v0x7f9e0a5b2220_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7f9e0a5b1e30_0;
    %store/vec4 v0x7f9e0a5b2220_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f9e0a5b1fa0_0;
    %store/vec4 v0x7f9e0a5b2220_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9e0a435580;
T_11 ;
    %wait E_0x7f9e0a5aa960;
    %load/vec4 v0x7f9e0a5b8840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e0a5b8650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e0a5b86e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9e0a5b4740_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f9e0a5b83f0_0;
    %assign/vec4 v0x7f9e0a5b8650_0, 0;
    %load/vec4 v0x7f9e0a5b84a0_0;
    %assign/vec4 v0x7f9e0a5b86e0_0, 0;
    %load/vec4 v0x7f9e0a5b4a60_0;
    %assign/vec4 v0x7f9e0a5b4740_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9e0a435580;
T_12 ;
    %wait E_0x7f9e0a572c70;
    %vpi_call/w 4 169 "$display", "pc_in = %h, pc_out = %h, pcctl = %b, state = %b", v0x7f9e0a5b8080_0, v0x7f9e0a5b5310_0, v0x7f9e0a5b5430_0, v0x7f9e0a5b89a0_0 {0 0 0};
    %vpi_call/w 4 170 "$display", "ALUA = %h, ALUB = %h ,ALU_MULTorDIV_result = %h", v0x7f9e0a5b45e0_0, v0x7f9e0a5b4670_0, v0x7f9e0a5b4990_0 {0 0 0};
    %vpi_call/w 4 174 "$display", "ALUOut = %h, state = %h", v0x7f9e0a5b4740_0, v0x7f9e0a5b89a0_0 {0 0 0};
    %vpi_call/w 4 179 "$display", "DatatoReg = %h, RegDst = %h, HI_LO_ALUOut = %h, RegWrite = %d", v0x7f9e0a5b5740_0, v0x7f9e0a5b57d0_0, v0x7f9e0a5b4da0_0, v0x7f9e0a5b5670_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f9e0a5b8e50;
T_13 ;
    %fork t_3, S_0x7f9e0a5b9240;
    %jmp t_2;
    .scope S_0x7f9e0a5b9240;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e0a5b9400_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7f9e0a5b9400_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9e0a5b9400_0;
    %store/vec4a v0x7f9e0a5bb740, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f9e0a5b9400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f9e0a5b9400_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call/w 15 27 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7f9e0a5b9020 {0 0 0};
    %vpi_call/w 15 29 "$readmemh", P_0x7f9e0a5b9020, v0x7f9e0a5bb740 {0 0 0};
    %end;
    .scope S_0x7f9e0a5b8e50;
t_2 %join;
    %end;
    .thread T_13;
    .scope S_0x7f9e0a5b8e50;
T_14 ;
    %wait E_0x7f9e0a5b90f0;
    %vpi_call/w 15 36 "$display", "ram: read = %b, wordaddress = %h, readdata = %h", v0x7f9e0a5bb7d0_0, v0x7f9e0a5bbd00_0, v0x7f9e0a5bb8a0_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f9e0a5b8e50;
T_15 ;
    %wait E_0x7f9e0a5aa960;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9e0a5bbc70_0, 0;
    %load/vec4 v0x7f9e0a5bbc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7f9e0a5bb8a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f9e0a5bbda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7f9e0a5bc140_0;
    %load/vec4 v0x7f9e0a5bc090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5bbfe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5bbf50_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x7f9e0a5bbd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9e0a5bb740, 0, 4;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7f9e0a5bb7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7f9e0a5bbb20_0;
    %load/vec4 v0x7f9e0a5bba90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5bba00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9e0a5bb970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9e0a5bb8a0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9e0a4361f0;
T_16 ;
    %vpi_call/w 3 31 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9e0a4361f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5bc760_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9e0a5bc7f0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7f9e0a5bc760_0;
    %inv;
    %store/vec4 v0x7f9e0a5bc760_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x7f9e0a5bc760_0;
    %inv;
    %store/vec4 v0x7f9e0a5bc760_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$fatal", 32'sb00000000000000000000000000000010, "did not finish within %d cycles", P_0x7f9e0a415d10 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x7f9e0a4361f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5bcb80_0, 0, 1;
    %wait E_0x7f9e0a43fcd0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9e0a5bcb80_0, 0, 1;
    %wait E_0x7f9e0a43fcd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9e0a5bcb80_0, 0, 1;
    %vpi_call/w 3 58 "$display", " OUT:  ------------------- %d --------------------------", v0x7f9e0a5bc7f0_0 {0 0 0};
    %vpi_call/w 3 59 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %load/vec4 v0x7f9e0a5bc530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %jmp T_17.1;
T_17.0 ;
    %vpi_call/w 3 62 "$fatal", 32'sb00000000000000000000000000000001, "CPU didn't go active after reset" {0 0 0};
T_17.1 ;
    %vpi_call/w 3 64 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 67 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 70 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 73 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f9e0a5bc7f0_0;
    %add;
    %store/vec4 v0x7f9e0a5bc7f0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7f9e0a5bc530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz T_17.3, 4;
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 79 "$display", " OUT:  ------------------- %d --------------------------", v0x7f9e0a5bc7f0_0 {0 0 0};
    %vpi_call/w 3 81 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 85 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 89 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 93 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 97 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7f9e0a5bca30_0, v0x7f9e0a5bcae0_0, &PV<v0x7f9e0a5bca30_0, 26, 6> {0 0 0};
    %vpi_call/w 3 98 "$display", " RESULT: Instruction %d has result($v0) : %h, active = %d", v0x7f9e0a5bc7f0_0, v0x7f9e0a5bcae0_0, v0x7f9e0a5bc530_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7f9e0a5bc7f0_0;
    %add;
    %store/vec4 v0x7f9e0a5bc7f0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %wait E_0x7f9e0a43fcd0;
    %vpi_call/w 3 103 "$display", " RESULT: %h", v0x7f9e0a5bcae0_0 {0 0 0};
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "used_in_test/CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "data_selection_endian_conversion.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "used_in_test/ram_tiny_CPU.v";
