scenario testUR_r_Main_T3

load ./..\AdvancedClock.asm

//// test name test@UR_r_Main_T3
//// generated for (test goal): UR_r_Main_T3: signal and (seconds != ((seconds + 1) % 10))
check seconds = 0;
check minutes = 0;
check hours = 0;
set signal := false;
step
set signal := true;
step
