library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

Entity seven_segment is
	port(
		q1 : in std_logic;
		q2 : in std_logic;
		q3 : in std_logic;
		q4 : in std_logic;
		
		a : out std_logic;
		b : out std_logic;
		c : out std_logic;
		d : out std_logic;
		e : out std_logic;
		f : out std_logic;
		g : out std_logic
	);
End entity;


Architecture of seven_segment is
Begin
	a <= q1 or q3 or (q2 and q4) or ((not q4) and q2);
	b <= (not q2) or (not q3 and not q4) or (q3 and q4);
	c <= q2 and not q3 and q4;
	d <= (not q2 and not q4) or (q3 and not q4) or (not q1 and q2 and q4) or (not q2 and q3) or q1;
	e <= (not q2 and not q4) or (q3 and not q4);
	f <= q1 or (not q3 or not q4) or (q2 and not q3) or (q2 and not q4);
	g <= (q2 and not q3) or q1 or (not q1 and not q2 and q3) or (q3 and not q4)
	
	
End architecture;