ls
# ball.do
# ball.v
# ball.v.bak
# control_draw.do
# Erase_block.v
# frame_counter.v
# frame_counter.v.bak
# transcript
# vsim.wlf
# work
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:16 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# ** Error: (vlog-13069) ball.v(43): near "enable": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module datapath
# ** Error: ball.v(106): (vlog-2730) Undefined variable: 'vertial'.
# ** Error: (vlog-13069) ball.v(107): near "horizontal": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) ball.v(124): near "end": syntax error, unexpected end.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: (vlog-13069) ball.v(190): near "always": syntax error, unexpected always, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ball.v(194): 'RESET_COUNTER' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(194): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(195): 'ERASE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(195): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(196): 'UPDATE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(196): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(206): (vlog-13205) Syntax error found in the scope following 'enable_colour'. Is there a missing '::'?
# End time: 17:05:16 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 1
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:33 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# ** Error: (vlog-13069) ball.v(43): near "enable": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Compiling module datapath
# ** Error: ball.v(106): (vlog-2730) Undefined variable: 'vertial'.
# ** Error: (vlog-13069) ball.v(107): near "horizontal": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) ball.v(124): near "end": syntax error, unexpected end.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: (vlog-13069) ball.v(190): near "always": syntax error, unexpected always, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ball.v(194): 'RESET_COUNTER' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(194): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(195): 'ERASE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(195): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(196): 'UPDATE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(196): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(206): (vlog-13205) Syntax error found in the scope following 'enable_colour'. Is there a missing '::'?
# End time: 17:06:33 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 12, Warnings: 1
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"

do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:54 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: ball.v(86): In, out, or inout does not appear in port list: enable_erase.
# ** Error: ball.v(86): In, out, or inout does not appear in port list: enable_update.
# -- Compiling module control_draw
# ** Error: (vlog-13069) ball.v(190): near "always": syntax error, unexpected always, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ball.v(194): 'RESET_COUNTER' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(194): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(195): 'ERASE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(195): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(196): 'UPDATE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(196): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(206): (vlog-13205) Syntax error found in the scope following 'enable_colour'. Is there a missing '::'?
# End time: 17:06:54 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 10, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:34 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: (vlog-13069) ball.v(190): near "always": syntax error, unexpected always, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error: ball.v(194): 'RESET_COUNTER' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(194): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(195): 'ERASE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(195): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(196): 'UPDATE' already exists - must not be redefined.
# ** Error: (vlog-13069) ball.v(196): near "next_state": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'assert' " or "SystemVerilog keyword 'assume' " or restrict .
# ** Error: ball.v(206): (vlog-13205) Syntax error found in the scope following 'enable_colour'. Is there a missing '::'?
# End time: 17:07:34 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 8, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:10 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: ball.v(197): (vlog-2730) Undefined variable: 'next_startstate'.
# ** Error: ball.v(211): (vlog-2730) Undefined variable: 'wite_en'.
# ** Error: (vlog-13069) ball.v(215): near "<=": syntax error, unexpected <=, expecting '('.
# ** Error: ball.v(223): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) ball.v(223): near "<=": syntax error, unexpected <=.
# ** Error: ball.v(223): (vlog-13205) Syntax error found in the scope following 'enable_update'. Is there a missing '::'?
# End time: 17:08:10 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:00 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: ball.v(211): (vlog-2730) Undefined variable: 'wite_en'.
# End time: 17:09:01 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:19 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: ball.v(180): In, out, or inout does not appear in port list: enable.
# ** Error: ball.v(212): 'enable_colour' is not a task name.
# End time: 17:09:19 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:49 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: ball.v(212): 'enable_colour' is not a task name.
# End time: 17:09:50 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:19 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:10:20 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vsim control_draw 
# Start time: 17:10:20 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:48 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:11:49 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:11:50 on Mar 17,2019, Elapsed time: 0:01:30
# Errors: 0, Warnings: 3
# vsim control_draw 
# Start time: 17:11:50 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:55 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:13:55 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:13:56 on Mar 17,2019, Elapsed time: 0:02:06
# Errors: 0, Warnings: 3
# vsim control_draw 
# Start time: 17:13:56 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:13 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:16:14 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:16:14 on Mar 17,2019, Elapsed time: 0:02:18
# Errors: 0, Warnings: 3
# vsim control_draw 
# Start time: 17:16:14 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:09 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:18:09 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:18:10 on Mar 17,2019, Elapsed time: 0:01:56
# Errors: 0, Warnings: 3
# vsim control_draw 
# Start time: 17:18:10 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:38 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:19:38 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:19:39 on Mar 17,2019, Elapsed time: 0:01:29
# Errors: 0, Warnings: 3
# vsim control_draw 
# Start time: 17:19:39 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:37 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:20:38 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:20:39 on Mar 17,2019, Elapsed time: 0:01:00
# Errors: 0, Warnings: 3
# vsim control_draw 
# Start time: 17:20:39 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:36 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: ball.v(180): In, out, or inout does not appear in port list: enable_counter.
# End time: 17:23:36 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:22 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# ** Error: ball.v(209): (vlog-2730) Undefined variable: 'enable_counter'.
# End time: 17:24:22 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:35 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:24:35 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:24:36 on Mar 17,2019, Elapsed time: 0:03:57
# Errors: 8, Warnings: 7
# vsim control_draw 
# Start time: 17:24:36 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do datapath_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:46 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:32:49 on Mar 17,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
# End time: 17:32:51 on Mar 17,2019, Elapsed time: 0:08:15
# Errors: 0, Warnings: 3
# vsim datapath 
# Start time: 17:32:51 on Mar 17,2019
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
# ** Error (suppressible): (vsim-4008) Object 'go' not found.
# Error in macro ./datapath_draw.do line 22
# ** Error (suppressible): (vsim-4008) Object 'go' not found.
# 
#     while executing
# "force {go} 0 0, 1 6 -r 12"
do datapath_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:29 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:33:30 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:33:31 on Mar 17,2019, Elapsed time: 0:00:40
# Errors: 1, Warnings: 5
# vsim datapath 
# Start time: 17:33:31 on Mar 17,2019
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do datapath_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:01 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:35:01 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:35:02 on Mar 17,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 5
# vsim datapath 
# Start time: 17:35:02 on Mar 17,2019
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do datapath_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:20 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# 
# Top level modules:
# 	part2
# 	control_draw
# End time: 17:36:21 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:36:22 on Mar 17,2019, Elapsed time: 0:01:20
# Errors: 0, Warnings: 5
# vsim datapath 
# Start time: 17:36:22 on Mar 17,2019
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do datapath_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:04 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# ** Error: (vlog-13069) ball.v(268): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 17:50:05 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./datapath_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do datapath_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:21 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:50:22 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 17:50:23 on Mar 17,2019, Elapsed time: 0:14:01
# Errors: 4, Warnings: 7
# vsim datapath 
# Start time: 17:50:23 on Mar 17,2019
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /datapath/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_balls.do
# Cannot open macro file: combined_balls.do
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:50 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:50:50 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:50:51 on Mar 17,2019, Elapsed time: 0:00:28
# Errors: 1, Warnings: 5
# vsim combined_balls 
# Start time: 17:50:51 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3017) ball.v(249): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0 File: ball.v
# ** Warning: (vsim-3722) ball.v(249): [TFMPC] - Missing connection for port 'x_out'.
# ** Warning: (vsim-3722) ball.v(249): [TFMPC] - Missing connection for port 'y_out'.
# ** Warning: (vsim-3722) ball.v(249): [TFMPC] - Missing connection for port 'colour_out'.
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# ** Error: (vsim-3389) ball.v(257): Port 'x_out' not found in the connected module (9th connection).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# ** Error: (vsim-3389) ball.v(257): Port 'y_out' not found in the connected module (10th connection).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# ** Error: (vsim-3389) ball.v(257): Port 'colour_out' not found in the connected module (11th connection).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# ** Fatal: (vsim-3365) ball.v(257): Too many port connections. Expected 8, found 11.
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw.do PAUSED at line 12
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:01 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:53:03 on Mar 17,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# vsim combined_balls 
# Start time: 17:50:51 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3017) ball.v(249): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0 File: ball.v
# ** Warning: (vsim-3722) ball.v(249): [TFMPC] - Missing connection for port 'x_out'.
# ** Warning: (vsim-3722) ball.v(249): [TFMPC] - Missing connection for port 'y_out'.
# ** Warning: (vsim-3722) ball.v(249): [TFMPC] - Missing connection for port 'colour_out'.
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# ** Error: (vsim-3389) ball.v(257): Port 'x_out' not found in the connected module (9th connection).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# ** Error: (vsim-3389) ball.v(257): Port 'y_out' not found in the connected module (10th connection).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# ** Error: (vsim-3389) ball.v(257): Port 'colour_out' not found in the connected module (11th connection).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# ** Fatal: (vsim-3365) ball.v(257): Too many port connections. Expected 8, found 11.
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/c0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw.do PAUSED at line 12
do combined_balls.do
# Cannot open macro file: combined_balls.do
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:56 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:53:56 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim combined_balls 
# Start time: 17:50:51 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:46 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:55:46 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:55:46 on Mar 17,2019, Elapsed time: 0:04:55
# Errors: 8, Warnings: 17
# vsim combined_balls 
# Start time: 17:55:46 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Error: (vsim-3389) ball.v(249): Port 'enable_fcounter' not found in the connected module (6th connection).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0 File: ball.v
# ** Fatal: (vsim-3365) ball.v(249): Too many port connections. Expected 8, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0 File: ball.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw.do PAUSED at line 12
do combined_balls.do
# Cannot open macro file: combined_balls.do
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:10 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:57:10 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim combined_balls 
# Start time: 17:55:46 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_balls.do
# Cannot open macro file: combined_balls.do
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:01 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 17:58:01 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:58:02 on Mar 17,2019, Elapsed time: 0:02:16
# Errors: 3, Warnings: 5
# vsim combined_balls 
# Start time: 17:58:02 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:33 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:02:35 on Mar 17,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# End time: 18:02:37 on Mar 17,2019, Elapsed time: 0:04:35
# Errors: 0, Warnings: 5
# vsim combined_balls 
# Start time: 18:02:37 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:07 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:03:12 on Mar 17,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
# End time: 18:03:14 on Mar 17,2019, Elapsed time: 0:00:37
# Errors: 0, Warnings: 5
# vsim control_draw 
# Start time: 18:03:14 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:00 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:04:00 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:04:01 on Mar 17,2019, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim combined_balls 
# Start time: 18:04:01 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(131): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:04:29 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:04:30 on Mar 17,2019, Elapsed time: 0:00:29
# Errors: 0, Warnings: 5
# vsim combined_balls 
# Start time: 18:04:30 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:09 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# ** Error: (vlog-13069) ball.v(266): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 18:18:09 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./combined_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:22 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:18:22 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:18:23 on Mar 17,2019, Elapsed time: 0:13:53
# Errors: 4, Warnings: 7
# vsim combined_balls 
# Start time: 18:18:23 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:50 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:18:50 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:18:51 on Mar 17,2019, Elapsed time: 0:00:28
# Errors: 0, Warnings: 5
# vsim combined_balls 
# Start time: 18:18:51 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:07 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:22:08 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 18:22:09 on Mar 17,2019, Elapsed time: 0:03:18
# Errors: 0, Warnings: 5
# vsim combined_balls 
# Start time: 18:22:09 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:32 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: ball.v(178): (vlog-2730) Undefined variable: 'next_pixel'.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# End time: 18:25:32 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./combined_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:07 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:26:07 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:26:07 on Mar 17,2019, Elapsed time: 0:03:58
# Errors: 4, Warnings: 7
# vsim combined_balls 
# Start time: 18:26:07 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:10 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:30:11 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 18:30:12 on Mar 17,2019, Elapsed time: 0:04:05
# Errors: 0, Warnings: 5
# vsim combined_balls 
# Start time: 18:30:12 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Error (suppressible): (vsim-3053) ball.v(179): Illegal output or inout port connection for port 'signal_out'.
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0 File: ball.v
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./combined_draw.do PAUSED at line 12
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:52 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: ball.v(181): (vlog-2730) Undefined variable: 'next_pixel'.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# End time: 18:36:52 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:07 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: ball.v(181): (vlog-2730) Undefined variable: 'next_pixel'.
# ** Error (suppressible): ball.v(186): (vlog-2388) 'next_pixel' already declared in this scope (datapath).
# -- Compiling module control_draw
# -- Compiling module combined_balls
# End time: 18:37:07 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./control_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:41 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:37:41 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim control_draw 
# Start time: 18:30:12 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do control_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:34 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:41:36 on Mar 17,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# End time: 18:41:38 on Mar 17,2019, Elapsed time: 0:11:26
# Errors: 1, Warnings: 5
# vsim control_draw 
# Start time: 18:41:38 on Mar 17,2019
# Loading work.control_draw
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:45 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:42:46 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 18:42:48 on Mar 17,2019, Elapsed time: 0:01:10
# Errors: 0, Warnings: 3
# vsim combined_balls 
# Start time: 18:42:48 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:52:37 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(136): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 18:52:37 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 18:52:38 on Mar 17,2019, Elapsed time: 0:09:50
# Errors: 0, Warnings: 5
# vsim combined_balls 
# Start time: 18:52:38 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:51 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Error: ball.v(108): (vlog-2730) Undefined variable: 'go'.
# ** Warning: ball.v(133): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(157): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# ** Error: (vlog-13069) ball.v(260): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 18:59:52 on Mar 17,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./combined_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:09 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(132): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(156): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# ** Error: (vlog-13069) ball.v(259): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 19:00:09 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./combined_draw.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns ball.v"
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:30 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(132): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(156): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 19:00:32 on Mar 17,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
# End time: 19:00:33 on Mar 17,2019, Elapsed time: 0:07:55
# Errors: 9, Warnings: 9
# vsim combined_balls 
# Start time: 19:00:33 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
do combined_draw.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:50 on Mar 17,2019
# vlog -reportprogress 300 -timescale 1ns/1ns ball.v 
# -- Compiling module part2
# -- Compiling module datapath
# ** Warning: ball.v(132): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ball.v(156): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module control_draw
# -- Compiling module combined_balls
# 
# Top level modules:
# 	part2
# 	combined_balls
# End time: 19:00:50 on Mar 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 19:00:51 on Mar 17,2019, Elapsed time: 0:00:18
# Errors: 0, Warnings: 5
# vsim combined_balls 
# Start time: 19:00:51 on Mar 17,2019
# Loading work.combined_balls
# Loading work.datapath
# Loading work.frame_counter
# Loading work.ratedivider
# Loading work.control_draw
# ** Warning: (vsim-3015) ball.v(321): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r1 File: ball.v
# ** Warning: (vsim-3015) ball.v(332): [PCDPC] - Port size (28) does not match connection size (32) for port 'load'. The port definition is at: ball.v(203).
#    Time: 0 ns  Iteration: 0  Instance: /combined_balls/d0/f0/r2 File: ball.v
# WARNING: No extended dataflow license exists
# End time: 19:08:04 on Mar 17,2019, Elapsed time: 0:07:13
# Errors: 0, Warnings: 3
