
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+     152 (git sha1 e45f62b0, clang 10.0.0 -fPIC -Os)


-- Parsing `andorgate.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `andorgate.v' to AST representation.
Warning: Literal has a width of 0 bit, but value requires 1 bit. (andorgate.v:15)
Generating RTLIL representation for module `\andorgate'.
Warning: wire '\RLED3' is assigned in a block at andorgate.v:21.
Warning: wire '\RLED4' is assigned in a block at andorgate.v:22.
Successfully finished Verilog frontend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 512719b99d, CPU: user 0.00s system 0.00s
Yosys 0.8+     152 (git sha1 e45f62b0, clang 10.0.0 -fPIC -Os)
Time spent: 100% 1x read_verilog (0 sec)
