83
12200 12400
T[BLOCK, R[(0, 9130), 1630, 3270, (1630, 12400)]]
rt: nullptr
tr: T[BLOCK, R[(1630, 11760), 640, 640, (2270, 12400)]]
bl: nullptr
lb: T[BLANK, R[(0, 7840), 2279, 1290, (2279, 9130)]]
T[BLANK, R[(5726, 6456), 30, 1377, (5756, 7833)]]
rt: T[BLANK, R[(5726, 7833), 1915, 7, (7641, 7840)]]
tr: T[BLOCK, R[(5756, 6456), 1852, 1377, (7608, 7833)]]
bl: T[BLOCK, R[(2290, 5735), 3436, 2105, (5726, 7840)]]
lb: T[BLANK, R[(5726, 6443), 1892, 13, (7618, 6456)]]
T[BLOCK, R[(8170, 0), 1810, 920, (9980, 920)]]
rt: T[BLANK, R[(6783, 920), 3867, 8, (10650, 928)]]
tr: T[BLANK, R[(9980, 640), 670, 280, (10650, 920)]]
bl: T[BLANK, R[(6783, 0), 1387, 920, (8170, 920)]]
lb: nullptr
T[BLANK, R[(6783, 0), 1387, 920, (8170, 920)]]
rt: T[BLANK, R[(6783, 920), 3867, 8, (10650, 928)]]
tr: T[BLOCK, R[(8170, 0), 1810, 920, (9980, 920)]]
bl: T[BLOCK, R[(6353, 0), 430, 1347, (6783, 1347)]]
lb: nullptr
T[BLANK, R[(0, 0), 1630, 640, (1630, 640)]]
rt: T[BLANK, R[(0, 640), 2270, 280, (2270, 920)]]
tr: T[BLOCK, R[(1630, 0), 640, 640, (2270, 640)]]
bl: nullptr
lb: nullptr
T[BLOCK, R[(1630, 0), 640, 640, (2270, 640)]]
rt: T[BLANK, R[(0, 640), 2270, 280, (2270, 920)]]
tr: T[BLOCK, R[(2270, 0), 1810, 920, (4080, 920)]]
bl: T[BLANK, R[(0, 0), 1630, 640, (1630, 640)]]
lb: nullptr
T[BLOCK, R[(2270, 0), 1810, 920, (4080, 920)]]
rt: T[BLANK, R[(0, 920), 4084, 75, (4084, 995)]]
tr: T[BLANK, R[(4080, 0), 4, 920, (4084, 920)]]
bl: T[BLOCK, R[(1630, 0), 640, 640, (2270, 640)]]
lb: nullptr
T[BLANK, R[(3674, 995), 410, 355, (4084, 1350)]]
rt: T[BLANK, R[(3674, 1350), 2679, 166, (6353, 1516)]]
tr: T[BLOCK, R[(4084, 0), 2269, 1350, (6353, 1350)]]
bl: T[BLOCK, R[(2003, 995), 1671, 2181, (3674, 3176)]]
lb: T[BLANK, R[(0, 920), 4084, 75, (4084, 995)]]
T[BLANK, R[(0, 920), 4084, 75, (4084, 995)]]
rt: T[BLANK, R[(3674, 995), 410, 355, (4084, 1350)]]
tr: T[BLOCK, R[(4084, 0), 2269, 1350, (6353, 1350)]]
bl: nullptr
lb: T[BLANK, R[(0, 640), 2270, 280, (2270, 920)]]
T[BLANK, R[(0, 995), 2003, 2181, (2003, 3176)]]
rt: T[BLANK, R[(0, 3176), 3674, 860, (3674, 4036)]]
tr: T[BLOCK, R[(2003, 995), 1671, 2181, (3674, 3176)]]
bl: nullptr
lb: T[BLANK, R[(0, 920), 4084, 75, (4084, 995)]]
T[BLANK, R[(3674, 2656), 2679, 20, (6353, 2676)]]
rt: T[BLOCK, R[(3674, 2676), 2679, 1360, (6353, 4036)]]
tr: T[BLOCK, R[(6353, 1350), 430, 2694, (6783, 4044)]]
bl: T[BLOCK, R[(2003, 995), 1671, 2181, (3674, 3176)]]
lb: T[BLANK, R[(3674, 1516), 376, 1140, (4050, 2656)]]
T[BLANK, R[(7608, 6588), 33, 1245, (7641, 7833)]]
rt: T[BLANK, R[(5726, 7833), 1915, 7, (7641, 7840)]]
tr: T[BLOCK, R[(7641, 6588), 1914, 1332, (9555, 7920)]]
bl: T[BLOCK, R[(5756, 6456), 1852, 1377, (7608, 7833)]]
lb: T[BLANK, R[(7608, 6580), 4592, 8, (12200, 6588)]]
T[BLANK, R[(3674, 1350), 2679, 166, (6353, 1516)]]
rt: T[BLANK, R[(6328, 1516), 25, 1140, (6353, 2656)]]
tr: T[BLOCK, R[(6353, 1350), 430, 2694, (6783, 4044)]]
bl: T[BLOCK, R[(2003, 995), 1671, 2181, (3674, 3176)]]
lb: T[BLANK, R[(3674, 995), 410, 355, (4084, 1350)]]
T[BLANK, R[(5726, 7833), 1915, 7, (7641, 7840)]]
rt: T[BLANK, R[(6519, 7840), 1122, 80, (7641, 7920)]]
tr: T[BLOCK, R[(7641, 6588), 1914, 1332, (9555, 7920)]]
bl: T[BLOCK, R[(2290, 5735), 3436, 2105, (5726, 7840)]]
lb: T[BLANK, R[(5726, 6456), 30, 1377, (5756, 7833)]]
T[BLANK, R[(7608, 6580), 4592, 8, (12200, 6588)]]
rt: T[BLANK, R[(9555, 6588), 2645, 1332, (12200, 7920)]]
tr: nullptr
bl: T[BLOCK, R[(5756, 6456), 1852, 1377, (7608, 7833)]]
lb: T[BLANK, R[(7608, 6456), 10, 124, (7618, 6580)]]
T[BLANK, R[(9575, 4052), 2625, 1302, (12200, 5354)]]
rt: T[BLANK, R[(9698, 5354), 2502, 1226, (12200, 6580)]]
tr: nullptr
bl: T[BLOCK, R[(7616, 4052), 1959, 1302, (9575, 5354)]]
lb: T[BLANK, R[(7606, 4048), 4594, 4, (12200, 4052)]]
T[BLOCK, R[(3674, 2676), 2679, 1360, (6353, 4036)]]
rt: T[BLANK, R[(0, 4036), 6353, 8, (6353, 4044)]]
tr: T[BLOCK, R[(6353, 1350), 430, 2694, (6783, 4044)]]
bl: T[BLOCK, R[(2003, 995), 1671, 2181, (3674, 3176)]]
lb: T[BLANK, R[(3674, 2656), 2679, 20, (6353, 2676)]]
T[BLANK, R[(7608, 6456), 10, 124, (7618, 6580)]]
rt: T[BLANK, R[(7608, 6580), 4592, 8, (12200, 6588)]]
tr: T[BLOCK, R[(7618, 5354), 2080, 1226, (9698, 6580)]]
bl: T[BLOCK, R[(5756, 6456), 1852, 1377, (7608, 7833)]]
lb: T[BLANK, R[(5726, 6443), 1892, 13, (7618, 6456)]]
T[BLANK, R[(3674, 1516), 376, 1140, (4050, 2656)]]
rt: T[BLANK, R[(3674, 2656), 2679, 20, (6353, 2676)]]
tr: T[BLOCK, R[(4050, 1516), 2278, 1140, (6328, 2656)]]
bl: T[BLOCK, R[(2003, 995), 1671, 2181, (3674, 3176)]]
lb: T[BLANK, R[(3674, 1350), 2679, 166, (6353, 1516)]]
T[BLANK, R[(6519, 11465), 5681, 12, (12200, 11477)]]
rt: T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
tr: nullptr
bl: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
lb: T[BLANK, R[(6519, 10886), 1255, 579, (7774, 11465)]]
T[BLANK, R[(6519, 7840), 1122, 80, (7641, 7920)]]
rt: T[BLANK, R[(6519, 7920), 5681, 16, (12200, 7936)]]
tr: T[BLOCK, R[(7641, 6588), 1914, 1332, (9555, 7920)]]
bl: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
lb: T[BLANK, R[(5726, 7833), 1915, 7, (7641, 7840)]]
T[BLOCK, R[(7618, 5354), 2080, 1226, (9698, 6580)]]
rt: T[BLANK, R[(7608, 6580), 4592, 8, (12200, 6588)]]
tr: T[BLANK, R[(9698, 5354), 2502, 1226, (12200, 6580)]]
bl: T[BLANK, R[(7606, 5354), 12, 1089, (7618, 6443)]]
lb: T[BLOCK, R[(7616, 4052), 1959, 1302, (9575, 5354)]]
T[BLANK, R[(7704, 4036), 4496, 8, (12200, 4044)]]
rt: T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
tr: nullptr
bl: T[BLOCK, R[(6783, 1347), 921, 2697, (7704, 4044)]]
lb: T[BLANK, R[(7704, 1347), 17, 2689, (7721, 4036)]]
T[BLANK, R[(10620, 0), 30, 640, (10650, 640)]]
rt: T[BLANK, R[(9980, 640), 670, 280, (10650, 920)]]
tr: T[BLOCK, R[(10650, 0), 1550, 1890, (12200, 1890)]]
bl: T[BLOCK, R[(9980, 0), 640, 640, (10620, 640)]]
lb: nullptr
T[BLANK, R[(6519, 7920), 5681, 16, (12200, 7936)]]
rt: T[BLOCK, R[(7774, 7936), 4426, 3529, (12200, 11465)]]
tr: nullptr
bl: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
lb: T[BLANK, R[(6519, 7840), 1122, 80, (7641, 7920)]]
T[BLANK, R[(7704, 1347), 17, 2689, (7721, 4036)]]
rt: T[BLANK, R[(7704, 4036), 4496, 8, (12200, 4044)]]
tr: T[BLOCK, R[(7721, 928), 2924, 3108, (10645, 4036)]]
bl: T[BLOCK, R[(6783, 1347), 921, 2697, (7704, 4044)]]
lb: T[BLANK, R[(6783, 928), 938, 419, (7721, 1347)]]
T[BLANK, R[(0, 5685), 5827, 50, (5827, 5735)]]
rt: T[BLANK, R[(5726, 5735), 101, 708, (5827, 6443)]]
tr: T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
bl: nullptr
lb: T[BLANK, R[(0, 4052), 3781, 1633, (3781, 5685)]]
T[BLANK, R[(7754, 8433), 20, 2453, (7774, 10886)]]
rt: T[BLANK, R[(6519, 10886), 1255, 579, (7774, 11465)]]
tr: T[BLOCK, R[(7774, 7936), 4426, 3529, (12200, 11465)]]
bl: T[BLOCK, R[(6527, 8433), 1227, 2453, (7754, 10886)]]
lb: T[BLANK, R[(6519, 7936), 1255, 497, (7774, 8433)]]
T[BLOCK, R[(9980, 0), 640, 640, (10620, 640)]]
rt: T[BLANK, R[(9980, 640), 670, 280, (10650, 920)]]
tr: T[BLANK, R[(10620, 0), 30, 640, (10650, 640)]]
bl: T[BLOCK, R[(8170, 0), 1810, 920, (9980, 920)]]
lb: nullptr
T[BLANK, R[(0, 5735), 2290, 2105, (2290, 7840)]]
rt: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
tr: T[BLOCK, R[(2290, 5735), 3436, 2105, (5726, 7840)]]
bl: nullptr
lb: T[BLANK, R[(0, 5685), 5827, 50, (5827, 5735)]]
T[BLOCK, R[(4050, 1516), 2278, 1140, (6328, 2656)]]
rt: T[BLANK, R[(3674, 2656), 2679, 20, (6353, 2676)]]
tr: T[BLANK, R[(6328, 1516), 25, 1140, (6353, 2656)]]
bl: T[BLANK, R[(3674, 1516), 376, 1140, (4050, 2656)]]
lb: T[BLANK, R[(3674, 1350), 2679, 166, (6353, 1516)]]
T[BLOCK, R[(6527, 8433), 1227, 2453, (7754, 10886)]]
rt: T[BLANK, R[(6519, 10886), 1255, 579, (7774, 11465)]]
tr: T[BLANK, R[(7754, 8433), 20, 2453, (7774, 10886)]]
bl: T[BLANK, R[(6519, 8433), 8, 2453, (6527, 10886)]]
lb: T[BLANK, R[(6519, 7936), 1255, 497, (7774, 8433)]]
T[BLANK, R[(5796, 4052), 31, 1633, (5827, 5685)]]
rt: T[BLANK, R[(0, 5685), 5827, 50, (5827, 5735)]]
tr: T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
bl: T[BLOCK, R[(3781, 4052), 2015, 1633, (5796, 5685)]]
lb: T[BLANK, R[(0, 4048), 5827, 4, (5827, 4052)]]
T[BLOCK, R[(2290, 5735), 3436, 2105, (5726, 7840)]]
rt: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
tr: T[BLANK, R[(5726, 7833), 1915, 7, (7641, 7840)]]
bl: T[BLANK, R[(0, 5735), 2290, 2105, (2290, 7840)]]
lb: T[BLANK, R[(0, 5685), 5827, 50, (5827, 5735)]]
T[BLANK, R[(10645, 1890), 1555, 2146, (12200, 4036)]]
rt: T[BLANK, R[(7704, 4036), 4496, 8, (12200, 4044)]]
tr: nullptr
bl: T[BLOCK, R[(7721, 928), 2924, 3108, (10645, 4036)]]
lb: T[BLANK, R[(10645, 928), 5, 962, (10650, 1890)]]
T[BLANK, R[(5726, 5735), 101, 708, (5827, 6443)]]
rt: T[BLANK, R[(5726, 6443), 1892, 13, (7618, 6456)]]
tr: T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
bl: T[BLOCK, R[(2290, 5735), 3436, 2105, (5726, 7840)]]
lb: T[BLANK, R[(0, 5685), 5827, 50, (5827, 5735)]]
T[BLANK, R[(4080, 0), 4, 920, (4084, 920)]]
rt: T[BLANK, R[(0, 920), 4084, 75, (4084, 995)]]
tr: T[BLOCK, R[(4084, 0), 2269, 1350, (6353, 1350)]]
bl: T[BLOCK, R[(2270, 0), 1810, 920, (4080, 920)]]
lb: nullptr
T[BLOCK, R[(4084, 0), 2269, 1350, (6353, 1350)]]
rt: T[BLANK, R[(3674, 1350), 2679, 166, (6353, 1516)]]
tr: T[OVERLAP, R[(6353, 1347), 430, 3, (6783, 1350)]]
bl: T[BLANK, R[(4080, 0), 4, 920, (4084, 920)]]
lb: nullptr
T[BLOCK, R[(2270, 11480), 1810, 920, (4080, 12400)]]
rt: nullptr
tr: T[BLANK, R[(4080, 11480), 4090, 920, (8170, 12400)]]
bl: T[BLOCK, R[(1630, 9130), 640, 2630, (2270, 11760)]]
lb: T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
T[BLANK, R[(10645, 928), 5, 962, (10650, 1890)]]
rt: T[BLANK, R[(10645, 1890), 1555, 2146, (12200, 4036)]]
tr: T[BLOCK, R[(10650, 0), 1550, 1890, (12200, 1890)]]
bl: T[BLOCK, R[(7721, 928), 2924, 3108, (10645, 4036)]]
lb: T[BLANK, R[(6783, 920), 3867, 8, (10650, 928)]]
T[BLOCK, R[(1630, 9130), 640, 2630, (2270, 11760)]]
rt: T[BLOCK, R[(1630, 11760), 640, 640, (2270, 12400)]]
tr: T[BLOCK, R[(2270, 11480), 1810, 920, (4080, 12400)]]
bl: T[BLOCK, R[(0, 9130), 1630, 3270, (1630, 12400)]]
lb: T[BLANK, R[(0, 7840), 2279, 1290, (2279, 9130)]]
T[BLOCK, R[(8170, 11480), 1810, 920, (9980, 12400)]]
rt: nullptr
tr: T[BLOCK, R[(9980, 11760), 640, 640, (10620, 12400)]]
bl: T[BLANK, R[(4080, 11480), 4090, 920, (8170, 12400)]]
lb: T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
T[BLOCK, R[(9980, 11760), 640, 640, (10620, 12400)]]
rt: nullptr
tr: T[BLANK, R[(10620, 11760), 1580, 640, (12200, 12400)]]
bl: T[BLOCK, R[(8170, 11480), 1810, 920, (9980, 12400)]]
lb: T[BLANK, R[(9980, 11480), 2220, 280, (12200, 11760)]]
T[BLOCK, R[(7641, 6588), 1914, 1332, (9555, 7920)]]
rt: T[BLANK, R[(6519, 7920), 5681, 16, (12200, 7936)]]
tr: T[BLANK, R[(9555, 6588), 2645, 1332, (12200, 7920)]]
bl: T[BLANK, R[(7608, 6588), 33, 1245, (7641, 7833)]]
lb: T[BLANK, R[(7608, 6580), 4592, 8, (12200, 6588)]]
T[BLANK, R[(4080, 11480), 4090, 920, (8170, 12400)]]
rt: nullptr
tr: T[BLOCK, R[(8170, 11480), 1810, 920, (9980, 12400)]]
bl: T[BLOCK, R[(2270, 11480), 1810, 920, (4080, 12400)]]
lb: T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
T[BLANK, R[(0, 7840), 2279, 1290, (2279, 9130)]]
rt: T[BLANK, R[(2270, 9130), 9, 2347, (2279, 11477)]]
tr: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
bl: nullptr
lb: T[BLANK, R[(0, 5735), 2290, 2105, (2290, 7840)]]
T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
rt: T[BLANK, R[(5726, 6443), 1892, 13, (7618, 6456)]]
tr: T[BLANK, R[(7606, 5354), 12, 1089, (7618, 6443)]]
bl: T[BLANK, R[(0, 4048), 5827, 4, (5827, 4052)]]
lb: T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
T[BLANK, R[(6328, 1516), 25, 1140, (6353, 2656)]]
rt: T[BLANK, R[(3674, 2656), 2679, 20, (6353, 2676)]]
tr: T[BLOCK, R[(6353, 1350), 430, 2694, (6783, 4044)]]
bl: T[BLOCK, R[(4050, 1516), 2278, 1140, (6328, 2656)]]
lb: T[BLANK, R[(3674, 1350), 2679, 166, (6353, 1516)]]
T[BLANK, R[(6519, 10886), 1255, 579, (7774, 11465)]]
rt: T[BLANK, R[(6519, 11465), 5681, 12, (12200, 11477)]]
tr: T[BLOCK, R[(7774, 7936), 4426, 3529, (12200, 11465)]]
bl: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
lb: T[BLANK, R[(6519, 8433), 8, 2453, (6527, 10886)]]
T[BLOCK, R[(6783, 1347), 921, 2697, (7704, 4044)]]
rt: T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
tr: T[BLANK, R[(7704, 4036), 4496, 8, (12200, 4044)]]
bl: T[OVERLAP, R[(6353, 1347), 430, 3, (6783, 1350)]]
lb: T[BLANK, R[(6783, 928), 938, 419, (7721, 1347)]]
T[BLOCK, R[(1630, 11760), 640, 640, (2270, 12400)]]
rt: nullptr
tr: T[BLOCK, R[(2270, 11480), 1810, 920, (4080, 12400)]]
bl: T[BLOCK, R[(0, 9130), 1630, 3270, (1630, 12400)]]
lb: T[BLOCK, R[(1630, 9130), 640, 2630, (2270, 11760)]]
T[BLOCK, R[(2003, 995), 1671, 2181, (3674, 3176)]]
rt: T[BLANK, R[(0, 3176), 3674, 860, (3674, 4036)]]
tr: T[BLOCK, R[(3674, 2676), 2679, 1360, (6353, 4036)]]
bl: T[BLANK, R[(0, 995), 2003, 2181, (2003, 3176)]]
lb: T[BLANK, R[(0, 920), 4084, 75, (4084, 995)]]
T[BLANK, R[(10620, 11760), 1580, 640, (12200, 12400)]]
rt: nullptr
tr: nullptr
bl: T[BLOCK, R[(9980, 11760), 640, 640, (10620, 12400)]]
lb: T[BLANK, R[(9980, 11480), 2220, 280, (12200, 11760)]]
T[BLOCK, R[(5756, 6456), 1852, 1377, (7608, 7833)]]
rt: T[BLANK, R[(5726, 7833), 1915, 7, (7641, 7840)]]
tr: T[BLANK, R[(7608, 6588), 33, 1245, (7641, 7833)]]
bl: T[BLANK, R[(5726, 6456), 30, 1377, (5756, 7833)]]
lb: T[BLANK, R[(5726, 6443), 1892, 13, (7618, 6456)]]
T[BLANK, R[(0, 4048), 5827, 4, (5827, 4052)]]
rt: T[BLANK, R[(5796, 4052), 31, 1633, (5827, 5685)]]
tr: T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
bl: nullptr
lb: T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
rt: T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
tr: T[BLANK, R[(6519, 11465), 5681, 12, (12200, 11477)]]
bl: T[BLANK, R[(0, 7840), 2279, 1290, (2279, 9130)]]
lb: T[BLANK, R[(0, 5735), 2290, 2105, (2290, 7840)]]
T[BLANK, R[(7606, 5354), 12, 1089, (7618, 6443)]]
rt: T[BLANK, R[(5726, 6443), 1892, 13, (7618, 6456)]]
tr: T[BLOCK, R[(7618, 5354), 2080, 1226, (9698, 6580)]]
bl: T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
lb: T[BLANK, R[(7606, 4052), 10, 1302, (7616, 5354)]]
T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
rt: T[BLANK, R[(7606, 4048), 4594, 4, (12200, 4052)]]
tr: nullptr
bl: nullptr
lb: T[BLANK, R[(0, 4036), 6353, 8, (6353, 4044)]]
T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
rt: T[BLANK, R[(9980, 11480), 2220, 280, (12200, 11760)]]
tr: nullptr
bl: T[BLOCK, R[(1630, 9130), 640, 2630, (2270, 11760)]]
lb: T[BLANK, R[(2270, 9130), 9, 2347, (2279, 11477)]]
T[BLANK, R[(0, 3176), 3674, 860, (3674, 4036)]]
rt: T[BLANK, R[(0, 4036), 6353, 8, (6353, 4044)]]
tr: T[BLOCK, R[(3674, 2676), 2679, 1360, (6353, 4036)]]
bl: nullptr
lb: T[BLANK, R[(0, 995), 2003, 2181, (2003, 3176)]]
T[BLANK, R[(9698, 5354), 2502, 1226, (12200, 6580)]]
rt: T[BLANK, R[(7608, 6580), 4592, 8, (12200, 6588)]]
tr: nullptr
bl: T[BLOCK, R[(7618, 5354), 2080, 1226, (9698, 6580)]]
lb: T[BLANK, R[(9575, 4052), 2625, 1302, (12200, 5354)]]
T[BLOCK, R[(6353, 0), 430, 1347, (6783, 1347)]]
rt: T[OVERLAP, R[(6353, 1347), 430, 3, (6783, 1350)]]
tr: T[BLANK, R[(6783, 928), 938, 419, (7721, 1347)]]
bl: T[BLOCK, R[(4084, 0), 2269, 1350, (6353, 1350)]]
lb: nullptr
T[BLANK, R[(6519, 8433), 8, 2453, (6527, 10886)]]
rt: T[BLANK, R[(6519, 10886), 1255, 579, (7774, 11465)]]
tr: T[BLOCK, R[(6527, 8433), 1227, 2453, (7754, 10886)]]
bl: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
lb: T[BLANK, R[(6519, 7936), 1255, 497, (7774, 8433)]]
T[BLANK, R[(2270, 9130), 9, 2347, (2279, 11477)]]
rt: T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
tr: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
bl: T[BLOCK, R[(1630, 9130), 640, 2630, (2270, 11760)]]
lb: T[BLANK, R[(0, 7840), 2279, 1290, (2279, 9130)]]
T[BLANK, R[(6519, 7936), 1255, 497, (7774, 8433)]]
rt: T[BLANK, R[(7754, 8433), 20, 2453, (7774, 10886)]]
tr: T[BLOCK, R[(7774, 7936), 4426, 3529, (12200, 11465)]]
bl: T[BLOCK, R[(2279, 7840), 4240, 3637, (6519, 11477)]]
lb: T[BLANK, R[(6519, 7920), 5681, 16, (12200, 7936)]]
T[BLOCK, R[(7774, 7936), 4426, 3529, (12200, 11465)]]
rt: T[BLANK, R[(6519, 11465), 5681, 12, (12200, 11477)]]
tr: nullptr
bl: T[BLANK, R[(6519, 7936), 1255, 497, (7774, 8433)]]
lb: T[BLANK, R[(6519, 7920), 5681, 16, (12200, 7936)]]
T[BLANK, R[(6783, 920), 3867, 8, (10650, 928)]]
rt: T[BLANK, R[(10645, 928), 5, 962, (10650, 1890)]]
tr: T[BLOCK, R[(10650, 0), 1550, 1890, (12200, 1890)]]
bl: T[BLOCK, R[(6353, 0), 430, 1347, (6783, 1347)]]
lb: T[BLANK, R[(6783, 0), 1387, 920, (8170, 920)]]
T[BLANK, R[(5726, 6443), 1892, 13, (7618, 6456)]]
rt: T[BLANK, R[(7608, 6456), 10, 124, (7618, 6580)]]
tr: T[BLOCK, R[(7618, 5354), 2080, 1226, (9698, 6580)]]
bl: T[BLOCK, R[(2290, 5735), 3436, 2105, (5726, 7840)]]
lb: T[BLANK, R[(5726, 5735), 101, 708, (5827, 6443)]]
T[BLANK, R[(9980, 11480), 2220, 280, (12200, 11760)]]
rt: T[BLANK, R[(10620, 11760), 1580, 640, (12200, 12400)]]
tr: nullptr
bl: T[BLOCK, R[(8170, 11480), 1810, 920, (9980, 12400)]]
lb: T[BLANK, R[(2270, 11477), 9930, 3, (12200, 11480)]]
T[BLOCK, R[(7616, 4052), 1959, 1302, (9575, 5354)]]
rt: T[BLOCK, R[(7618, 5354), 2080, 1226, (9698, 6580)]]
tr: T[BLANK, R[(9575, 4052), 2625, 1302, (12200, 5354)]]
bl: T[BLANK, R[(7606, 4052), 10, 1302, (7616, 5354)]]
lb: T[BLANK, R[(7606, 4048), 4594, 4, (12200, 4052)]]
T[BLANK, R[(7606, 4052), 10, 1302, (7616, 5354)]]
rt: T[BLANK, R[(7606, 5354), 12, 1089, (7618, 6443)]]
tr: T[BLOCK, R[(7616, 4052), 1959, 1302, (9575, 5354)]]
bl: T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
lb: T[BLANK, R[(7606, 4048), 4594, 4, (12200, 4052)]]
T[BLANK, R[(9555, 6588), 2645, 1332, (12200, 7920)]]
rt: T[BLANK, R[(6519, 7920), 5681, 16, (12200, 7936)]]
tr: nullptr
bl: T[BLOCK, R[(7641, 6588), 1914, 1332, (9555, 7920)]]
lb: T[BLANK, R[(7608, 6580), 4592, 8, (12200, 6588)]]
T[BLOCK, R[(3781, 4052), 2015, 1633, (5796, 5685)]]
rt: T[BLANK, R[(0, 5685), 5827, 50, (5827, 5735)]]
tr: T[BLANK, R[(5796, 4052), 31, 1633, (5827, 5685)]]
bl: T[BLANK, R[(0, 4052), 3781, 1633, (3781, 5685)]]
lb: T[BLANK, R[(0, 4048), 5827, 4, (5827, 4052)]]
T[BLANK, R[(0, 640), 2270, 280, (2270, 920)]]
rt: T[BLANK, R[(0, 920), 4084, 75, (4084, 995)]]
tr: T[BLOCK, R[(2270, 0), 1810, 920, (4080, 920)]]
bl: nullptr
lb: T[BLANK, R[(0, 0), 1630, 640, (1630, 640)]]
T[BLANK, R[(0, 4052), 3781, 1633, (3781, 5685)]]
rt: T[BLANK, R[(0, 5685), 5827, 50, (5827, 5735)]]
tr: T[BLOCK, R[(3781, 4052), 2015, 1633, (5796, 5685)]]
bl: nullptr
lb: T[BLANK, R[(0, 4048), 5827, 4, (5827, 4052)]]
T[OVERLAP, R[(6353, 1347), 430, 3, (6783, 1350)]]
rt: T[BLOCK, R[(6353, 1350), 430, 2694, (6783, 4044)]]
tr: T[BLOCK, R[(6783, 1347), 921, 2697, (7704, 4044)]]
bl: T[BLOCK, R[(4084, 0), 2269, 1350, (6353, 1350)]]
lb: T[BLOCK, R[(6353, 0), 430, 1347, (6783, 1347)]]
T[BLOCK, R[(10650, 0), 1550, 1890, (12200, 1890)]]
rt: T[BLANK, R[(10645, 1890), 1555, 2146, (12200, 4036)]]
tr: nullptr
bl: T[BLANK, R[(10620, 0), 30, 640, (10650, 640)]]
lb: nullptr
T[BLANK, R[(6783, 928), 938, 419, (7721, 1347)]]
rt: T[BLANK, R[(7704, 1347), 17, 2689, (7721, 4036)]]
tr: T[BLOCK, R[(7721, 928), 2924, 3108, (10645, 4036)]]
bl: T[BLOCK, R[(6353, 0), 430, 1347, (6783, 1347)]]
lb: T[BLANK, R[(6783, 920), 3867, 8, (10650, 928)]]
T[BLANK, R[(7606, 4048), 4594, 4, (12200, 4052)]]
rt: T[BLANK, R[(9575, 4052), 2625, 1302, (12200, 5354)]]
tr: nullptr
bl: T[BLOCK, R[(5827, 4048), 1779, 2395, (7606, 6443)]]
lb: T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
T[BLANK, R[(0, 4036), 6353, 8, (6353, 4044)]]
rt: T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
tr: T[BLOCK, R[(6353, 1350), 430, 2694, (6783, 4044)]]
bl: nullptr
lb: T[BLANK, R[(0, 3176), 3674, 860, (3674, 4036)]]
T[BLOCK, R[(6353, 1350), 430, 2694, (6783, 4044)]]
rt: T[BLANK, R[(0, 4044), 12200, 4, (12200, 4048)]]
tr: T[BLOCK, R[(6783, 1347), 921, 2697, (7704, 4044)]]
bl: T[BLANK, R[(3674, 1350), 2679, 166, (6353, 1516)]]
lb: T[OVERLAP, R[(6353, 1347), 430, 3, (6783, 1350)]]
T[BLOCK, R[(7721, 928), 2924, 3108, (10645, 4036)]]
rt: T[BLANK, R[(7704, 4036), 4496, 8, (12200, 4044)]]
tr: T[BLANK, R[(10645, 1890), 1555, 2146, (12200, 4036)]]
bl: T[BLANK, R[(6783, 928), 938, 419, (7721, 1347)]]
lb: T[BLANK, R[(6783, 920), 3867, 8, (10650, 928)]]
T[BLANK, R[(9980, 640), 670, 280, (10650, 920)]]
rt: T[BLANK, R[(6783, 920), 3867, 8, (10650, 928)]]
tr: T[BLOCK, R[(10650, 0), 1550, 1890, (12200, 1890)]]
bl: T[BLOCK, R[(8170, 0), 1810, 920, (9980, 920)]]
lb: T[BLOCK, R[(9980, 0), 640, 640, (10620, 640)]]
