#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 11 12:34:46 2024
# Process ID: 32536
# Current directory: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9476 C:\Temp\EE316\p6\EE316_Project6-Final\vga_sync\vga_sync.xpr
# Log file: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vivado.log
# Journal file: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/olaol/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/olaol/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 735.629 ; gain = 126.453
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/top_level_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.srcs/sources_1/new/vga_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/top_level_tb.vhd:14]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vga_sync_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 782.340 ; gain = 19.180
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/top_level_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/top_level_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 12
[Thu Apr 11 14:31:36 2024] Launched synth_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Apr 11 14:33:37 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 11 14:35:03 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:14]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vga_sync_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:14]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vga_sync_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd:14]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vga_sync_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.vga_sync [vga_sync_default]
Compiling architecture behavior of entity xil_defaultlib.vga_sync_tb
Built simulation snapshot vga_sync_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim/xsim.dir/vga_sync_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 11 14:43:35 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 793.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_sync_tb_behav -key {Behavioral:sim_1:Functional:vga_sync_tb} -tclbatch {vga_sync_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vga_sync_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_sync_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 814.227 ; gain = 21.105
run 100 ms
run 1000 ms
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 836.043 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/vga_sync_tb/reset} -radix hex {1 0ns}
run 10 us
add_force {/vga_sync_tb/reset} -radix hex {0 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 836.043 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.vga_sync [vga_sync_default]
Compiling architecture behavior of entity xil_defaultlib.vga_sync_tb
Built simulation snapshot vga_sync_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 836.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_sync_tb_behav -key {Behavioral:sim_1:Functional:vga_sync_tb} -tclbatch {vga_sync_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vga_sync_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_sync_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 836.043 ; gain = 0.000
run 10 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 836.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 836.043 ; gain = 0.000
run 10 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 836.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_sync_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vga_sync_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.sim/sim_1/behav/xsim'
"xelab -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0785ed4d8273482695a713fbed65a184 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_sync_tb_behav xil_defaultlib.vga_sync_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 836.043 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 100 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 11 15:09:24 2024] Launched synth_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1/runme.log
[Thu Apr 11 15:09:24 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1826.145 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1826.145 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1826.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2045.680 ; gain = 660.531
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 11 15:30:11 2024] Launched synth_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1/runme.log
[Thu Apr 11 15:30:11 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2671.793 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2671.793 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1

launch_runs synth_1 -jobs 12
[Thu Apr 11 15:34:44 2024] Launched synth_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Apr 11 15:36:24 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 11 15:42:08 2024] Launched impl_1...
Run output will be captured here: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/runme.log
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2671.793 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AFD27FA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2849.207 ; gain = 177.414
set_property PROGRAM.FILE {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/vga_sync.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/vga_sync.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/vga_sync.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/vga_sync.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/vga_sync.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.runs/impl_1/vga_sync.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
save_wave_config {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb_behav.wcfg
set_property xsim.view C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2869.012 ; gain = 10.125
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 16:11:14 2024...
