--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o
optohybrid_top.twr optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50MHz_i
---------------------+------------+------------+------------+------------+------------------+--------+
                     |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source               | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------+------------+------------------+--------+
vfat2_0_data_out_n_i |    7.003(R)|      SLOW  |   -1.082(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_0_data_out_p_i |    7.003(R)|      SLOW  |   -1.082(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_1_data_out_n_i |    6.949(R)|      SLOW  |   -1.574(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_1_data_out_p_i |    6.949(R)|      SLOW  |   -1.574(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_2_data_out_n_i |    8.126(R)|      SLOW  |   -1.895(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_2_data_out_p_i |    8.126(R)|      SLOW  |   -1.895(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_3_data_out_n_i |    9.487(R)|      SLOW  |   -2.319(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_3_data_out_p_i |    9.487(R)|      SLOW  |   -2.319(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_4_data_out_n_i |    8.153(R)|      SLOW  |   -1.689(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_4_data_out_p_i |    8.153(R)|      SLOW  |   -1.689(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_5_data_out_n_i |    8.196(R)|      SLOW  |   -1.305(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_5_data_out_p_i |    8.196(R)|      SLOW  |   -1.305(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_6_data_out_n_i |    7.960(R)|      SLOW  |   -1.594(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_6_data_out_p_i |    7.960(R)|      SLOW  |   -1.594(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_7_data_out_n_i |    9.077(R)|      SLOW  |   -1.515(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_7_data_out_p_i |    9.077(R)|      SLOW  |   -1.515(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_16_data_out_n_i|    7.784(R)|      SLOW  |   -2.112(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_16_data_out_p_i|    7.784(R)|      SLOW  |   -2.112(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_17_data_out_n_i|    6.690(R)|      SLOW  |   -1.799(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_17_data_out_p_i|    6.690(R)|      SLOW  |   -1.799(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_18_data_out_n_i|    8.226(R)|      SLOW  |   -1.752(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_18_data_out_p_i|    8.226(R)|      SLOW  |   -1.752(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_19_data_out_n_i|    6.417(R)|      SLOW  |   -1.394(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_19_data_out_p_i|    6.417(R)|      SLOW  |   -1.394(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_20_data_out_n_i|    6.315(R)|      SLOW  |   -1.583(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_20_data_out_p_i|    6.315(R)|      SLOW  |   -1.583(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_21_data_out_n_i|    7.677(R)|      SLOW  |   -1.635(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_21_data_out_p_i|    7.677(R)|      SLOW  |   -1.635(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_22_data_out_n_i|    5.617(R)|      SLOW  |   -1.246(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_22_data_out_p_i|    5.617(R)|      SLOW  |   -1.246(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_23_data_out_n_i|    8.341(R)|      SLOW  |   -2.103(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_23_data_out_p_i|    8.341(R)|      SLOW  |   -2.103(R)|      FAST  |clk_40MHz         |   0.000|
---------------------+------------+------------+------------+------------+------------------+--------+

Clock clk_50MHz_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
vfat2_mclk_n_o<0>|         1.862(R)|      SLOW  |         0.815(R)|      FAST  |clk_40MHz         |   0.000|
                 |         1.862(F)|      SLOW  |         0.815(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_n_o<1>|         1.945(R)|      SLOW  |         0.823(R)|      FAST  |clk_40MHz         |   0.000|
                 |         1.945(F)|      SLOW  |         0.823(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_n_o<2>|         2.026(R)|      SLOW  |         0.853(R)|      FAST  |clk_40MHz         |   0.000|
                 |         2.026(F)|      SLOW  |         0.853(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_p_o<0>|         1.861(R)|      SLOW  |         0.814(R)|      FAST  |clk_40MHz         |   0.000|
                 |         1.861(F)|      SLOW  |         0.814(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_p_o<1>|         1.944(R)|      SLOW  |         0.822(R)|      FAST  |clk_40MHz         |   0.000|
                 |         1.944(F)|      SLOW  |         0.822(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_mclk_p_o<2>|         2.025(R)|      SLOW  |         0.852(R)|      FAST  |clk_40MHz         |   0.000|
                 |         2.025(F)|      SLOW  |         0.852(F)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_n_o<0>  |         7.210(R)|      SLOW  |         3.350(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_n_o<1>  |         9.158(R)|      SLOW  |         4.530(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_n_o<2>  |         7.466(R)|      SLOW  |         3.623(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_p_o<0>  |         7.209(R)|      SLOW  |         3.349(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_p_o<1>  |         9.157(R)|      SLOW  |         4.529(R)|      FAST  |clk_40MHz         |   0.000|
vfat2_t1_p_o<2>  |         7.465(R)|      SLOW  |         3.622(R)|      FAST  |clk_40MHz         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz_i    |    9.384|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_50MHz_i    |cdce_pri_n_o   |    2.557|
clk_50MHz_i    |cdce_pri_p_o   |    2.556|
---------------+---------------+---------+


Analysis completed Wed Jun 10 14:28:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 735 MB



