
*** Running vivado
    with args -log central_design_myip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source central_design_myip_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source central_design_myip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Central_DCC/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
Command: synth_design -top central_design_myip_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.641 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'central_design_myip_0_0' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_myip_0_0/synth/central_design_myip_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0' declared at 'c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0.vhd:5' bound to instance 'U0' of component 'myip_v1_0' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_myip_0_0/synth/central_design_myip_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_v1_0_S00_AXI' declared at 'c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0_S00_AXI.vhd:5' bound to instance 'myip_v1_0_S00_AXI_inst' of component 'myip_v1_0_S00_AXI' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-226] default block is never used [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0_S00_AXI.vhd:358]
INFO: [Synth 8-638] synthesizing module 'Central_DCC' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/Central_DCC.vhd:14]
INFO: [Synth 8-638] synthesizing module 'DCC_bit0' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/DCC_bit0.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DCC_bit0' (1#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/DCC_bit0.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DCC_bit1' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/DCC_bit1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DCC_bit1' (2#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/DCC_bit1.vhd:11]
INFO: [Synth 8-638] synthesizing module 'COMPTEUR_TEMPO' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/Compteur_Tempo.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'COMPTEUR_TEMPO' (3#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/Compteur_Tempo.vhd:41]
INFO: [Synth 8-638] synthesizing module 'REGISTRE_DCC' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/REGISTRE_DCC.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'REGISTRE_DCC' (4#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/REGISTRE_DCC.vhd:13]
INFO: [Synth 8-638] synthesizing module 'CLK_DIV' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/Diviseur_Horloge.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'CLK_DIV' (5#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/Diviseur_Horloge.vhd:22]
INFO: [Synth 8-638] synthesizing module 'MAE' [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/MAE.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'MAE' (6#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/MAE.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Central_DCC' (7#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/src/Central_DCC.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI' (8#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (9#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ipshared/9657/hdl/myip_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'central_design_myip_0_0' (10#1) [c:/Central_DCC/Central_DCC/Central_DCC.gen/sources_1/bd/central_design/ip/central_design_myip_0_0/synth/central_design_myip_0_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1281.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1281.641 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1281.641 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1281.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1322.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1322.715 ; gain = 41.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1322.715 ; gain = 41.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1322.715 ; gain = 41.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'DCC_bit0'
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'DCC_bit1'
INFO: [Synth 8-802] inferred FSM for state register 'EP_reg' in module 'MAE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                envoie_0 |                               01 |                               01
                envoie_1 |                               10 |                               10
                     fin |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'sequential' in module 'DCC_bit0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                envoie_0 |                               01 |                               01
                envoie_1 |                               10 |                               10
                     fin |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'sequential' in module 'DCC_bit1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   tempo |                            00001 |                              000
                envoie_0 |                            00010 |                              001
               shift_reg |                            00100 |                              100
                 end_bit |                            01000 |                              011
                envoie_1 |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EP_reg' using encoding 'one-hot' in module 'MAE'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1322.715 ; gain = 41.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               51 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1322.715 ; gain = 41.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1322.715 ; gain = 41.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1322.715 ; gain = 41.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:49 . Memory (MB): peak = 1326.137 ; gain = 44.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1334.812 ; gain = 53.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1334.812 ; gain = 53.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1334.812 ; gain = 53.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1334.812 ; gain = 53.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1334.812 ; gain = 53.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1334.812 ; gain = 53.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    15|
|4     |LUT3   |    70|
|5     |LUT4   |    37|
|6     |LUT5   |    15|
|7     |LUT6   |    62|
|8     |FDCE   |    97|
|9     |FDPE   |     1|
|10    |FDRE   |   173|
|11    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 1334.812 ; gain = 53.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1334.812 ; gain = 12.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 1334.812 ; gain = 53.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1346.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1351.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:11 . Memory (MB): peak = 1351.016 ; gain = 69.375
INFO: [Common 17-1381] The checkpoint 'C:/Central_DCC/Central_DCC/Central_DCC.runs/central_design_myip_0_0_synth_1/central_design_myip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP central_design_myip_0_0, cache-ID = abf9aa754b39a630
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Central_DCC/Central_DCC/Central_DCC.runs/central_design_myip_0_0_synth_1/central_design_myip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file central_design_myip_0_0_utilization_synth.rpt -pb central_design_myip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 13:45:37 2025...
