// Seed: 2396627834
module module_0 #(
    parameter id_7 = 32'd21,
    parameter id_8 = 32'd26
) (
    output tri id_0,
    output supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    output uwire id_4
);
  wire id_6, _id_7;
  assign id_1 = 1;
  wire _id_8;
  ;
  logic [7:0][id_8 : -1 'd0] id_9;
  assign id_1 = (id_9[id_7][-1'h0]);
  parameter id_10 = -1;
  wire [id_7 : id_8] id_11;
endmodule
module module_1 #(
    parameter id_12 = 32'd37,
    parameter id_15 = 32'd63,
    parameter id_2  = 32'd98,
    parameter id_21 = 32'd90,
    parameter id_24 = 32'd39,
    parameter id_6  = 32'd2,
    parameter id_7  = 32'd13
) (
    output tri id_0,
    output wire id_1[{  id_24  } : id_6  -  -1],
    output supply1 _id_2,
    input tri void id_3,
    input uwire id_4[{  id_7  ,  id_21  }  ==  1 : id_21  ^  id_15],
    output wire id_5,
    input tri0 _id_6,
    inout tri0 _id_7
    , id_35,
    input tri id_8
    , id_36,
    input tri0 id_9,
    output uwire id_10,
    output wor id_11,
    input supply0 _id_12,
    input uwire id_13,
    input wor id_14[1 : 1],
    input tri _id_15,
    input tri id_16,
    output tri0 id_17,
    input wor id_18
    , id_37#(
        .id_38(1),
        .id_39(1),
        .id_40(1)
    ),
    input wire id_19,
    input wire id_20,
    output supply1 _id_21,
    input tri0 id_22[id_12 : id_2],
    input uwire id_23,
    input wire _id_24,
    input tri id_25,
    input supply1 id_26,
    input uwire id_27,
    output tri id_28,
    input uwire id_29,
    output wand id_30,
    input wand id_31,
    input tri id_32,
    input wand id_33
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_26,
      id_17,
      id_11
  );
endmodule
