*****************************************************************************************
# ğŸ“˜ VSD Hardware Design Program: Combinational & Sequential Logic Optimization

----------------------------------------------------------------------------------------
# ğŸ› ï¸ Platform: Yosys + Sky130 | ğŸ“‚ Format: Markdown (for VS Code) | ğŸ“„ Author: You
*****************************************************************************************


------------------------------------
ğŸ”¹ SECTION 1: Combinational Optimization
------------------------------------

## ğŸ¯ Objective
 Optimize logic for area and power by simplifying Boolean expressions and removing unused logic.

## ğŸ”§ Techniques

1. âœ… Constant Propagation
   â€¢ Simplifies logic when certain inputs are known constants.
   â€¢ Example:
     Y = ((AÂ·B) + C)'  â†’  If A = 0 â‡’ Y = C'
   â€¢ Result: Gate count reduced from 6 transistors to 2.

2. âœ… Boolean Optimization
   â€¢ Use Karnaugh Maps (K-Map), Quine-McCluskey.
   â€¢ Verilog Example:
     assign y = a ? (b ? c : (c ? a : 0)) : (!c);
     Optimized: y = a ^ c;

## ğŸ“¦ Yosys Command Snippet

```bash
# Step-by-step for optimization
synth -top <module_name>
opt_clean -purge           # Clean redundant logic
flatten                    # For hierarchical designs
```

* Note:
 * - `opt_clean` removes dead logic.
 * - `flatten` merges all submodules before optimization.
 *


------------------------------------
ğŸ”¹ SECTION 2: Sequential Optimization
------------------------------------

## ğŸ¯ Objective
Optimize flip-flops, registers, and FSMs to reduce area and improve performance.

## ğŸ”§ Techniques

1. âœ… Sequential Constant Propagation
   â€¢ Removes flip-flops whose values are constant.

2. âœ… Advanced Sequential Optimizations
   â€¢ FSM State Minimization
   â€¢ Retiming (balancing critical paths)
   â€¢ Logic Cloning (for congestion/timing fix)



------------------------------------
ğŸ”¬ SECTION 3: Combinational Optimization Labs
------------------------------------

## ğŸ” Lab 1: opt_check.v
Constant propagation example

ğŸ“· Diagram:
[Images/1.png], [Images/2.png]

```bash
yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog opt_check.v
synth -top opt_check
opt_clean -purge
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

ğŸ“· Output:
[Images/5.png]


## ğŸ” Lab 2: opt_check2.v
ğŸ“· Before â†’ [Images/3.png]
ğŸ“· After  â†’ [Images/4.png]

```bash
# Same steps as Lab 1 with different file
```


## ğŸ” Lab 5: multiple_module_opt.v
// Hierarchical design - Flatten before optimize

ğŸ“· RTL: [Images/13.png], [Images/14.png]

```bash
# Phase 1: Flatten
yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_module_opt.v
synth -top multiple_module_opt
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
flatten
write_verilog -noattr multiple_module_opt_flat.v
```

```bash
# Phase 2: Optimize
yosys
read_verilog multiple_module_opt_flat.v
synth -top multiple_module_opt
opt_clean -purge
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

ğŸ“· Output:
[Images/15.png]


------------------------------------
ğŸ”¬ SECTION 4: Sequential Optimization Labs
------------------------------------

## ğŸ” Lab 1: dff_const1.v
Reset doesn't immediately affect output
FF is preserved

ğŸ“· Design: [Images/20_a.png]
ğŸ“· Waveform: [Images/20_wave.png]
ğŸ“· Result: [Images/20.png]

```bash
yosys
read_verilog dff_const1.v
synth -top dff_const1
dfflibmap -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

## ğŸ” Lab 2: dff_const2.v
Output is constant â†’ FF removed

ğŸ“· Waveform: [Images/21_wave.png]
ğŸ“· Output: [Images/21.png]


## ğŸ” Lab 6: counter_opt.v
Only count[0] is used â†’ Tool optimizes out count[1:2]

ğŸ“· Before opt_clean:
[Images/counter_5.png], [Images/counter_1.png]

ğŸ“· After opt_clean:
[Images/counter_2.png]

```bash
opt_clean -purge
```


------------------------------------
ğŸ“˜ FINAL NOTES
------------------------------------

## âœ… Best Practices Summary

- Always `flatten` hierarchical designs before running optimizations.
- Use `opt_clean -purge` after synthesis to eliminate dead logic.
- Use `abc` for mapping to the standard cell library.
- Verify optimizations visually using the `show` command.

## ğŸ“š Tools & References

- ğŸ”§ Yosys: https://yosyshq.net/yosys/
- ğŸ“ Liberty File: `sky130_fd_sc_hd__tt_025C_1v80.lib`
- ğŸ§  Sky130 PDK: https://github.com/google/skywater-pdk


