Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6127b4ce7b814b219a3a5fa107f89474 --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/Adder.v" Line 12. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/ALU_Ctrl.v" Line 12. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/ALU.v" Line 12. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/Adder.v" Line 12. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/Adder.v" Line 12. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/ALU_Ctrl.v" Line 12. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/ALU.v" Line 12. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/colab_2022/CO_LAB3_new/lab3_new/lab3_new.srcs/sources_1/imports/CO_LAB3_new/Adder.v" Line 12. Module Adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.MUX_3to1(size=5)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.MUX_4to1(size=1)
Compiling module xil_defaultlib.MUX_3to1(size=32)
Compiling module xil_defaultlib.MUX_4to1(size=32)
Compiling module xil_defaultlib.Simple_Single_CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
