Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 12:43:42 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     120         
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (226)
5. checking no_input_delay (12)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (226)
--------------------------------------------------
 There are 226 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.686        0.000                      0                  231        0.179        0.000                      0                  231        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.686        0.000                      0                  231        0.179        0.000                      0                  231        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 2.488ns (30.530%)  route 5.661ns (69.470%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=188, routed)         1.313     6.987    tsg/a_rom/addr_reg[3]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.148     7.135 r  tsg/a_rom/rgb_reg[7]_i_104/O
                         net (fo=17, routed)          1.035     8.171    tsg/a_rom/addr_reg_reg[3]_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I3_O)        0.322     8.493 r  tsg/a_rom/rgb_reg[7]_i_404/O
                         net (fo=1, routed)           0.781     9.274    tsg/a_rom/rgb_reg[7]_i_404_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.600 r  tsg/a_rom/rgb_reg[7]_i_191/O
                         net (fo=1, routed)           0.312     9.911    tsg/dp_ram/rgb_reg_reg[7]_i_44_2
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.124    10.035 r  tsg/dp_ram/rgb_reg[7]_i_91/O
                         net (fo=1, routed)           0.000    10.035    tsg/dp_ram/rgb_reg[7]_i_91_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    10.276 r  tsg/dp_ram/rgb_reg_reg[7]_i_44/O
                         net (fo=1, routed)           0.853    11.130    tsg/dp_ram/rgb_reg_reg[7]_i_44_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.298    11.428 r  tsg/dp_ram/rgb_reg[7]_i_14/O
                         net (fo=1, routed)           0.000    11.428    tsg/dp_ram/rgb_reg[7]_i_14_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    11.642 r  tsg/dp_ram/rgb_reg_reg[7]_i_4/O
                         net (fo=1, routed)           0.431    12.073    tsg/dp_ram/rgb_reg_reg[7]_i_4_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I3_O)        0.297    12.370 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.935    13.306    rgb_next[7]
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.081    14.992    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 2.488ns (30.530%)  route 5.661ns (69.470%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=188, routed)         1.313     6.987    tsg/a_rom/addr_reg[3]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.148     7.135 r  tsg/a_rom/rgb_reg[7]_i_104/O
                         net (fo=17, routed)          1.035     8.171    tsg/a_rom/addr_reg_reg[3]_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I3_O)        0.322     8.493 r  tsg/a_rom/rgb_reg[7]_i_404/O
                         net (fo=1, routed)           0.781     9.274    tsg/a_rom/rgb_reg[7]_i_404_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.600 r  tsg/a_rom/rgb_reg[7]_i_191/O
                         net (fo=1, routed)           0.312     9.911    tsg/dp_ram/rgb_reg_reg[7]_i_44_2
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.124    10.035 r  tsg/dp_ram/rgb_reg[7]_i_91/O
                         net (fo=1, routed)           0.000    10.035    tsg/dp_ram/rgb_reg[7]_i_91_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    10.276 r  tsg/dp_ram/rgb_reg_reg[7]_i_44/O
                         net (fo=1, routed)           0.853    11.130    tsg/dp_ram/rgb_reg_reg[7]_i_44_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.298    11.428 r  tsg/dp_ram/rgb_reg[7]_i_14/O
                         net (fo=1, routed)           0.000    11.428    tsg/dp_ram/rgb_reg[7]_i_14_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    11.642 r  tsg/dp_ram/rgb_reg_reg[7]_i_4/O
                         net (fo=1, routed)           0.431    12.073    tsg/dp_ram/rgb_reg_reg[7]_i_4_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I3_O)        0.297    12.370 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.935    13.306    rgb_next[7]
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.061    15.012    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 2.488ns (30.630%)  route 5.635ns (69.370%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=188, routed)         1.313     6.987    tsg/a_rom/addr_reg[3]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.148     7.135 r  tsg/a_rom/rgb_reg[7]_i_104/O
                         net (fo=17, routed)          1.035     8.171    tsg/a_rom/addr_reg_reg[3]_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I3_O)        0.322     8.493 r  tsg/a_rom/rgb_reg[7]_i_404/O
                         net (fo=1, routed)           0.781     9.274    tsg/a_rom/rgb_reg[7]_i_404_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.600 r  tsg/a_rom/rgb_reg[7]_i_191/O
                         net (fo=1, routed)           0.312     9.911    tsg/dp_ram/rgb_reg_reg[7]_i_44_2
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.124    10.035 r  tsg/dp_ram/rgb_reg[7]_i_91/O
                         net (fo=1, routed)           0.000    10.035    tsg/dp_ram/rgb_reg[7]_i_91_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    10.276 r  tsg/dp_ram/rgb_reg_reg[7]_i_44/O
                         net (fo=1, routed)           0.853    11.130    tsg/dp_ram/rgb_reg_reg[7]_i_44_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.298    11.428 r  tsg/dp_ram/rgb_reg[7]_i_14/O
                         net (fo=1, routed)           0.000    11.428    tsg/dp_ram/rgb_reg[7]_i_14_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    11.642 r  tsg/dp_ram/rgb_reg_reg[7]_i_4/O
                         net (fo=1, routed)           0.431    12.073    tsg/dp_ram/rgb_reg_reg[7]_i_4_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I3_O)        0.297    12.370 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.909    13.279    rgb_next[7]
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.067    15.006    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 2.488ns (30.610%)  route 5.640ns (69.390%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=188, routed)         1.313     6.987    tsg/a_rom/addr_reg[3]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.148     7.135 r  tsg/a_rom/rgb_reg[7]_i_104/O
                         net (fo=17, routed)          1.035     8.171    tsg/a_rom/addr_reg_reg[3]_0
    SLICE_X7Y9           LUT5 (Prop_lut5_I3_O)        0.322     8.493 r  tsg/a_rom/rgb_reg[7]_i_404/O
                         net (fo=1, routed)           0.781     9.274    tsg/a_rom/rgb_reg[7]_i_404_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.326     9.600 r  tsg/a_rom/rgb_reg[7]_i_191/O
                         net (fo=1, routed)           0.312     9.911    tsg/dp_ram/rgb_reg_reg[7]_i_44_2
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.124    10.035 r  tsg/dp_ram/rgb_reg[7]_i_91/O
                         net (fo=1, routed)           0.000    10.035    tsg/dp_ram/rgb_reg[7]_i_91_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    10.276 r  tsg/dp_ram/rgb_reg_reg[7]_i_44/O
                         net (fo=1, routed)           0.853    11.130    tsg/dp_ram/rgb_reg_reg[7]_i_44_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.298    11.428 r  tsg/dp_ram/rgb_reg[7]_i_14/O
                         net (fo=1, routed)           0.000    11.428    tsg/dp_ram/rgb_reg[7]_i_14_n_0
    SLICE_X6Y8           MUXF7 (Prop_muxf7_I1_O)      0.214    11.642 r  tsg/dp_ram/rgb_reg_reg[7]_i_4/O
                         net (fo=1, routed)           0.431    12.073    tsg/dp_ram/rgb_reg_reg[7]_i_4_n_0
    SLICE_X5Y7           LUT5 (Prop_lut5_I3_O)        0.297    12.370 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.914    13.284    rgb_next[7]
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)       -0.058    15.015    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.443ns (41.429%)  route 3.454ns (58.571%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.624     6.163    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.819 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.933    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.047    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.161    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.275    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.389    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.542    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.845 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.810     9.655    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.779 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.201    10.980    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.443ns (41.429%)  route 3.454ns (58.571%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.624     6.163    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.819 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.933    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.047    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.161    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.275    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.389    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.542    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.845 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.810     9.655    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.779 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.201    10.980    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.443ns (41.429%)  route 3.454ns (58.571%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.624     6.163    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.819 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.933    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.047    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.161    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.275    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.389    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.542    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.845 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.810     9.655    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.779 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.201    10.980    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.443ns (41.429%)  route 3.454ns (58.571%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.624     6.163    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.819 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.933    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.047    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.161    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.275    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.389    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.542    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.845 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.810     9.655    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.779 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.201    10.980    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.443ns (42.126%)  route 3.356ns (57.874%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.624     6.163    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.819 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.933    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.047    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.161    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.275    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.389    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.542    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.845 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.810     9.655    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.779 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.104    10.883    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X33Y37         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.441    14.782    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.443ns (42.126%)  route 3.356ns (57.874%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.624     6.163    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.819 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.819    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.933 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.933    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.047    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.161    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.275    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.389    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.723 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.819     8.542    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y44         LUT2 (Prop_lut2_I0_O)        0.303     8.845 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.810     9.655    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.779 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.104    10.883    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X33Y37         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.441    14.782    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  3.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.477    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  tsg/pix_y1_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     1.728    tsg/pix_y1_reg[4]
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.865     1.992    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y2_reg_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.072     1.549    tsg/pix_y2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  tsg/pix_x1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     1.727    tsg/pix_x1_reg[6]
    SLICE_X5Y3           FDCE                                         r  tsg/pix_x2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  tsg/pix_x2_reg_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_x2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.172%)  route 0.277ns (62.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.277     1.917    tsg/dp_ram/ADDRBWRADDR[11]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.879     2.007    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.712    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  tsg/pix_x1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[0]/Q
                         net (fo=1, routed)           0.153     1.770    tsg/pix_x1_reg[0]
    SLICE_X6Y7           FDCE                                         r  tsg/pix_x2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.863     1.990    tsg/clk_IBUF_BUFG
    SLICE_X6Y7           FDCE                                         r  tsg/pix_x2_reg_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.063     1.554    tsg/pix_x2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  tsg/pix_x1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[5]/Q
                         net (fo=1, routed)           0.136     1.753    tsg/pix_x1_reg[5]
    SLICE_X5Y3           FDCE                                         r  tsg/pix_x2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  tsg/pix_x2_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.051     1.527    tsg/pix_x2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  tsg/pix_y1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  tsg/pix_y1_reg_reg[5]/Q
                         net (fo=1, routed)           0.119     1.724    tsg/pix_y1_reg[5]
    SLICE_X5Y3           FDCE                                         r  tsg/pix_y2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y3           FDCE (Hold_fdce_C_D)         0.017     1.493    tsg/pix_y2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/cur_x_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.587%)  route 0.099ns (30.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  tsg/cur_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.128     1.604 r  tsg/cur_x_reg_reg[2]/Q
                         net (fo=8, routed)           0.099     1.703    tsg/addr_w[2]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.099     1.802 r  tsg/cur_x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    tsg/cur_x_reg[3]_i_1_n_0
    SLICE_X7Y5           FDPE                                         r  tsg/cur_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y5           FDPE                                         r  tsg/cur_x_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y5           FDPE (Hold_fdpe_C_D)         0.092     1.568    tsg/cur_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.477    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  tsg/pix_y1_reg_reg[7]/Q
                         net (fo=1, routed)           0.171     1.789    tsg/pix_y1_reg[7]
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.865     1.992    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y2_reg_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.071     1.548    tsg/pix_y2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  vga/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.167     1.785    vga/r_25MHz[0]
    SLICE_X5Y1           LUT2 (Prop_lut2_I0_O)        0.042     1.827 r  vga/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    vga/r_25MHz[1]_i_1_n_0
    SLICE_X5Y1           FDCE                                         r  vga/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.865     1.992    vga/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  vga/r_25MHz_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107     1.584    vga/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  tsg/pix_x1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  tsg/pix_x1_reg_reg[4]/Q
                         net (fo=1, routed)           0.144     1.784    tsg/pix_x1_reg[4]
    SLICE_X6Y3           FDCE                                         r  tsg/pix_x2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  tsg/pix_x2_reg_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.063     1.539    tsg/pix_x2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y21    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y16   genblk1[0].div/clkDiv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y3     tsg/FSM_sequential_stage_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y3     tsg/FSM_sequential_stage_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16   genblk1[0].div/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16   genblk1[0].div/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y21    rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16   genblk1[0].div/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16   genblk1[0].div/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.682ns  (logic 4.436ns (41.531%)  route 6.246ns (58.469%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/Q
                         net (fo=3, routed)           1.608     2.064    uartMyKeyboardToMyBasys/receiver/Q[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.188 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.089     3.277    uartMyKeyboardToMyBasys/receiver/sel0[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.150     3.427 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.548     6.976    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    10.682 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.682    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.516ns  (logic 4.215ns (40.079%)  route 6.301ns (59.921%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/Q
                         net (fo=3, routed)           1.608     2.064    uartMyKeyboardToMyBasys/receiver/Q[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.188 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.089     3.277    uartMyKeyboardToMyBasys/receiver/sel0[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.401 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.604     7.005    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.516 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.516    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.474ns  (logic 4.476ns (42.731%)  route 5.998ns (57.269%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/Q
                         net (fo=3, routed)           1.608     2.064    uartMyKeyboardToMyBasys/receiver/Q[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.188 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.094     3.282    uartMyKeyboardToMyBasys/receiver/sel0[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.152     3.434 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.296     6.730    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.474 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.474    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 4.233ns (40.810%)  route 6.140ns (59.190%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/Q
                         net (fo=3, routed)           1.608     2.064    uartMyKeyboardToMyBasys/receiver/Q[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.188 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.094     3.282    uartMyKeyboardToMyBasys/receiver/sel0[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.406 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.438     6.844    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.373 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.373    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 4.468ns (43.244%)  route 5.865ns (56.756%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           1.465     1.921    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[1]
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.045 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.064     3.109    uartMyKeyboardToMyBasys/receiver/sel0[1]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.154     3.263 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.336     6.599    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.333 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.333    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.224ns  (logic 4.239ns (41.461%)  route 5.985ns (58.539%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           1.465     1.921    uartMyKeyboardToMyBasys/receiver/seg_OBUF[1]_inst_i_1_1[1]
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.124     2.045 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.064     3.109    uartMyKeyboardToMyBasys/receiver/sel0[1]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.233 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.456     6.689    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.224 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.224    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.849ns  (logic 3.972ns (40.329%)  route 5.877ns (59.671%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/bit_out_reg/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartBoardToBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.877     6.333    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.849 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.849    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.816ns  (logic 4.224ns (43.030%)  route 5.592ns (56.970%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[4]/Q
                         net (fo=3, routed)           1.608     2.064    uartMyKeyboardToMyBasys/receiver/Q[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.188 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.053     3.241    uartMyKeyboardToMyBasys/receiver/sel0[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.365 r  uartMyKeyboardToMyBasys/receiver/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.931     6.296    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.816 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.816    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 4.316ns (48.775%)  route 4.533ns (51.225%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           0.892     1.348    tdm/Q[1]
    SLICE_X11Y17         LUT2 (Prop_lut2_I0_O)        0.154     1.502 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.641     5.143    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     8.849 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.849    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 4.333ns (51.021%)  route 4.160ns (48.979%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    tdm/Q[1]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.152     1.300 r  tdm/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.467     4.768    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.493 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.493    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartBoardToBoard/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.693%)  route 0.143ns (50.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/received_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/received_reg/Q
                         net (fo=4, routed)           0.143     0.284    uartBoardToBoard/en2
    SLICE_X0Y12          FDRE                                         r  uartBoardToBoard/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.075     0.203    uartBoardToBoard/receiver/last_bit
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.099     0.302 r  uartBoardToBoard/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    uartBoardToBoard/receiver/receiving_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  uartBoardToBoard/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/temp_reg[0]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartBoardToBoard/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.094     0.258    uartBoardToBoard/transmitter/temp_reg_n_0_[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  uartBoardToBoard/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.303    uartBoardToBoard/transmitter/bit_out_i_3__0_n_0
    SLICE_X1Y10          FDRE                                         r  uartBoardToBoard/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.076     0.204    uartBoardToBoard/receiver/last_bit
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.099     0.303 r  uartBoardToBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    uartBoardToBoard/receiver/received_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  uartBoardToBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.817%)  route 0.141ns (46.183%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[1]/Q
                         net (fo=3, routed)           0.141     0.305    uartMyKeyboardToMyBasys/transmitter/Q[1]
    SLICE_X3Y6           FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X2Y5           LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X2Y5           FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.045     0.306 r  uartBoardToBoard/transmitter/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.306    uartBoardToBoard/transmitter/p_0_in__3[3]
    SLICE_X1Y9           FDRE                                         r  uartBoardToBoard/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.808%)  route 0.167ns (54.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[5]/Q
                         net (fo=3, routed)           0.167     0.308    uartMyKeyboardToMyBasys/transmitter/Q[5]
    SLICE_X2Y6           FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.119     0.260    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.048     0.308 r  uartBoardToBoard/transmitter/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.308    uartBoardToBoard/transmitter/p_0_in__3[2]
    SLICE_X1Y9           FDRE                                         r  uartBoardToBoard/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.190ns (61.292%)  route 0.120ns (38.708%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X1Y9           LUT5 (Prop_lut5_I2_O)        0.049     0.310 r  uartBoardToBoard/transmitter/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     0.310    uartBoardToBoard/transmitter/count[4]_i_1__2_n_0
    SLICE_X1Y9           FDRE                                         r  uartBoardToBoard/transmitter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 4.021ns (61.604%)  route 2.506ns (38.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.506     8.181    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.684 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.684    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 3.961ns (63.010%)  route 2.326ns (36.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.326     7.927    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.432 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.432    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 3.985ns (63.475%)  route 2.293ns (36.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.293     7.894    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.423 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.423    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 3.986ns (63.603%)  route 2.281ns (36.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.281     7.883    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.413 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.413    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.232ns  (logic 3.953ns (63.425%)  route 2.279ns (36.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.279     7.892    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.388 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.388    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 3.977ns (64.997%)  route 2.142ns (35.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.142     7.743    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.264 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.264    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 0.865ns (20.130%)  route 3.432ns (79.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.419     5.575 r  vga/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.691     7.266    vga/Q[4]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.297     7.563 f  vga/h_count_next[9]_i_4/O
                         net (fo=3, routed)           1.139     8.702    vga/h_count_next[9]_i_4_n_0
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.149     8.851 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.603     9.453    vga/v_count_next_1
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 0.865ns (20.130%)  route 3.432ns (79.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.419     5.575 r  vga/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.691     7.266    vga/Q[4]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.297     7.563 f  vga/h_count_next[9]_i_4/O
                         net (fo=3, routed)           1.139     8.702    vga/h_count_next[9]_i_4_n_0
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.149     8.851 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.603     9.453    vga/v_count_next_1
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 0.865ns (20.130%)  route 3.432ns (79.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.419     5.575 r  vga/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.691     7.266    vga/Q[4]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.297     7.563 f  vga/h_count_next[9]_i_4/O
                         net (fo=3, routed)           1.139     8.702    vga/h_count_next[9]_i_4_n_0
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.149     8.851 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.603     9.453    vga/v_count_next_1
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 0.865ns (20.130%)  route 3.432ns (79.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.419     5.575 r  vga/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.691     7.266    vga/Q[4]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.297     7.563 f  vga/h_count_next[9]_i_4/O
                         net (fo=3, routed)           1.139     8.702    vga/h_count_next[9]_i_4_n_0
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.149     8.851 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.603     9.453    vga/v_count_next_1
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.643%)  route 0.121ns (39.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.121     1.738    vga/Q[1]
    SLICE_X4Y6           LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    vga/h_count_next_0[3]
    SLICE_X4Y6           FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.684%)  route 0.126ns (40.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  vga/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.126     1.744    vga/Q[0]
    SLICE_X3Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.789 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga/h_count_next_0[0]
    SLICE_X3Y2           FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.192ns (61.398%)  route 0.121ns (38.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.121     1.738    vga/Q[1]
    SLICE_X4Y6           LUT5 (Prop_lut5_I2_O)        0.051     1.789 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga/h_count_next_0[4]
    SLICE_X4Y6           FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.118     1.758    vga/v_count_reg_reg[9]_0[4]
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.045     1.803 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    vga/v_count_next[4]_i_1_n_0
    SLICE_X7Y4           FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.620%)  route 0.136ns (39.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.136     1.776    vga/Q[5]
    SLICE_X4Y5           LUT5 (Prop_lut5_I2_O)        0.045     1.821 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vga/h_count_next_0[5]
    SLICE_X4Y5           FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.013%)  route 0.201ns (51.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[6]/Q
                         net (fo=10, routed)          0.201     1.819    vga/Q[6]
    SLICE_X3Y3           LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.864    vga/h_count_next_0[6]
    SLICE_X3Y3           FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.246ns (61.464%)  route 0.154ns (38.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDCE (Prop_fdce_C_Q)         0.148     1.624 r  vga/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.154     1.778    vga/v_count_reg_reg[9]_0[3]
    SLICE_X5Y5           LUT6 (Prop_lut6_I5_O)        0.098     1.876 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    vga/v_count_next[3]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.226ns (54.991%)  route 0.185ns (45.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.128     1.604 f  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.185     1.789    vga/Q[9]
    SLICE_X4Y5           LUT6 (Prop_lut6_I1_O)        0.098     1.887 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.887    vga/h_count_next_0[8]
    SLICE_X4Y5           FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.226ns (53.775%)  route 0.194ns (46.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.128     1.604 f  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.194     1.798    vga/v_count_reg_reg[9]_0[9]
    SLICE_X5Y5           LUT5 (Prop_lut5_I3_O)        0.098     1.896 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    vga/v_count_next[0]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.229ns (54.102%)  route 0.194ns (45.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.128     1.604 f  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.194     1.798    vga/v_count_reg_reg[9]_0[9]
    SLICE_X5Y5           LUT5 (Prop_lut5_I1_O)        0.101     1.899 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    vga/v_count_next[2]_i_1_n_0
    SLICE_X5Y5           FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 1.456ns (22.843%)  route 4.919ns (77.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.919     6.375    tsg/AR[0]
    SLICE_X4Y1           FDCE                                         f  tsg/cur_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  tsg/cur_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 1.456ns (22.843%)  route 4.919ns (77.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.919     6.375    tsg/AR[0]
    SLICE_X4Y1           FDPE                                         f  tsg/cur_y_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X4Y1           FDPE                                         r  tsg/cur_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 1.456ns (22.843%)  route 4.919ns (77.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.919     6.375    tsg/AR[0]
    SLICE_X4Y1           FDCE                                         f  tsg/cur_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  tsg/cur_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 1.456ns (22.843%)  route 4.919ns (77.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.919     6.375    tsg/AR[0]
    SLICE_X4Y1           FDPE                                         f  tsg/cur_y_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X4Y1           FDPE                                         r  tsg/cur_y_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 1.456ns (22.843%)  route 4.919ns (77.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.919     6.375    tsg/AR[0]
    SLICE_X4Y1           FDCE                                         f  tsg/cur_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X4Y1           FDCE                                         r  tsg/cur_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.456ns (22.858%)  route 4.914ns (77.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.914     6.370    tsg/AR[0]
    SLICE_X5Y1           FDCE                                         f  tsg/pix_y1_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y1_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y1_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.456ns (22.858%)  route 4.914ns (77.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.914     6.370    tsg/AR[0]
    SLICE_X5Y1           FDCE                                         f  tsg/pix_y1_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y1_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.456ns (22.858%)  route 4.914ns (77.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.914     6.370    tsg/AR[0]
    SLICE_X5Y1           FDCE                                         f  tsg/pix_y2_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y2_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_y2_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.456ns (22.858%)  route 4.914ns (77.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.914     6.370    tsg/AR[0]
    SLICE_X5Y1           FDCE                                         f  tsg/pix_y2_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  tsg/pix_y2_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.456ns (22.858%)  route 4.914ns (77.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.914     6.370    vga/AR[0]
    SLICE_X5Y1           FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.518     4.859    vga/clk_IBUF_BUFG
    SLICE_X5Y1           FDCE                                         r  vga/r_25MHz_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.105     0.233    vga/v_count_next[2]
    SLICE_X6Y5           FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    vga/v_count_next[5]
    SLICE_X5Y3           FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next[8]
    SLICE_X4Y4           FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[4]
    SLICE_X6Y4           FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.118     0.259    vga/h_count_next[2]
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.119     0.260    vga/h_count_next[3]
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    vga/v_count_next[0]
    SLICE_X6Y5           FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.161     0.302    vga/v_count_next[1]
    SLICE_X6Y5           FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.330%)  route 0.163ns (53.670%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X4Y5           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.163     0.304    vga/h_count_next[5]
    SLICE_X6Y5           FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.170     0.311    vga/v_count_next[8]
    SLICE_X6Y4           FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  vga/v_count_reg_reg[8]/C





