--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Mar 12 11:17:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     hdmi_uv_fifo
Constraint file: hdmi_uv_fifo_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk501 [get_nets RdClock]
            803 items scored, 493 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.301ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_43  (from RdClock +)
   Destination:    FD1S3BX    D              FF_0  (to RdClock -)

   Delay:                   8.511ns  (24.2% logic, 75.8% route), 10 logic levels.

 Constraint Details:

      8.511ns data_path FF_43 to FF_0 violates
      5.000ns delay constraint less
     -0.210ns L_S requirement (totaling 5.210ns) by 3.301ns

 Path Details: FF_43 to FF_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.438             CK to Q              FF_43 (from RdClock)
Route        10   e 1.580                                  w_gcount_r211
LUT4        ---     0.199          AD[4] to DO0            LUT4_32
Route         8   e 1.435                                  w_g2b_xor_cluster_0
LUT4        ---     0.199          AD[4] to DO0            LUT4_22
Route         4   e 1.297                                  wcount_r2
A1_TO_FCO   ---     0.394           B[2] to COUT           ae_clr_cmp_0
Route         1   e 0.020                                  co0_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_1
Route         1   e 0.020                                  co1_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_2
Route         1   e 0.020                                  co2_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_3
Route         1   e 0.020                                  co3_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_4
Route         1   e 0.020                                  ae_clr_d_c
FCI_TO_F    ---     0.386            CIN to S[2]           a3
Route         1   e 1.020                                  ae_clr_d
LUT4        ---     0.199          AD[4] to DO0            LUT4_0
Route         1   e 1.020                                  ae_d
                  --------
                    8.511  (24.2% logic, 75.8% route), 10 logic levels.


Error:  The following path violates requirements by 3.301ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_43  (from RdClock +)
   Destination:    FD1S3BX    D              FF_0  (to RdClock -)

   Delay:                   8.511ns  (24.2% logic, 75.8% route), 10 logic levels.

 Constraint Details:

      8.511ns data_path FF_43 to FF_0 violates
      5.000ns delay constraint less
     -0.210ns L_S requirement (totaling 5.210ns) by 3.301ns

 Path Details: FF_43 to FF_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.438             CK to Q              FF_43 (from RdClock)
Route        10   e 1.580                                  w_gcount_r211
LUT4        ---     0.199          AD[4] to DO0            LUT4_32
Route         8   e 1.435                                  w_g2b_xor_cluster_0
LUT4        ---     0.199          AD[4] to DO0            LUT4_23
Route         4   e 1.297                                  wcount_r3
A1_TO_FCO   ---     0.394           B[2] to COUT           ae_clr_cmp_0
Route         1   e 0.020                                  co0_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_1
Route         1   e 0.020                                  co1_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_2
Route         1   e 0.020                                  co2_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_3
Route         1   e 0.020                                  co3_8
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_clr_cmp_4
Route         1   e 0.020                                  ae_clr_d_c
FCI_TO_F    ---     0.386            CIN to S[2]           a3
Route         1   e 1.020                                  ae_clr_d
LUT4        ---     0.199          AD[4] to DO0            LUT4_0
Route         1   e 1.020                                  ae_d
                  --------
                    8.511  (24.2% logic, 75.8% route), 10 logic levels.


Error:  The following path violates requirements by 3.301ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_43  (from RdClock +)
   Destination:    FD1S3BX    D              FF_0  (to RdClock -)

   Delay:                   8.511ns  (24.2% logic, 75.8% route), 10 logic levels.

 Constraint Details:

      8.511ns data_path FF_43 to FF_0 violates
      5.000ns delay constraint less
     -0.210ns L_S requirement (totaling 5.210ns) by 3.301ns

 Path Details: FF_43 to FF_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.438             CK to Q              FF_43 (from RdClock)
Route        10   e 1.580                                  w_gcount_r211
LUT4        ---     0.199          AD[4] to DO0            LUT4_32
Route         8   e 1.435                                  w_g2b_xor_cluster_0
LUT4        ---     0.199          AD[4] to DO0            LUT4_23
Route         4   e 1.297                                  wcount_r3
A1_TO_FCO   ---     0.394           B[2] to COUT           ae_set_cmp_0
Route         1   e 0.020                                  co0_6
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_set_cmp_1
Route         1   e 0.020                                  co1_6
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_set_cmp_2
Route         1   e 0.020                                  co2_6
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_set_cmp_3
Route         1   e 0.020                                  co3_6
FCI_TO_FCO  ---     0.061            CIN to COUT           ae_set_cmp_4
Route         1   e 0.020                                  ae_set_d_c
FCI_TO_F    ---     0.386            CIN to S[2]           a2
Route         1   e 1.020                                  ae_set_d
LUT4        ---     0.199          AD[4] to DO0            LUT4_0
Route         1   e 1.020                                  ae_d
                  --------
                    8.511  (24.2% logic, 75.8% route), 10 logic levels.

Warning: 8.301 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets WrClock]
            256 items scored, 39 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.729ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_21  (from WrClock +)
   Destination:    FD1S3DX    D              FF_21  (to WrClock -)

   Delay:                   6.939ns  (28.6% logic, 71.4% route), 11 logic levels.

 Constraint Details:

      6.939ns data_path FF_21 to FF_21 violates
      5.000ns delay constraint less
     -0.210ns L_S requirement (totaling 5.210ns) by 1.729ns

 Path Details: FF_21 to FF_21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.438             CK to Q              FF_21 (from WrClock)
Route         1   e 1.020                                  Full
LUT4        ---     0.199              A to Z              INV_1
Route         1   e 1.020                                  invout_1
LUT4        ---     0.199              B to Z              AND2_t23
Route        38   e 1.757                                  wren_i
A1_TO_FCO   ---     0.394           B[2] to COUT           full_cmp_ci_a
Route         1   e 0.020                                  cmp_ci_1
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_0
Route         1   e 0.020                                  co0_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_1
Route         1   e 0.020                                  co1_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_2
Route         1   e 0.020                                  co2_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_3
Route         1   e 0.020                                  co3_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_4
Route         1   e 0.020                                  co4_3
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_5
Route         1   e 0.020                                  full_d_c
FCI_TO_F    ---     0.386            CIN to S[2]           a1
Route         1   e 1.020                                  full_d
                  --------
                    6.939  (28.6% logic, 71.4% route), 11 logic levels.


Error:  The following path violates requirements by 1.729ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_21  (from WrClock +)
   Destination:    FD1S3DX    D              FF_21  (to WrClock -)

   Delay:                   6.939ns  (28.6% logic, 71.4% route), 11 logic levels.

 Constraint Details:

      6.939ns data_path FF_21 to FF_21 violates
      5.000ns delay constraint less
     -0.210ns L_S requirement (totaling 5.210ns) by 1.729ns

 Path Details: FF_21 to FF_21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.438             CK to Q              FF_21 (from WrClock)
Route         1   e 1.020                                  Full
LUT4        ---     0.199              A to Z              INV_1
Route         1   e 1.020                                  invout_1
LUT4        ---     0.199              B to Z              AND2_t23
Route        38   e 1.757                                  wren_i
A1_TO_FCO   ---     0.394           A[2] to COUT           full_cmp_ci_a
Route         1   e 0.020                                  cmp_ci_1
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_0
Route         1   e 0.020                                  co0_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_1
Route         1   e 0.020                                  co1_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_2
Route         1   e 0.020                                  co2_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_3
Route         1   e 0.020                                  co3_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_4
Route         1   e 0.020                                  co4_3
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_5
Route         1   e 0.020                                  full_d_c
FCI_TO_F    ---     0.386            CIN to S[2]           a1
Route         1   e 1.020                                  full_d
                  --------
                    6.939  (28.6% logic, 71.4% route), 11 logic levels.


Error:  The following path violates requirements by 1.572ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             FF_33  (from WrClock +)
   Destination:    FD1S3DX    D              FF_21  (to WrClock -)

   Delay:                   6.782ns  (27.4% logic, 72.6% route), 9 logic levels.

 Constraint Details:

      6.782ns data_path FF_33 to FF_21 violates
      5.000ns delay constraint less
     -0.210ns L_S requirement (totaling 5.210ns) by 1.572ns

 Path Details: FF_33 to FF_21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.438             CK to Q              FF_33 (from WrClock)
Route         5   e 1.441                                  r_gcount_w29
LUT4        ---     0.199          AD[4] to DO0            LUT4_18
Route         5   e 1.341                                  r_g2b_xor_cluster_0
LUT4        ---     0.199          AD[4] to DO0            LUT4_10
Route         1   e 1.020                                  rcount_w1
A1_TO_FCO   ---     0.394           B[2] to COUT           full_cmp_1
Route         1   e 0.020                                  co1_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_2
Route         1   e 0.020                                  co2_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_3
Route         1   e 0.020                                  co3_4
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_4
Route         1   e 0.020                                  co4_3
FCI_TO_FCO  ---     0.061            CIN to COUT           full_cmp_5
Route         1   e 0.020                                  full_d_c
FCI_TO_F    ---     0.386            CIN to S[2]           a1
Route         1   e 1.020                                  full_d
                  --------
                    6.782  (27.4% logic, 72.6% route), 9 logic levels.

Warning: 6.729 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets RdClock]               |     5.000 ns|     8.301 ns|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets WrClock]               |     5.000 ns|     6.729 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
w_g2b_xor_cluster_0                     |       8|     212|     39.85%
                                        |        |        |
co1_2                                   |       1|     172|     32.33%
                                        |        |        |
co2_2                                   |       1|     168|     31.58%
                                        |        |        |
w_g2b_xor_cluster_1                     |       3|     148|     27.82%
                                        |        |        |
ae_d                                    |       1|     128|     24.06%
                                        |        |        |
co3_2                                   |       1|     125|     23.50%
                                        |        |        |
wcount_r2                               |       4|     112|     21.05%
                                        |        |        |
wcount_r3                               |       4|     100|     18.80%
                                        |        |        |
wcount_r4                               |       4|      96|     18.05%
                                        |        |        |
w_gcount_r211                           |      10|      83|     15.60%
                                        |        |        |
w_gcount_r210                           |       3|      76|     14.29%
                                        |        |        |
co0_2                                   |       1|      75|     14.10%
                                        |        |        |
w_gcount_r29                            |       3|      69|     12.97%
                                        |        |        |
ae_clr_d                                |       1|      64|     12.03%
                                        |        |        |
ae_clr_d_c                              |       1|      64|     12.03%
                                        |        |        |
ae_set_d                                |       1|      64|     12.03%
                                        |        |        |
ae_set_d_c                              |       1|      64|     12.03%
                                        |        |        |
w_gcount_r28                            |       3|      60|     11.28%
                                        |        |        |
co3_6                                   |       1|      54|     10.15%
                                        |        |        |
co3_8                                   |       1|      54|     10.15%
                                        |        |        |
empty_d                                 |       1|      54|     10.15%
                                        |        |        |
empty_d_c                               |       1|      54|     10.15%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 532  Score: 784150

Constraints cover  1227 paths, 264 nets, and 725 connections (87.1% coverage)


Peak memory: 90382336 bytes, TRCE: 3207168 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
