// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s_HH_
#define _clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s : public sc_module {
    // Port declarations 82
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res1_V_data_0_V_din;
    sc_in< sc_logic > res1_V_data_0_V_full_n;
    sc_out< sc_logic > res1_V_data_0_V_write;
    sc_out< sc_lv<16> > res1_V_data_1_V_din;
    sc_in< sc_logic > res1_V_data_1_V_full_n;
    sc_out< sc_logic > res1_V_data_1_V_write;
    sc_out< sc_lv<16> > res1_V_data_2_V_din;
    sc_in< sc_logic > res1_V_data_2_V_full_n;
    sc_out< sc_logic > res1_V_data_2_V_write;
    sc_out< sc_lv<16> > res1_V_data_3_V_din;
    sc_in< sc_logic > res1_V_data_3_V_full_n;
    sc_out< sc_logic > res1_V_data_3_V_write;
    sc_out< sc_lv<16> > res1_V_data_4_V_din;
    sc_in< sc_logic > res1_V_data_4_V_full_n;
    sc_out< sc_logic > res1_V_data_4_V_write;
    sc_out< sc_lv<16> > res1_V_data_5_V_din;
    sc_in< sc_logic > res1_V_data_5_V_full_n;
    sc_out< sc_logic > res1_V_data_5_V_write;
    sc_out< sc_lv<16> > res1_V_data_6_V_din;
    sc_in< sc_logic > res1_V_data_6_V_full_n;
    sc_out< sc_logic > res1_V_data_6_V_write;
    sc_out< sc_lv<16> > res1_V_data_7_V_din;
    sc_in< sc_logic > res1_V_data_7_V_full_n;
    sc_out< sc_logic > res1_V_data_7_V_write;
    sc_out< sc_lv<16> > res2_V_data_0_V_din;
    sc_in< sc_logic > res2_V_data_0_V_full_n;
    sc_out< sc_logic > res2_V_data_0_V_write;
    sc_out< sc_lv<16> > res2_V_data_1_V_din;
    sc_in< sc_logic > res2_V_data_1_V_full_n;
    sc_out< sc_logic > res2_V_data_1_V_write;
    sc_out< sc_lv<16> > res2_V_data_2_V_din;
    sc_in< sc_logic > res2_V_data_2_V_full_n;
    sc_out< sc_logic > res2_V_data_2_V_write;
    sc_out< sc_lv<16> > res2_V_data_3_V_din;
    sc_in< sc_logic > res2_V_data_3_V_full_n;
    sc_out< sc_logic > res2_V_data_3_V_write;
    sc_out< sc_lv<16> > res2_V_data_4_V_din;
    sc_in< sc_logic > res2_V_data_4_V_full_n;
    sc_out< sc_logic > res2_V_data_4_V_write;
    sc_out< sc_lv<16> > res2_V_data_5_V_din;
    sc_in< sc_logic > res2_V_data_5_V_full_n;
    sc_out< sc_logic > res2_V_data_5_V_write;
    sc_out< sc_lv<16> > res2_V_data_6_V_din;
    sc_in< sc_logic > res2_V_data_6_V_full_n;
    sc_out< sc_logic > res2_V_data_6_V_write;
    sc_out< sc_lv<16> > res2_V_data_7_V_din;
    sc_in< sc_logic > res2_V_data_7_V_full_n;
    sc_out< sc_logic > res2_V_data_7_V_write;


    // Module declarations
    clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s(sc_module_name name);
    SC_HAS_PROCESS(clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s);

    ~clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln22_reg_237;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res1_V_data_0_V_blk_n;
    sc_signal< sc_logic > res1_V_data_1_V_blk_n;
    sc_signal< sc_logic > res1_V_data_2_V_blk_n;
    sc_signal< sc_logic > res1_V_data_3_V_blk_n;
    sc_signal< sc_logic > res1_V_data_4_V_blk_n;
    sc_signal< sc_logic > res1_V_data_5_V_blk_n;
    sc_signal< sc_logic > res1_V_data_6_V_blk_n;
    sc_signal< sc_logic > res1_V_data_7_V_blk_n;
    sc_signal< sc_logic > res2_V_data_0_V_blk_n;
    sc_signal< sc_logic > res2_V_data_1_V_blk_n;
    sc_signal< sc_logic > res2_V_data_2_V_blk_n;
    sc_signal< sc_logic > res2_V_data_3_V_blk_n;
    sc_signal< sc_logic > res2_V_data_4_V_blk_n;
    sc_signal< sc_logic > res2_V_data_5_V_blk_n;
    sc_signal< sc_logic > res2_V_data_6_V_blk_n;
    sc_signal< sc_logic > res2_V_data_7_V_blk_n;
    sc_signal< sc_lv<9> > i_0_reg_166;
    sc_signal< sc_lv<1> > icmp_ln22_fu_177_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op38;
    sc_signal< sc_logic > io_acc_block_signal_op47;
    sc_signal< sc_logic > io_acc_block_signal_op48;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > i_fu_183_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_i_fu_183_p2();
    void thread_icmp_ln22_fu_177_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op38();
    void thread_io_acc_block_signal_op47();
    void thread_io_acc_block_signal_op48();
    void thread_real_start();
    void thread_res1_V_data_0_V_blk_n();
    void thread_res1_V_data_0_V_din();
    void thread_res1_V_data_0_V_write();
    void thread_res1_V_data_1_V_blk_n();
    void thread_res1_V_data_1_V_din();
    void thread_res1_V_data_1_V_write();
    void thread_res1_V_data_2_V_blk_n();
    void thread_res1_V_data_2_V_din();
    void thread_res1_V_data_2_V_write();
    void thread_res1_V_data_3_V_blk_n();
    void thread_res1_V_data_3_V_din();
    void thread_res1_V_data_3_V_write();
    void thread_res1_V_data_4_V_blk_n();
    void thread_res1_V_data_4_V_din();
    void thread_res1_V_data_4_V_write();
    void thread_res1_V_data_5_V_blk_n();
    void thread_res1_V_data_5_V_din();
    void thread_res1_V_data_5_V_write();
    void thread_res1_V_data_6_V_blk_n();
    void thread_res1_V_data_6_V_din();
    void thread_res1_V_data_6_V_write();
    void thread_res1_V_data_7_V_blk_n();
    void thread_res1_V_data_7_V_din();
    void thread_res1_V_data_7_V_write();
    void thread_res2_V_data_0_V_blk_n();
    void thread_res2_V_data_0_V_din();
    void thread_res2_V_data_0_V_write();
    void thread_res2_V_data_1_V_blk_n();
    void thread_res2_V_data_1_V_din();
    void thread_res2_V_data_1_V_write();
    void thread_res2_V_data_2_V_blk_n();
    void thread_res2_V_data_2_V_din();
    void thread_res2_V_data_2_V_write();
    void thread_res2_V_data_3_V_blk_n();
    void thread_res2_V_data_3_V_din();
    void thread_res2_V_data_3_V_write();
    void thread_res2_V_data_4_V_blk_n();
    void thread_res2_V_data_4_V_din();
    void thread_res2_V_data_4_V_write();
    void thread_res2_V_data_5_V_blk_n();
    void thread_res2_V_data_5_V_din();
    void thread_res2_V_data_5_V_write();
    void thread_res2_V_data_6_V_blk_n();
    void thread_res2_V_data_6_V_din();
    void thread_res2_V_data_6_V_write();
    void thread_res2_V_data_7_V_blk_n();
    void thread_res2_V_data_7_V_din();
    void thread_res2_V_data_7_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
