Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 19 18:25:43 2024
| Host         : LAPTOP-OPB3COO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: WF_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SIGNAL_DATA_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 4.309ns (59.422%)  route 2.942ns (40.578%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDSE                         0.000     0.000 r  spi_master/bit_counter_reg[1]/C
    SLICE_X88Y110        FDSE (Prop_fdse_C_Q)         0.478     0.478 r  spi_master/bit_counter_reg[1]/Q
                         net (fo=5, routed)           0.834     1.312    spi_master/bit_counter_reg_n_0_[1]
    SLICE_X87Y110        LUT4 (Prop_lut4_I2_O)        0.295     1.607 r  spi_master/SIGNAL_DATA_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.109     3.715    SIGNAL_DATA_OUT_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.536     7.251 r  SIGNAL_DATA_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.251    SIGNAL_DATA_OUT
    F3                                                                r  SIGNAL_DATA_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SIGNAL_CLOCK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.485ns (61.890%)  route 2.762ns (38.110%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE                         0.000     0.000 r  clkdiv/divcounter_reg[1]/C
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  clkdiv/divcounter_reg[1]/Q
                         net (fo=8, routed)           0.854     1.273    spi_master/Q[0]
    SLICE_X88Y110        LUT2 (Prop_lut2_I1_O)        0.327     1.600 r  spi_master/SIGNAL_CLOCK_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.908     3.508    SIGNAL_CLOCK_OUT_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.739     7.247 r  SIGNAL_CLOCK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.247    SIGNAL_CLOCK_OUT
    H4                                                                r  SIGNAL_CLOCK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master/activate_ss_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SIGNAL_SS_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.478ns  (logic 4.178ns (64.492%)  route 2.300ns (35.508%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE                         0.000     0.000 r  spi_master/activate_ss_reg/C
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  spi_master/activate_ss_reg/Q
                         net (fo=8, routed)           0.641     1.159    spi_master/activate_sclk
    SLICE_X88Y109        LUT1 (Prop_lut1_I0_O)        0.124     1.283 r  spi_master/SIGNAL_SS_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.659     2.942    SIGNAL_SS_OUT_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536     6.478 r  SIGNAL_SS_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.478    SIGNAL_SS_OUT
    G3                                                                r  SIGNAL_SS_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_div_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.167ns  (logic 0.903ns (28.509%)  route 2.264ns (71.491%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  resetn_counter_reg[4]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  resetn_counter_reg[4]/Q
                         net (fo=3, routed)           0.844     1.322    resetn_counter_reg[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.301     1.623 r  process_next_word_i_2/O
                         net (fo=4, routed)           0.867     2.491    process_next_word_i_2_n_0
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  resetn_counter[7]_i_1/O
                         net (fo=9, routed)           0.553     3.167    sel
    SLICE_X88Y109        FDRE                                         r  reset_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetn_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 0.903ns (30.413%)  route 2.066ns (69.587%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  resetn_counter_reg[4]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  resetn_counter_reg[4]/Q
                         net (fo=3, routed)           0.844     1.322    resetn_counter_reg[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.301     1.623 r  process_next_word_i_2/O
                         net (fo=4, routed)           0.867     2.491    process_next_word_i_2_n_0
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  resetn_counter[7]_i_1/O
                         net (fo=9, routed)           0.355     2.969    sel
    SLICE_X88Y108        FDRE                                         r  resetn_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetn_counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 0.903ns (30.413%)  route 2.066ns (69.587%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  resetn_counter_reg[4]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  resetn_counter_reg[4]/Q
                         net (fo=3, routed)           0.844     1.322    resetn_counter_reg[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.301     1.623 r  process_next_word_i_2/O
                         net (fo=4, routed)           0.867     2.491    process_next_word_i_2_n_0
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  resetn_counter[7]_i_1/O
                         net (fo=9, routed)           0.355     2.969    sel
    SLICE_X88Y108        FDRE                                         r  resetn_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetn_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 0.903ns (30.413%)  route 2.066ns (69.587%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  resetn_counter_reg[4]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  resetn_counter_reg[4]/Q
                         net (fo=3, routed)           0.844     1.322    resetn_counter_reg[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.301     1.623 r  process_next_word_i_2/O
                         net (fo=4, routed)           0.867     2.491    process_next_word_i_2_n_0
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  resetn_counter[7]_i_1/O
                         net (fo=9, routed)           0.355     2.969    sel
    SLICE_X88Y108        FDRE                                         r  resetn_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetn_counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 0.903ns (30.413%)  route 2.066ns (69.587%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  resetn_counter_reg[4]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  resetn_counter_reg[4]/Q
                         net (fo=3, routed)           0.844     1.322    resetn_counter_reg[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.301     1.623 r  process_next_word_i_2/O
                         net (fo=4, routed)           0.867     2.491    process_next_word_i_2_n_0
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  resetn_counter[7]_i_1/O
                         net (fo=9, routed)           0.355     2.969    sel
    SLICE_X88Y108        FDRE                                         r  resetn_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetn_counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 0.903ns (30.413%)  route 2.066ns (69.587%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  resetn_counter_reg[4]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  resetn_counter_reg[4]/Q
                         net (fo=3, routed)           0.844     1.322    resetn_counter_reg[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.301     1.623 r  process_next_word_i_2/O
                         net (fo=4, routed)           0.867     2.491    process_next_word_i_2_n_0
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  resetn_counter[7]_i_1/O
                         net (fo=9, routed)           0.355     2.969    sel
    SLICE_X88Y108        FDRE                                         r  resetn_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetn_counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.969ns  (logic 0.903ns (30.413%)  route 2.066ns (69.587%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  resetn_counter_reg[4]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  resetn_counter_reg[4]/Q
                         net (fo=3, routed)           0.844     1.322    resetn_counter_reg[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.301     1.623 r  process_next_word_i_2/O
                         net (fo=4, routed)           0.867     2.491    process_next_word_i_2_n_0
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     2.615 r  resetn_counter[7]_i_1/O
                         net (fo=9, routed)           0.355     2.969    sel
    SLICE_X88Y108        FDRE                                         r  resetn_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master/FSM_sequential_spi_status_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  reset_div_reg/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  reset_div_reg/Q
                         net (fo=7, routed)           0.135     0.283    spi_master/reset_div
    SLICE_X88Y110        FDRE                                         r  spi_master/FSM_sequential_spi_status_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master/activate_ss_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  reset_div_reg/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  reset_div_reg/Q
                         net (fo=7, routed)           0.135     0.283    spi_master/reset_div
    SLICE_X88Y110        FDRE                                         r  spi_master/activate_ss_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master/bit_counter_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.376%)  route 0.135ns (47.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  reset_div_reg/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  reset_div_reg/Q
                         net (fo=7, routed)           0.135     0.283    spi_master/reset_div
    SLICE_X88Y110        FDSE                                         r  spi_master/bit_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            process_next_word_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.328%)  route 0.122ns (39.672%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE                         0.000     0.000 r  resetn_counter_reg[6]/C
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  resetn_counter_reg[6]/Q
                         net (fo=4, routed)           0.122     0.263    spi_master/process_next_word_reg[0]
    SLICE_X88Y109        LUT4 (Prop_lut4_I3_O)        0.045     0.308 r  spi_master/process_next_word_i_1/O
                         net (fo=1, routed)           0.000     0.308    spi_master_n_0
    SLICE_X88Y109        FDRE                                         r  process_next_word_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master/spi_edge_pos/sig_dly_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.128ns (40.203%)  route 0.190ns (59.797%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE                         0.000     0.000 r  clkdiv/divcounter_reg[1]/C
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkdiv/divcounter_reg[1]/Q
                         net (fo=8, routed)           0.190     0.318    spi_master/spi_edge_pos/Q[0]
    SLICE_X88Y111        FDRE                                         r  spi_master/spi_edge_pos/sig_dly_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master/bit_counter_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.148ns (44.463%)  route 0.185ns (55.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  reset_div_reg/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  reset_div_reg/Q
                         net (fo=7, routed)           0.185     0.333    spi_master/reset_div
    SLICE_X87Y110        FDSE                                         r  spi_master/bit_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master/bit_counter_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.148ns (44.463%)  route 0.185ns (55.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  reset_div_reg/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  reset_div_reg/Q
                         net (fo=7, routed)           0.185     0.333    spi_master/reset_div
    SLICE_X87Y110        FDSE                                         r  spi_master/bit_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/divcounter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.148ns (43.889%)  route 0.189ns (56.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  reset_div_reg/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  reset_div_reg/Q
                         net (fo=7, routed)           0.189     0.337    clkdiv/reset_div
    SLICE_X86Y110        FDRE                                         r  clkdiv/divcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkdiv/divcounter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.148ns (43.889%)  route 0.189ns (56.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  reset_div_reg/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  reset_div_reg/Q
                         net (fo=7, routed)           0.189     0.337    clkdiv/reset_div
    SLICE_X86Y110        FDRE                                         r  clkdiv/divcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master/spi_edge_pos/sig_dly_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master/activate_ss_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.820%)  route 0.140ns (40.180%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE                         0.000     0.000 r  spi_master/spi_edge_pos/sig_dly_reg/C
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  spi_master/spi_edge_pos/sig_dly_reg/Q
                         net (fo=5, routed)           0.140     0.304    spi_master/spi_edge_pos/sig_dly
    SLICE_X88Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.349 r  spi_master/spi_edge_pos/activate_ss_i_1/O
                         net (fo=1, routed)           0.000     0.349    spi_master/spi_edge_pos_n_1
    SLICE_X88Y110        FDRE                                         r  spi_master/activate_ss_reg/D
  -------------------------------------------------------------------    -------------------





