module RegisterUnit (
							address_a,
							address_b,
							clk,
							in_a,
							in_b,
							wren_a,
							out_a,
							out_b
							);

	input	 [4:0]address_a;
	input	 [4:0]address_b;
	input	 clk;
	input	 [31:0]in_a;
	input	 [31:0]in_b;
	input  wren_a;
	output [31:0]out_a;
	reg [31:0]out_a;
	output [31:0]out_b;
	reg [31:0]out_b;