<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RDFRegisters.cpp source code [llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='RDFRegisters.cpp.html'>RDFRegisters.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RDFRegisters.cpp ---------------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="RDFRegisters.h.html">"RDFRegisters.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="25">25</th><td><b>using</b> <b>namespace</b> <span class="namespace">rdf</span>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">PhysicalRegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1tri" title='tri' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="1tri">tri</dfn>,</td></tr>
<tr><th id="28">28</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2mf" title='mf' data-type='const llvm::MachineFunction &amp;' data-ref="2mf">mf</dfn>)</td></tr>
<tr><th id="29">29</th><td>    : <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>(<a class="local col1 ref" href="#1tri" title='tri' data-ref="1tri">tri</a>) {</td></tr>
<tr><th id="30">30</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfos" title='llvm::rdf::PhysicalRegisterInfo::RegInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfos">RegInfos</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col3 decl" id="3BadRC" title='BadRC' data-type='llvm::BitVector' data-ref="3BadRC">BadRC</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="33">33</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn> : <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>()) {</td></tr>
<tr><th id="34">34</th><td>    <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="5R" title='R' data-type='MCPhysReg' data-ref="5R">R</dfn> : *<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>) {</td></tr>
<tr><th id="35">35</th><td>      <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo" title='llvm::rdf::PhysicalRegisterInfo::RegInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo">RegInfo</a> &amp;<dfn class="local col6 decl" id="6RI" title='RI' data-type='llvm::rdf::PhysicalRegisterInfo::RegInfo &amp;' data-ref="6RI">RI</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfos" title='llvm::rdf::PhysicalRegisterInfo::RegInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfos">RegInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#5R" title='R' data-ref="5R">R</a>]</a>;</td></tr>
<tr><th id="36">36</th><td>      <b>if</b> (<a class="local col6 ref" href="#6RI" title='RI' data-ref="6RI">RI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a> != <b>nullptr</b> &amp;&amp; !<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col3 ref" href="#3BadRC" title='BadRC' data-ref="3BadRC">BadRC</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col5 ref" href="#5R" title='R' data-ref="5R">R</a>]</a>) {</td></tr>
<tr><th id="37">37</th><td>        <b>if</b> (<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskneES0_" title='llvm::LaneBitmask::operator!=' data-ref="_ZNK4llvm11LaneBitmaskneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#6RI" title='RI' data-ref="6RI">RI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a>) {</td></tr>
<tr><th id="38">38</th><td>          <a class="local col3 ref" href="#3BadRC" title='BadRC' data-ref="3BadRC">BadRC</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col5 ref" href="#5R" title='R' data-ref="5R">R</a>);</td></tr>
<tr><th id="39">39</th><td>          <a class="local col6 ref" href="#6RI" title='RI' data-ref="6RI">RI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a> = <b>nullptr</b>;</td></tr>
<tr><th id="40">40</th><td>        }</td></tr>
<tr><th id="41">41</th><td>      } <b>else</b></td></tr>
<tr><th id="42">42</th><td>        <a class="local col6 ref" href="#6RI" title='RI' data-ref="6RI">RI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a> = <a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>;</td></tr>
<tr><th id="43">43</th><td>    }</td></tr>
<tr><th id="44">44</th><td>  }</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>());</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="7U" title='U' data-type='uint32_t' data-ref="7U">U</dfn> = <var>0</var>, <dfn class="local col8 decl" id="8NU" title='NU' data-type='uint32_t' data-ref="8NU">NU</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>(); <a class="local col7 ref" href="#7U" title='U' data-ref="7U">U</a> != <a class="local col8 ref" href="#8NU" title='NU' data-ref="8NU">NU</a>; ++<a class="local col7 ref" href="#7U" title='U' data-ref="7U">U</a>) {</td></tr>
<tr><th id="49">49</th><td>    <b>if</b> (<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#7U" title='U' data-ref="7U">U</a>]</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg">Reg</a> != <var>0</var>)</td></tr>
<tr><th id="50">50</th><td>      <b>continue</b>;</td></tr>
<tr><th id="51">51</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col9 decl" id="9R" title='R' data-type='llvm::MCRegUnitRootIterator' data-ref="9R">R</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col7 ref" href="#7U" title='U' data-ref="7U">U</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>);</td></tr>
<tr><th id="52">52</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (R.isValid()) ? void (0) : __assert_fail (&quot;R.isValid()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 52, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#9R" title='R' data-ref="9R">R</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>());</td></tr>
<tr><th id="53">53</th><td>    <a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col0 decl" id="10F" title='F' data-type='RegisterId' data-ref="10F">F</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col9 ref" href="#9R" title='R' data-ref="9R">R</a>;</td></tr>
<tr><th id="54">54</th><td>    <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col9 ref" href="#9R" title='R' data-ref="9R">R</a>;</td></tr>
<tr><th id="55">55</th><td>    <b>if</b> (<a class="local col9 ref" href="#9R" title='R' data-ref="9R">R</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="56">56</th><td>      <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#7U" title='U' data-ref="7U">U</a>]</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="57">57</th><td>      <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#7U" title='U' data-ref="7U">U</a>]</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg">Reg</a> = <a class="local col0 ref" href="#10F" title='F' data-ref="10F">F</a>;</td></tr>
<tr><th id="58">58</th><td>    } <b>else</b> {</td></tr>
<tr><th id="59">59</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col1 decl" id="11I" title='I' data-type='llvm::MCRegUnitMaskIterator' data-ref="11I">I</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col0 ref" href="#10F" title='F' data-ref="10F">F</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>); <a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>) {</td></tr>
<tr><th id="60">60</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>,<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="local col2 decl" id="12P" title='P' data-type='std::pair&lt;uint32_t, LaneBitmask&gt;' data-ref="12P">P</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col1 ref" href="#11I" title='I' data-ref="11I">I</a>;</td></tr>
<tr><th id="61">61</th><td>        <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo">UnitInfo</a> &amp;<dfn class="local col3 decl" id="13UI" title='UI' data-type='llvm::rdf::PhysicalRegisterInfo::UnitInfo &amp;' data-ref="13UI">UI</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfos" title='llvm::rdf::PhysicalRegisterInfo::UnitInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfos">UnitInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#12P" title='P' data-ref="12P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>]</a>;</td></tr>
<tr><th id="62">62</th><td>        <a class="local col3 ref" href="#13UI" title='UI' data-ref="13UI">UI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Reg">Reg</a> = <a class="local col0 ref" href="#10F" title='F' data-ref="10F">F</a>;</td></tr>
<tr><th id="63">63</th><td>        <b>if</b> (<a class="local col2 ref" href="#12P" title='P' data-ref="12P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="64">64</th><td>          <a class="local col3 ref" href="#13UI" title='UI' data-ref="13UI">UI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col2 ref" href="#12P" title='P' data-ref="12P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="65">65</th><td>        } <b>else</b> {</td></tr>
<tr><th id="66">66</th><td>          <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="14RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="14RC"><a class="local col4 ref" href="#14RC" title='RC' data-ref="14RC">RC</a></dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfos" title='llvm::rdf::PhysicalRegisterInfo::RegInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfos">RegInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#10F" title='F' data-ref="10F">F</a>]</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a>)</td></tr>
<tr><th id="67">67</th><td>            <a class="local col3 ref" href="#13UI" title='UI' data-ref="13UI">UI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col4 ref" href="#14RC" title='RC' data-ref="14RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="68">68</th><td>          <b>else</b></td></tr>
<tr><th id="69">69</th><td>            <a class="local col3 ref" href="#13UI" title='UI' data-ref="13UI">UI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask" title='llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask' data-ref="llvm::rdf::PhysicalRegisterInfo::UnitInfo::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="70">70</th><td>        }</td></tr>
<tr><th id="71">71</th><td>      }</td></tr>
<tr><th id="72">72</th><td>    }</td></tr>
<tr><th id="73">73</th><td>  }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="15RM" title='RM' data-type='const uint32_t *' data-ref="15RM">RM</dfn> : <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegMasksEv" title='llvm::TargetRegisterInfo::getRegMasks' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegMasksEv">getRegMasks</a>())</td></tr>
<tr><th id="76">76</th><td>    <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>.<a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf10IndexedSet6insertET_" title='llvm::rdf::IndexedSet::insert' data-ref="_ZN4llvm3rdf10IndexedSet6insertET_">insert</a>(<a class="local col5 ref" href="#15RM" title='RM' data-ref="15RM">RM</a>);</td></tr>
<tr><th id="77">77</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="16B">B</dfn> : <a class="local col2 ref" href="#2mf" title='mf' data-ref="2mf">mf</a>)</td></tr>
<tr><th id="78">78</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17In" title='In' data-type='const llvm::MachineInstr &amp;' data-ref="17In">In</dfn> : <a class="local col6 ref" href="#16B" title='B' data-ref="16B">B</a>)</td></tr>
<tr><th id="79">79</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="18Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="18Op">Op</dfn> : <a class="local col7 ref" href="#17In" title='In' data-ref="17In">In</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="80">80</th><td>        <b>if</b> (<a class="local col8 ref" href="#18Op" title='Op' data-ref="18Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="81">81</th><td>          <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>.<a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf10IndexedSet6insertET_" title='llvm::rdf::IndexedSet::insert' data-ref="_ZN4llvm3rdf10IndexedSet6insertET_">insert</a>(<a class="local col8 ref" href="#18Op" title='Op' data-ref="18Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::MaskInfos" title='llvm::rdf::PhysicalRegisterInfo::MaskInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfos">MaskInfos</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf10IndexedSet4sizeEv" title='llvm::rdf::IndexedSet::size' data-ref="_ZNK4llvm3rdf10IndexedSet4sizeEv">size</a>()+<var>1</var>);</td></tr>
<tr><th id="84">84</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="19M" title='M' data-type='uint32_t' data-ref="19M">M</dfn> = <var>1</var>, <dfn class="local col0 decl" id="20NM" title='NM' data-type='uint32_t' data-ref="20NM">NM</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf10IndexedSet4sizeEv" title='llvm::rdf::IndexedSet::size' data-ref="_ZNK4llvm3rdf10IndexedSet4sizeEv">size</a>(); <a class="local col9 ref" href="#19M" title='M' data-ref="19M">M</a> &lt;= <a class="local col0 ref" href="#20NM" title='NM' data-ref="20NM">NM</a>; ++<a class="local col9 ref" href="#19M" title='M' data-ref="19M">M</a>) {</td></tr>
<tr><th id="85">85</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col1 decl" id="21PU" title='PU' data-type='llvm::BitVector' data-ref="21PU">PU</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>());</td></tr>
<tr><th id="86">86</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col2 decl" id="22MB" title='MB' data-type='const uint32_t *' data-ref="22MB">MB</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf10IndexedSet3getEj" title='llvm::rdf::IndexedSet::get' data-ref="_ZNK4llvm3rdf10IndexedSet3getEj">get</a>(<a class="local col9 ref" href="#19M" title='M' data-ref="19M">M</a>);</td></tr>
<tr><th id="87">87</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="23i" title='i' data-type='unsigned int' data-ref="23i">i</dfn> = <var>1</var>, <dfn class="local col4 decl" id="24e" title='e' data-type='unsigned int' data-ref="24e">e</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a> != <a class="local col4 ref" href="#24e" title='e' data-ref="24e">e</a>; ++<a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>) {</td></tr>
<tr><th id="88">88</th><td>      <b>if</b> (!(<a class="local col2 ref" href="#22MB" title='MB' data-ref="22MB">MB</a>[<a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>/<var>32</var>] &amp; (<var>1u</var> &lt;&lt; (<a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>%<var>32</var>))))</td></tr>
<tr><th id="89">89</th><td>        <b>continue</b>;</td></tr>
<tr><th id="90">90</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="25U" title='U' data-type='llvm::MCRegUnitIterator' data-ref="25U">U</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>); <a class="local col5 ref" href="#25U" title='U' data-ref="25U">U</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#25U" title='U' data-ref="25U">U</a>)</td></tr>
<tr><th id="91">91</th><td>        <a class="local col1 ref" href="#21PU" title='PU' data-ref="21PU">PU</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#25U" title='U' data-ref="25U">U</a>);</td></tr>
<tr><th id="92">92</th><td>    }</td></tr>
<tr><th id="93">93</th><td>    <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::MaskInfos" title='llvm::rdf::PhysicalRegisterInfo::MaskInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfos">MaskInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#19M" title='M' data-ref="19M">M</a>]</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units" title='llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units' data-ref="llvm::rdf::PhysicalRegisterInfo::MaskInfo::Units">Units</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSERKS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSERKS0_">=</a> <a class="local col1 ref" href="#21PU" title='PU' data-ref="21PU">PU</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector4flipEv" title='llvm::BitVector::flip' data-ref="_ZN4llvm9BitVector4flipEv">flip</a>();</td></tr>
<tr><th id="94">94</th><td>  }</td></tr>
<tr><th id="95">95</th><td>}</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo9normalizeENS0_11RegisterRefE" title='llvm::rdf::PhysicalRegisterInfo::normalize' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo9normalizeENS0_11RegisterRefE">normalize</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="26RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="26RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="98">98</th><td>  <b>return</b> <a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EOS1_"></a><a class="local col6 ref" href="#26RR" title='RR' data-ref="26RR">RR</a>;</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a>&gt; <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo11getAliasSetEj" title='llvm::rdf::PhysicalRegisterInfo::getAliasSet' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo11getAliasSetEj">getAliasSet</dfn>(<a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='RegisterId' data-ref="27Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="102">102</th><td>  <i>// Do not include RR in the alias set.</i></td></tr>
<tr><th id="103">103</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col8 decl" id="28AS" title='AS' data-type='std::set&lt;RegisterId&gt;' data-ref="28AS">AS</dfn>;</td></tr>
<tr><th id="104">104</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isRegMaskId(Reg) || TargetRegisterInfo::isPhysicalRegister(Reg)) ? void (0) : __assert_fail (&quot;isRegMaskId(Reg) || TargetRegisterInfo::isPhysicalRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 104, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>) || <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>));</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (<a class="member" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>)) {</td></tr>
<tr><th id="106">106</th><td>    <i>// XXX SLOW</i></td></tr>
<tr><th id="107">107</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col9 decl" id="29MB" title='MB' data-type='const uint32_t *' data-ref="29MB">MB</dfn> = <a class="member" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskBits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj">getRegMaskBits</a>(<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>);</td></tr>
<tr><th id="108">108</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="30i" title='i' data-type='unsigned int' data-ref="30i">i</dfn> = <var>1</var>, <dfn class="local col1 decl" id="31e" title='e' data-type='unsigned int' data-ref="31e">e</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>(); <a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a> != <a class="local col1 ref" href="#31e" title='e' data-ref="31e">e</a>; ++<a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a>) {</td></tr>
<tr><th id="109">109</th><td>      <b>if</b> (<a class="local col9 ref" href="#29MB" title='MB' data-ref="29MB">MB</a>[<a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a>/<var>32</var>] &amp; (<var>1u</var> &lt;&lt; (<a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a>%<var>32</var>)))</td></tr>
<tr><th id="110">110</th><td>        <b>continue</b>;</td></tr>
<tr><th id="111">111</th><td>      <a class="local col8 ref" href="#28AS" title='AS' data-ref="28AS">AS</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a>);</td></tr>
<tr><th id="112">112</th><td>    }</td></tr>
<tr><th id="113">113</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col2 decl" id="32RM" title='RM' data-type='const uint32_t *' data-ref="32RM">RM</dfn> : <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>) {</td></tr>
<tr><th id="114">114</th><td>      <a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col3 decl" id="33MI" title='MI' data-type='RegisterId' data-ref="33MI">MI</dfn> = <a class="member" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo12getRegMaskIdEPKj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskId' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo12getRegMaskIdEPKj">getRegMaskId</a>(<a class="local col2 ref" href="#32RM" title='RM' data-ref="32RM">RM</a>);</td></tr>
<tr><th id="115">115</th><td>      <b>if</b> (<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a> != <a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a> &amp;&amp; <a class="member" href="#_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasMM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_">aliasMM</a>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>), <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>)))</td></tr>
<tr><th id="116">116</th><td>        <a class="local col8 ref" href="#28AS" title='AS' data-ref="28AS">AS</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>);</td></tr>
<tr><th id="117">117</th><td>    }</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <a class="local col8 ref" href="#28AS" title='AS' data-ref="28AS">AS</a>;</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col4 decl" id="34AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="34AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>, <b>false</b>); <a class="local col4 ref" href="#34AI" title='AI' data-ref="34AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col4 ref" href="#34AI" title='AI' data-ref="34AI">AI</a>)</td></tr>
<tr><th id="122">122</th><td>    <a class="local col8 ref" href="#28AS" title='AS' data-ref="28AS">AS</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col4 ref" href="#34AI" title='AI' data-ref="34AI">AI</a>);</td></tr>
<tr><th id="123">123</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="35RM" title='RM' data-type='const uint32_t *' data-ref="35RM">RM</dfn> : <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegMasks" title='llvm::rdf::PhysicalRegisterInfo::RegMasks' data-ref="llvm::rdf::PhysicalRegisterInfo::RegMasks">RegMasks</a>) {</td></tr>
<tr><th id="124">124</th><td>    <a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a> <dfn class="local col6 decl" id="36MI" title='MI' data-type='RegisterId' data-ref="36MI">MI</dfn> = <a class="member" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo12getRegMaskIdEPKj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskId' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo12getRegMaskIdEPKj">getRegMaskId</a>(<a class="local col5 ref" href="#35RM" title='RM' data-ref="35RM">RM</a>);</td></tr>
<tr><th id="125">125</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_">aliasRM</a>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>), <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>)))</td></tr>
<tr><th id="126">126</th><td>      <a class="local col8 ref" href="#28AS" title='AS' data-ref="28AS">AS</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>);</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td>  <b>return</b> <a class="local col8 ref" href="#28AS" title='AS' data-ref="28AS">AS</a>;</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><em>bool</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRR' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_">aliasRR</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="37RA" title='RA' data-type='llvm::rdf::RegisterRef' data-ref="37RA">RA</dfn>, <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="38RB" title='RB' data-type='llvm::rdf::RegisterRef' data-ref="38RB">RB</dfn>) <em>const</em> {</td></tr>
<tr><th id="132">132</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(RA.Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(RA.Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 132, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#37RA" title='RA' data-ref="37RA">RA</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="133">133</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(RB.Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(RB.Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 133, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#38RB" title='RB' data-ref="38RB">RB</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col9 decl" id="39UMA" title='UMA' data-type='llvm::MCRegUnitMaskIterator' data-ref="39UMA">UMA</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col7 ref" href="#37RA" title='RA' data-ref="37RA">RA</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>);</td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col0 decl" id="40UMB" title='UMB' data-type='llvm::MCRegUnitMaskIterator' data-ref="40UMB">UMB</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col8 ref" href="#38RB" title='RB' data-ref="38RB">RB</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>);</td></tr>
<tr><th id="137">137</th><td>  <i>// Reg units are returned in the numerical order.</i></td></tr>
<tr><th id="138">138</th><td>  <b>while</b> (<a class="local col9 ref" href="#39UMA" title='UMA' data-ref="39UMA">UMA</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>() &amp;&amp; <a class="local col0 ref" href="#40UMB" title='UMB' data-ref="40UMB">UMB</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="139">139</th><td>    <i>// Skip units that are masked off in RA.</i></td></tr>
<tr><th id="140">140</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a>,<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="local col1 decl" id="41PA" title='PA' data-type='std::pair&lt;RegisterId, LaneBitmask&gt;' data-ref="41PA">PA</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col9 ref" href="#39UMA" title='UMA' data-ref="39UMA">UMA</a>;</td></tr>
<tr><th id="141">141</th><td>    <b>if</b> (<a class="local col1 ref" href="#41PA" title='PA' data-ref="41PA">PA</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() &amp;&amp; (<a class="local col1 ref" href="#41PA" title='PA' data-ref="41PA">PA</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#37RA" title='RA' data-ref="37RA">RA</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="142">142</th><td>      <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col9 ref" href="#39UMA" title='UMA' data-ref="39UMA">UMA</a>;</td></tr>
<tr><th id="143">143</th><td>      <b>continue</b>;</td></tr>
<tr><th id="144">144</th><td>    }</td></tr>
<tr><th id="145">145</th><td>    <i>// Skip units that are masked off in RB.</i></td></tr>
<tr><th id="146">146</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="RDFRegisters.h.html#llvm::rdf::RegisterId" title='llvm::rdf::RegisterId' data-type='uint32_t' data-ref="llvm::rdf::RegisterId">RegisterId</a>,<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="local col2 decl" id="42PB" title='PB' data-type='std::pair&lt;RegisterId, LaneBitmask&gt;' data-ref="42PB">PB</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col0 ref" href="#40UMB" title='UMB' data-ref="40UMB">UMB</a>;</td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (<a class="local col2 ref" href="#42PB" title='PB' data-ref="42PB">PB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() &amp;&amp; (<a class="local col2 ref" href="#42PB" title='PB' data-ref="42PB">PB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#38RB" title='RB' data-ref="38RB">RB</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="148">148</th><td>      <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col0 ref" href="#40UMB" title='UMB' data-ref="40UMB">UMB</a>;</td></tr>
<tr><th id="149">149</th><td>      <b>continue</b>;</td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <b>if</b> (<a class="local col1 ref" href="#41PA" title='PA' data-ref="41PA">PA</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col2 ref" href="#42PB" title='PB' data-ref="42PB">PB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="154">154</th><td>    <b>if</b> (<a class="local col1 ref" href="#41PA" title='PA' data-ref="41PA">PA</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a> &lt; <a class="local col2 ref" href="#42PB" title='PB' data-ref="42PB">PB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="155">155</th><td>      <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col9 ref" href="#39UMA" title='UMA' data-ref="39UMA">UMA</a>;</td></tr>
<tr><th id="156">156</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#42PB" title='PB' data-ref="42PB">PB</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a> &lt; <a class="local col1 ref" href="#41PA" title='PA' data-ref="41PA">PA</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>)</td></tr>
<tr><th id="157">157</th><td>      <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col0 ref" href="#40UMB" title='UMB' data-ref="40UMB">UMB</a>;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><em>bool</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasRM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_">aliasRM</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="43RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="43RR">RR</dfn>, <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="44RM" title='RM' data-type='llvm::rdf::RegisterRef' data-ref="44RM">RM</dfn>) <em>const</em> {</td></tr>
<tr><th id="163">163</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isPhysicalRegister(RR.Reg) &amp;&amp; isRegMaskId(RM.Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isPhysicalRegister(RR.Reg) &amp;&amp; isRegMaskId(RM.Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 163, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>) &amp;&amp; <a class="member" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col4 ref" href="#44RM" title='RM' data-ref="44RM">RM</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="164">164</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="45MB" title='MB' data-type='const uint32_t *' data-ref="45MB">MB</dfn> = <a class="member" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskBits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj">getRegMaskBits</a>(<a class="local col4 ref" href="#44RM" title='RM' data-ref="44RM">RM</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46Preserved" title='Preserved' data-type='bool' data-ref="46Preserved">Preserved</dfn> = <a class="local col5 ref" href="#45MB" title='MB' data-ref="45MB">MB</a>[<a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>/<var>32</var>] &amp; (<var>1u</var> &lt;&lt; (<a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>%<var>32</var>));</td></tr>
<tr><th id="166">166</th><td>  <i>// If the lane mask information is "full", e.g. when the given lane mask</i></td></tr>
<tr><th id="167">167</th><td><i>  // is a superset of the lane mask from the register class, check the regmask</i></td></tr>
<tr><th id="168">168</th><td><i>  // bit directly.</i></td></tr>
<tr><th id="169">169</th><td>  <b>if</b> (<a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>())</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> !<a class="local col6 ref" href="#46Preserved" title='Preserved' data-ref="46Preserved">Preserved</a>;</td></tr>
<tr><th id="171">171</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="47RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="47RC">RC</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfos" title='llvm::rdf::PhysicalRegisterInfo::RegInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfos">RegInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>]</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC">RC</a> != <b>nullptr</b> &amp;&amp; (<a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a>) <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskeqES0_" title='llvm::LaneBitmask::operator==' data-ref="_ZNK4llvm11LaneBitmaskeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a>)</td></tr>
<tr><th id="173">173</th><td>    <b>return</b> !<a class="local col6 ref" href="#46Preserved" title='Preserved' data-ref="46Preserved">Preserved</a>;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <i>// Otherwise, check all subregisters whose lane mask overlaps the given</i></td></tr>
<tr><th id="176">176</th><td><i>  // mask. For each such register, if it is preserved by the regmask, then</i></td></tr>
<tr><th id="177">177</th><td><i>  // clear the corresponding bits in the given mask. If at the end, all</i></td></tr>
<tr><th id="178">178</th><td><i>  // bits have been cleared, the register does not alias the regmask (i.e.</i></td></tr>
<tr><th id="179">179</th><td><i>  // is it preserved by it).</i></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="48M" title='M' data-type='llvm::LaneBitmask' data-ref="48M">M</dfn> = <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>;</td></tr>
<tr><th id="181">181</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIndexIterator" title='llvm::MCSubRegIndexIterator' data-ref="llvm::MCSubRegIndexIterator">MCSubRegIndexIterator</a> <dfn class="local col9 decl" id="49SI" title='SI' data-type='llvm::MCSubRegIndexIterator' data-ref="49SI">SI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCSubRegIndexIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCSubRegIndexIterator::MCSubRegIndexIterator' data-ref="_ZN4llvm21MCSubRegIndexIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>); <a class="local col9 ref" href="#49SI" title='SI' data-ref="49SI">SI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCSubRegIndexIterator7isValidEv" title='llvm::MCSubRegIndexIterator::isValid' data-ref="_ZNK4llvm21MCSubRegIndexIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCSubRegIndexIteratorppEv" title='llvm::MCSubRegIndexIterator::operator++' data-ref="_ZN4llvm21MCSubRegIndexIteratorppEv">++</a><a class="local col9 ref" href="#49SI" title='SI' data-ref="49SI">SI</a>) {</td></tr>
<tr><th id="182">182</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="50SM" title='SM' data-type='llvm::LaneBitmask' data-ref="50SM">SM</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col9 ref" href="#49SI" title='SI' data-ref="49SI">SI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCSubRegIndexIterator14getSubRegIndexEv" title='llvm::MCSubRegIndexIterator::getSubRegIndex' data-ref="_ZNK4llvm21MCSubRegIndexIterator14getSubRegIndexEv">getSubRegIndex</a>());</td></tr>
<tr><th id="183">183</th><td>    <b>if</b> ((<a class="local col0 ref" href="#50SM" title='SM' data-ref="50SM">SM</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#43RR" title='RR' data-ref="43RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="184">184</th><td>      <b>continue</b>;</td></tr>
<tr><th id="185">185</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="51SR" title='SR' data-type='unsigned int' data-ref="51SR">SR</dfn> = <a class="local col9 ref" href="#49SI" title='SI' data-ref="49SI">SI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCSubRegIndexIterator9getSubRegEv" title='llvm::MCSubRegIndexIterator::getSubReg' data-ref="_ZNK4llvm21MCSubRegIndexIterator9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="186">186</th><td>    <b>if</b> (!(<a class="local col5 ref" href="#45MB" title='MB' data-ref="45MB">MB</a>[<a class="local col1 ref" href="#51SR" title='SR' data-ref="51SR">SR</a>/<var>32</var>] &amp; (<var>1u</var> &lt;&lt; (<a class="local col1 ref" href="#51SR" title='SR' data-ref="51SR">SR</a>%<var>32</var>))))</td></tr>
<tr><th id="187">187</th><td>      <b>continue</b>;</td></tr>
<tr><th id="188">188</th><td>    <i>// The subregister SR is preserved.</i></td></tr>
<tr><th id="189">189</th><td>    <a class="local col8 ref" href="#48M" title='M' data-ref="48M">M</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col0 ref" href="#50SM" title='SM' data-ref="50SM">SM</a>;</td></tr>
<tr><th id="190">190</th><td>    <b>if</b> (<a class="local col8 ref" href="#48M" title='M' data-ref="48M">M</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="191">191</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><em>bool</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::aliasMM' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasMMENS0_11RegisterRefES2_">aliasMM</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col2 decl" id="52RM" title='RM' data-type='llvm::rdf::RegisterRef' data-ref="52RM">RM</dfn>, <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="53RN" title='RN' data-type='llvm::rdf::RegisterRef' data-ref="53RN">RN</dfn>) <em>const</em> {</td></tr>
<tr><th id="198">198</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isRegMaskId(RM.Reg) &amp;&amp; isRegMaskId(RN.Reg)) ? void (0) : __assert_fail (&quot;isRegMaskId(RM.Reg) &amp;&amp; isRegMaskId(RN.Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 198, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col2 ref" href="#52RM" title='RM' data-ref="52RM">RM</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>) &amp;&amp; <a class="member" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col3 ref" href="#53RN" title='RN' data-ref="53RN">RN</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="199">199</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54NumRegs" title='NumRegs' data-type='unsigned int' data-ref="54NumRegs">NumRegs</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="200">200</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="55BM" title='BM' data-type='const uint32_t *' data-ref="55BM">BM</dfn> = <a class="member" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskBits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj">getRegMaskBits</a>(<a class="local col2 ref" href="#52RM" title='RM' data-ref="52RM">RM</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="201">201</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col6 decl" id="56BN" title='BN' data-type='const uint32_t *' data-ref="56BN">BN</dfn> = <a class="member" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj" title='llvm::rdf::PhysicalRegisterInfo::getRegMaskBits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj">getRegMaskBits</a>(<a class="local col3 ref" href="#53RN" title='RN' data-ref="53RN">RN</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="57w" title='w' data-type='unsigned int' data-ref="57w">w</dfn> = <var>0</var>, <dfn class="local col8 decl" id="58nw" title='nw' data-type='unsigned int' data-ref="58nw">nw</dfn> = <a class="local col4 ref" href="#54NumRegs" title='NumRegs' data-ref="54NumRegs">NumRegs</a>/<var>32</var>; <a class="local col7 ref" href="#57w" title='w' data-ref="57w">w</a> != <a class="local col8 ref" href="#58nw" title='nw' data-ref="58nw">nw</a>; ++<a class="local col7 ref" href="#57w" title='w' data-ref="57w">w</a>) {</td></tr>
<tr><th id="204">204</th><td>    <i>// Intersect the negations of both words. Disregard reg=0,</i></td></tr>
<tr><th id="205">205</th><td><i>    // i.e. 0th bit in the 0th word.</i></td></tr>
<tr><th id="206">206</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="59C" title='C' data-type='uint32_t' data-ref="59C">C</dfn> = ~<a class="local col5 ref" href="#55BM" title='BM' data-ref="55BM">BM</a>[<a class="local col7 ref" href="#57w" title='w' data-ref="57w">w</a>] &amp; ~<a class="local col6 ref" href="#56BN" title='BN' data-ref="56BN">BN</a>[<a class="local col7 ref" href="#57w" title='w' data-ref="57w">w</a>];</td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="local col7 ref" href="#57w" title='w' data-ref="57w">w</a> == <var>0</var>)</td></tr>
<tr><th id="208">208</th><td>      <a class="local col9 ref" href="#59C" title='C' data-ref="59C">C</a> &amp;= ~<var>1</var>;</td></tr>
<tr><th id="209">209</th><td>    <b>if</b> (<a class="local col9 ref" href="#59C" title='C' data-ref="59C">C</a>)</td></tr>
<tr><th id="210">210</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="211">211</th><td>  }</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i>// Check the remaining registers in the last word.</i></td></tr>
<tr><th id="214">214</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60TailRegs" title='TailRegs' data-type='unsigned int' data-ref="60TailRegs">TailRegs</dfn> = <a class="local col4 ref" href="#54NumRegs" title='NumRegs' data-ref="54NumRegs">NumRegs</a> % <var>32</var>;</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (<a class="local col0 ref" href="#60TailRegs" title='TailRegs' data-ref="60TailRegs">TailRegs</a> == <var>0</var>)</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="217">217</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61TW" title='TW' data-type='unsigned int' data-ref="61TW">TW</dfn> = <a class="local col4 ref" href="#54NumRegs" title='NumRegs' data-ref="54NumRegs">NumRegs</a> / <var>32</var>;</td></tr>
<tr><th id="218">218</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="62TailMask" title='TailMask' data-type='uint32_t' data-ref="62TailMask">TailMask</dfn> = (<var>1u</var> &lt;&lt; <a class="local col0 ref" href="#60TailRegs" title='TailRegs' data-ref="60TailRegs">TailRegs</a>) - <var>1</var>;</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (~<a class="local col5 ref" href="#55BM" title='BM' data-ref="55BM">BM</a>[<a class="local col1 ref" href="#61TW" title='TW' data-ref="61TW">TW</a>] &amp; ~<a class="local col6 ref" href="#56BN" title='BN' data-ref="56BN">BN</a>[<a class="local col1 ref" href="#61TW" title='TW' data-ref="61TW">TW</a>] &amp; <a class="local col2 ref" href="#62TailMask" title='TailMask' data-ref="62TailMask">TailMask</a>)</td></tr>
<tr><th id="220">220</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="223">223</th><td>}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj" title='llvm::rdf::PhysicalRegisterInfo::mapTo' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj">mapTo</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="63RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="63RR">RR</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="64R" title='R' data-type='unsigned int' data-ref="64R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (<a class="local col3 ref" href="#63RR" title='RR' data-ref="63RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a> == <a class="local col4 ref" href="#64R" title='R' data-ref="64R">R</a>)</td></tr>
<tr><th id="227">227</th><td>    <b>return</b> <a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EOS1_"></a><a class="local col3 ref" href="#63RR" title='RR' data-ref="63RR">RR</a>;</td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col5 decl" id="65Idx" title='Idx' data-type='unsigned int' data-ref="65Idx"><a class="local col5 ref" href="#65Idx" title='Idx' data-ref="65Idx">Idx</a></dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj">getSubRegIndex</a>(<a class="local col4 ref" href="#64R" title='R' data-ref="64R">R</a>, <a class="local col3 ref" href="#63RR" title='RR' data-ref="63RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="229">229</th><td>    <b>return</b> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col4 ref" href="#64R" title='R' data-ref="64R">R</a>, <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col5 ref" href="#65Idx" title='Idx' data-ref="65Idx">Idx</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#63RR" title='RR' data-ref="63RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>));</td></tr>
<tr><th id="230">230</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col6 decl" id="66Idx" title='Idx' data-type='unsigned int' data-ref="66Idx"><a class="local col6 ref" href="#66Idx" title='Idx' data-ref="66Idx">Idx</a></dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj">getSubRegIndex</a>(<a class="local col3 ref" href="#63RR" title='RR' data-ref="63RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>, <a class="local col4 ref" href="#64R" title='R' data-ref="64R">R</a>)) {</td></tr>
<tr><th id="231">231</th><td>    <em>const</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo" title='llvm::rdf::PhysicalRegisterInfo::RegInfo' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo">RegInfo</a> &amp;<dfn class="local col7 decl" id="67RI" title='RI' data-type='const llvm::rdf::PhysicalRegisterInfo::RegInfo &amp;' data-ref="67RI">RI</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfos" title='llvm::rdf::PhysicalRegisterInfo::RegInfos' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfos">RegInfos</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#64R" title='R' data-ref="64R">R</a>]</a>;</td></tr>
<tr><th id="232">232</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="68RCM" title='RCM' data-type='llvm::LaneBitmask' data-ref="68RCM">RCM</dfn> = <a class="local col7 ref" href="#67RI" title='RI' data-ref="67RI">RI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a> ? <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#67RI" title='RI' data-ref="67RI">RI</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass" title='llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass' data-ref="llvm::rdf::PhysicalRegisterInfo::RegInfo::RegClass">RegClass</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a></td></tr>
<tr><th id="233">233</th><td>                                  : <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="234">234</th><td>    <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="69M" title='M' data-type='llvm::LaneBitmask' data-ref="69M">M</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo::TRI" title='llvm::rdf::PhysicalRegisterInfo::TRI' data-ref="llvm::rdf::PhysicalRegisterInfo::TRI">TRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMask</a>(<a class="local col6 ref" href="#66Idx" title='Idx' data-ref="66Idx">Idx</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#63RR" title='RR' data-ref="63RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>);</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col4 ref" href="#64R" title='R' data-ref="64R">R</a>, <a class="local col9 ref" href="#69M" title='M' data-ref="69M">M</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#68RCM" title='RCM' data-ref="68RCM">RCM</a>);</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid arguments: unrelated registers?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 237)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid arguments: unrelated registers?"</q>);</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>bool</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::hasAliasOf' data-ref="_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE">hasAliasOf</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="70RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="70RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col0 ref" href="#70RR" title='RR' data-ref="70RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>))</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9anyCommonERKS0_" title='llvm::BitVector::anyCommon' data-ref="_ZNK4llvm9BitVector9anyCommonERKS0_">anyCommon</a>(<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj" title='llvm::rdf::PhysicalRegisterInfo::getMaskUnits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj">getMaskUnits</a>(<a class="local col0 ref" href="#70RR" title='RR' data-ref="70RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col1 decl" id="71U" title='U' data-type='llvm::MCRegUnitMaskIterator' data-ref="71U">U</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col0 ref" href="#70RR" title='RR' data-ref="70RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>()); <a class="local col1 ref" href="#71U" title='U' data-ref="71U">U</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col1 ref" href="#71U" title='U' data-ref="71U">U</a>) {</td></tr>
<tr><th id="245">245</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>,<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="local col2 decl" id="72P" title='P' data-type='std::pair&lt;uint32_t, LaneBitmask&gt;' data-ref="72P">P</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col1 ref" href="#71U" title='U' data-ref="71U">U</a>;</td></tr>
<tr><th id="246">246</th><td>    <b>if</b> (<a class="local col2 ref" href="#72P" title='P' data-ref="72P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() || (<a class="local col2 ref" href="#72P" title='P' data-ref="72P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#70RR" title='RR' data-ref="70RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="247">247</th><td>      <b>if</b> (<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#72P" title='P' data-ref="72P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="248">248</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="249">249</th><td>  }</td></tr>
<tr><th id="250">250</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="251">251</th><td>}</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><em>bool</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::hasCoverOf' data-ref="_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE">hasCoverOf</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="73RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="73RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col3 ref" href="#73RR" title='RR' data-ref="73RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>)) {</td></tr>
<tr><th id="255">255</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="74T" title='T' data-type='llvm::BitVector' data-ref="74T">T</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1ERKS0_" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1ERKS0_">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj" title='llvm::rdf::PhysicalRegisterInfo::getMaskUnits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj">getMaskUnits</a>(<a class="local col3 ref" href="#73RR" title='RR' data-ref="73RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>));</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <a class="local col4 ref" href="#74T" title='T' data-ref="74T">T</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetERKS0_" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetERKS0_">reset</a>(<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>).<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4noneEv" title='llvm::BitVector::none' data-ref="_ZNK4llvm9BitVector4noneEv">none</a>();</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col5 decl" id="75U" title='U' data-type='llvm::MCRegUnitMaskIterator' data-ref="75U">U</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#73RR" title='RR' data-ref="73RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>()); <a class="local col5 ref" href="#75U" title='U' data-ref="75U">U</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col5 ref" href="#75U" title='U' data-ref="75U">U</a>) {</td></tr>
<tr><th id="260">260</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>,<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="local col6 decl" id="76P" title='P' data-type='std::pair&lt;uint32_t, LaneBitmask&gt;' data-ref="76P">P</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col5 ref" href="#75U" title='U' data-ref="75U">U</a>;</td></tr>
<tr><th id="261">261</th><td>    <b>if</b> (<a class="local col6 ref" href="#76P" title='P' data-ref="76P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() || (<a class="local col6 ref" href="#76P" title='P' data-ref="76P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#73RR" title='RR' data-ref="73RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="262">262</th><td>      <b>if</b> (!<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#76P" title='P' data-ref="76P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="263">263</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="266">266</th><td>}</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE">insert</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="77RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="77RR">RR</dfn>) {</td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (<a class="type" href="RDFRegisters.h.html#llvm::rdf::PhysicalRegisterInfo" title='llvm::rdf::PhysicalRegisterInfo' data-ref="llvm::rdf::PhysicalRegisterInfo">PhysicalRegisterInfo</a>::<a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj" title='llvm::rdf::PhysicalRegisterInfo::isRegMaskId' data-ref="_ZN4llvm3rdf20PhysicalRegisterInfo11isRegMaskIdEj">isRegMaskId</a>(<a class="local col7 ref" href="#77RR" title='RR' data-ref="77RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>)) {</td></tr>
<tr><th id="270">270</th><td>    <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj" title='llvm::rdf::PhysicalRegisterInfo::getMaskUnits' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj">getMaskUnits</a>(<a class="local col7 ref" href="#77RR" title='RR' data-ref="77RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>);</td></tr>
<tr><th id="271">271</th><td>    <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col8 decl" id="78U" title='U' data-type='llvm::MCRegUnitMaskIterator' data-ref="78U">U</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col7 ref" href="#77RR" title='RR' data-ref="77RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>()); <a class="local col8 ref" href="#78U" title='U' data-ref="78U">U</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col8 ref" href="#78U" title='U' data-ref="78U">U</a>) {</td></tr>
<tr><th id="275">275</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>,<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="local col9 decl" id="79P" title='P' data-type='std::pair&lt;uint32_t, LaneBitmask&gt;' data-ref="79P">P</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col8 ref" href="#78U" title='U' data-ref="78U">U</a>;</td></tr>
<tr><th id="276">276</th><td>    <b>if</b> (<a class="local col9 ref" href="#79P" title='P' data-ref="79P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() || (<a class="local col9 ref" href="#79P" title='P' data-ref="79P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#77RR" title='RR' data-ref="77RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>).<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="277">277</th><td>      <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col9 ref" href="#79P" title='P' data-ref="79P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr6insertERKS1_" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertERKS1_">insert</dfn>(<em>const</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col0 decl" id="80RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="80RG">RG</dfn>) {</td></tr>
<tr><th id="283">283</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_">|=</a> <a class="local col0 ref" href="#80RG" title='RG' data-ref="80RG">RG</a>.<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>;</td></tr>
<tr><th id="284">284</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr9intersectENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::intersect' data-ref="_ZN4llvm3rdf12RegisterAggr9intersectENS0_11RegisterRefE">intersect</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col1 decl" id="81RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="81RR">RR</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm3rdf12RegisterAggr9intersectERKS1_" title='llvm::rdf::RegisterAggr::intersect' data-ref="_ZN4llvm3rdf12RegisterAggr9intersectERKS1_">intersect</a>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE" title='llvm::rdf::RegisterAggr::RegisterAggr' data-ref="_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>).<a class="member" href="#_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE">insert</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col1 ref" href="#81RR" title='RR' data-ref="81RR">RR</a>));</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr9intersectERKS1_" title='llvm::rdf::RegisterAggr::intersect' data-ref="_ZN4llvm3rdf12RegisterAggr9intersectERKS1_">intersect</dfn>(<em>const</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col2 decl" id="82RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="82RG">RG</dfn>) {</td></tr>
<tr><th id="292">292</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraNERKS0_" title='llvm::BitVector::operator&amp;=' data-ref="_ZN4llvm9BitVectoraNERKS0_">&amp;=</a> <a class="local col2 ref" href="#82RG" title='RG' data-ref="82RG">RG</a>.<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>;</td></tr>
<tr><th id="293">293</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr5clearENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::clear' data-ref="_ZN4llvm3rdf12RegisterAggr5clearENS0_11RegisterRefE">clear</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col3 decl" id="83RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="83RR">RR</dfn>) {</td></tr>
<tr><th id="297">297</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm3rdf12RegisterAggr5clearERKS1_" title='llvm::rdf::RegisterAggr::clear' data-ref="_ZN4llvm3rdf12RegisterAggr5clearERKS1_">clear</a>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE" title='llvm::rdf::RegisterAggr::RegisterAggr' data-ref="_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>).<a class="member" href="#_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE">insert</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col3 ref" href="#83RR" title='RR' data-ref="83RR">RR</a>));</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr5clearERKS1_" title='llvm::rdf::RegisterAggr::clear' data-ref="_ZN4llvm3rdf12RegisterAggr5clearERKS1_">clear</dfn>(<em>const</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col4 decl" id="84RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="84RG">RG</dfn>) {</td></tr>
<tr><th id="301">301</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetERKS0_" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetERKS0_">reset</a>(<a class="local col4 ref" href="#84RG" title='RG' data-ref="84RG">RG</a>.<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>);</td></tr>
<tr><th id="302">302</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr13intersectWithENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::intersectWith' data-ref="_ZNK4llvm3rdf12RegisterAggr13intersectWithENS0_11RegisterRefE">intersectWith</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="85RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="85RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="306">306</th><td>  <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> <dfn class="local col6 decl" id="86T" title='T' data-type='llvm::rdf::RegisterAggr' data-ref="86T">T</dfn><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE" title='llvm::rdf::RegisterAggr::RegisterAggr' data-ref="_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>);</td></tr>
<tr><th id="307">307</th><td>  <a class="local col6 ref" href="#86T" title='T' data-ref="86T">T</a>.<a class="member" href="#_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE">insert</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col5 ref" href="#85RR" title='RR' data-ref="85RR">RR</a>).<a class="member" href="#_ZN4llvm3rdf12RegisterAggr9intersectERKS1_" title='llvm::rdf::RegisterAggr::intersect' data-ref="_ZN4llvm3rdf12RegisterAggr9intersectERKS1_">intersect</a>(*<b>this</b>);</td></tr>
<tr><th id="308">308</th><td>  <b>if</b> (<a class="local col6 ref" href="#86T" title='T' data-ref="86T">T</a>.<a class="member" href="RDFRegisters.h.html#_ZNK4llvm3rdf12RegisterAggr5emptyEv" title='llvm::rdf::RegisterAggr::empty' data-ref="_ZNK4llvm3rdf12RegisterAggr5emptyEv">empty</a>())</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1Ev" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1Ev">(</a>);</td></tr>
<tr><th id="310">310</th><td>  <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="87NR" title='NR' data-type='llvm::rdf::RegisterRef' data-ref="87NR">NR</dfn> = <a class="local col6 ref" href="#86T" title='T' data-ref="86T">T</a>.<a class="member" href="#_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv" title='llvm::rdf::RegisterAggr::makeRegRef' data-ref="_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv">makeRegRef</a>();</td></tr>
<tr><th id="311">311</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NR) ? void (0) : __assert_fail (&quot;NR&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp&quot;, 311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref fake" href="RDFRegisters.h.html#_ZNK4llvm3rdf11RegisterRefcvbEv" title='llvm::rdf::RegisterRef::operator bool' data-ref="_ZNK4llvm3rdf11RegisterRefcvbEv"></a><a class="local col7 ref" href="#87NR" title='NR' data-ref="87NR">NR</a>);</td></tr>
<tr><th id="312">312</th><td>  <b>return</b> <a class="local col7 ref" href="#87NR" title='NR' data-ref="87NR">NR</a>;</td></tr>
<tr><th id="313">313</th><td>}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr7clearInENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::clearIn' data-ref="_ZNK4llvm3rdf12RegisterAggr7clearInENS0_11RegisterRefE">clearIn</dfn>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="88RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="88RR">RR</dfn>) <em>const</em> {</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE" title='llvm::rdf::RegisterAggr::RegisterAggr' data-ref="_ZN4llvm3rdf12RegisterAggrC1ERKNS0_20PhysicalRegisterInfoE">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>).<a class="member" href="#_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE" title='llvm::rdf::RegisterAggr::insert' data-ref="_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE">insert</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col8 ref" href="#88RR" title='RR' data-ref="88RR">RR</a>).<a class="member" href="#_ZN4llvm3rdf12RegisterAggr5clearERKS1_" title='llvm::rdf::RegisterAggr::clear' data-ref="_ZN4llvm3rdf12RegisterAggr5clearERKS1_">clear</a>(*<b>this</b>).<a class="member" href="#_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv" title='llvm::rdf::RegisterAggr::makeRegRef' data-ref="_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv">makeRegRef</a>();</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv" title='llvm::rdf::RegisterAggr::makeRegRef' data-ref="_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv">makeRegRef</dfn>() <em>const</em> {</td></tr>
<tr><th id="320">320</th><td>  <em>int</em> <dfn class="local col9 decl" id="89U" title='U' data-type='int' data-ref="89U">U</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="321">321</th><td>  <b>if</b> (<a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a> &lt; <var>0</var>)</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1Ev" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1Ev">(</a>);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <em>auto</em> <dfn class="local col0 decl" id="90AliasedRegs" title='AliasedRegs' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/RDFRegisters.cpp:324:22)' data-ref="90AliasedRegs">AliasedRegs</dfn> = [<b>this</b>] (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="91Unit" title='Unit' data-type='uint32_t' data-ref="91Unit">Unit</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="92Regs" title='Regs' data-type='llvm::BitVector &amp;' data-ref="92Regs">Regs</dfn>) {</td></tr>
<tr><th id="325">325</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col3 decl" id="93R" title='R' data-type='llvm::MCRegUnitRootIterator' data-ref="93R">R</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#91Unit" title='Unit' data-ref="91Unit">Unit</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>()); <a class="local col3 ref" href="#93R" title='R' data-ref="93R">R</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col3 ref" href="#93R" title='R' data-ref="93R">R</a>)</td></tr>
<tr><th id="326">326</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col4 decl" id="94S" title='S' data-type='llvm::MCSuperRegIterator' data-ref="94S">S</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="local col3 ref" href="#93R" title='R' data-ref="93R">R</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>(), <b>true</b>); <a class="local col4 ref" href="#94S" title='S' data-ref="94S">S</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#94S" title='S' data-ref="94S">S</a>)</td></tr>
<tr><th id="327">327</th><td>        <a class="local col2 ref" href="#92Regs" title='Regs' data-ref="92Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#94S" title='S' data-ref="94S">S</a>);</td></tr>
<tr><th id="328">328</th><td>  };</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// Find the set of all registers that are aliased to all the units</i></td></tr>
<tr><th id="331">331</th><td><i>  // in this aggregate.</i></td></tr>
<tr><th id="332">332</th><td><i></i></td></tr>
<tr><th id="333">333</th><td><i>  // Get all the registers aliased to the first unit in the bit vector.</i></td></tr>
<tr><th id="334">334</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col5 decl" id="95Regs" title='Regs' data-type='llvm::BitVector' data-ref="95Regs">Regs</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>().<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="335">335</th><td>  <a class="local col0 ref" href="#90AliasedRegs" title='AliasedRegs' data-ref="90AliasedRegs">AliasedRegs</a>(<a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a>, <a class="local col5 ref" href="#95Regs" title='Regs' data-ref="95Regs">Regs</a>);</td></tr>
<tr><th id="336">336</th><td>  <a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <i>// For each other unit, intersect it with the set of all registers</i></td></tr>
<tr><th id="339">339</th><td><i>  // aliased that unit.</i></td></tr>
<tr><th id="340">340</th><td>  <b>while</b> (<a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="341">341</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col6 decl" id="96AR" title='AR' data-type='llvm::BitVector' data-ref="96AR">AR</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>().<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="342">342</th><td>    <a class="local col0 ref" href="#90AliasedRegs" title='AliasedRegs' data-ref="90AliasedRegs">AliasedRegs</a>(<a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a>, <a class="local col6 ref" href="#96AR" title='AR' data-ref="96AR">AR</a>);</td></tr>
<tr><th id="343">343</th><td>    <a class="local col5 ref" href="#95Regs" title='Regs' data-ref="95Regs">Regs</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraNERKS0_" title='llvm::BitVector::operator&amp;=' data-ref="_ZN4llvm9BitVectoraNERKS0_">&amp;=</a> <a class="local col6 ref" href="#96AR" title='AR' data-ref="96AR">AR</a>;</td></tr>
<tr><th id="344">344</th><td>    <a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col9 ref" href="#89U" title='U' data-ref="89U">U</a>);</td></tr>
<tr><th id="345">345</th><td>  }</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// If there is at least one register remaining, pick the first one,</i></td></tr>
<tr><th id="348">348</th><td><i>  // and consolidate the masks of all of its units contained in this</i></td></tr>
<tr><th id="349">349</th><td><i>  // aggregate.</i></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <em>int</em> <dfn class="local col7 decl" id="97F" title='F' data-type='int' data-ref="97F">F</dfn> = <a class="local col5 ref" href="#95Regs" title='Regs' data-ref="95Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="352">352</th><td>  <b>if</b> (<a class="local col7 ref" href="#97F" title='F' data-ref="97F">F</a> &lt;= <var>0</var>)</td></tr>
<tr><th id="353">353</th><td>    <b>return</b> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1Ev" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1Ev">(</a>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col8 decl" id="98M" title='M' data-type='llvm::LaneBitmask' data-ref="98M">M</dfn>;</td></tr>
<tr><th id="356">356</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col9 decl" id="99I" title='I' data-type='llvm::MCRegUnitMaskIterator' data-ref="99I">I</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col7 ref" href="#97F" title='F' data-ref="97F">F</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>()); <a class="local col9 ref" href="#99I" title='I' data-ref="99I">I</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col9 ref" href="#99I" title='I' data-ref="99I">I</a>) {</td></tr>
<tr><th id="357">357</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>,<a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="local col0 decl" id="100P" title='P' data-type='std::pair&lt;uint32_t, LaneBitmask&gt;' data-ref="100P">P</dfn> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col9 ref" href="#99I" title='I' data-ref="99I">I</a>;</td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col0 ref" href="#100P" title='P' data-ref="100P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="359">359</th><td>      <a class="local col8 ref" href="#98M" title='M' data-ref="98M">M</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="local col0 ref" href="#100P" title='P' data-ref="100P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() ? <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>() : <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#100P" title='P' data-ref="100P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="360">360</th><td>  }</td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col7 ref" href="#97F" title='F' data-ref="97F">F</a>, <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#98M" title='M' data-ref="98M">M</a>);</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><em>void</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<dfn class="decl def" id="_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE" title='llvm::rdf::RegisterAggr::print' data-ref="_ZNK4llvm3rdf12RegisterAggr5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="101OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="101OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="365">365</th><td>  <a class="local col1 ref" href="#101OS" title='OS' data-ref="101OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'{'</kbd>;</td></tr>
<tr><th id="366">366</th><td>  <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="102U" title='U' data-type='int' data-ref="102U">U</dfn> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col2 ref" href="#102U" title='U' data-ref="102U">U</a> &gt;= <var>0</var>; <a class="local col2 ref" href="#102U" title='U' data-ref="102U">U</a> = <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col2 ref" href="#102U" title='U' data-ref="102U">U</a>))</td></tr>
<tr><th id="367">367</th><td>    <a class="local col1 ref" href="#101OS" title='OS' data-ref="101OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</a>(<a class="local col2 ref" href="#102U" title='U' data-ref="102U">U</a>, &amp;<a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv" title='llvm::rdf::PhysicalRegisterInfo::getTRI' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo6getTRIEv">getTRI</a>());</td></tr>
<tr><th id="368">368</th><td>  <a class="local col1 ref" href="#101OS" title='OS' data-ref="101OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }"</q>;</td></tr>
<tr><th id="369">369</th><td>}</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a>::<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator" title='llvm::rdf::RegisterAggr::rr_iterator' data-ref="llvm::rdf::RegisterAggr::rr_iterator">rr_iterator</a>::<dfn class="decl def" id="_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b" title='llvm::rdf::RegisterAggr::rr_iterator::rr_iterator' data-ref="_ZN4llvm3rdf12RegisterAggr11rr_iteratorC1ERKS1_b">rr_iterator</dfn>(<em>const</em> <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr" title='llvm::rdf::RegisterAggr' data-ref="llvm::rdf::RegisterAggr">RegisterAggr</a> &amp;<dfn class="local col3 decl" id="103RG" title='RG' data-type='const llvm::rdf::RegisterAggr &amp;' data-ref="103RG">RG</dfn>,</td></tr>
<tr><th id="372">372</th><td>      <em>bool</em> <dfn class="local col4 decl" id="104End" title='End' data-type='bool' data-ref="104End">End</dfn>)</td></tr>
<tr><th id="373">373</th><td>    : <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator::Owner" title='llvm::rdf::RegisterAggr::rr_iterator::Owner' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Owner">Owner</a>(&amp;<a class="local col3 ref" href="#103RG" title='RG' data-ref="103RG">RG</a>) {</td></tr>
<tr><th id="374">374</th><td>  <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="105U" title='U' data-type='int' data-ref="105U">U</dfn> = <a class="local col3 ref" href="#103RG" title='RG' data-ref="103RG">RG</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col5 ref" href="#105U" title='U' data-ref="105U">U</a> &gt;= <var>0</var>; <a class="local col5 ref" href="#105U" title='U' data-ref="105U">U</a> = <a class="local col3 ref" href="#103RG" title='RG' data-ref="103RG">RG</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::Units" title='llvm::rdf::RegisterAggr::Units' data-ref="llvm::rdf::RegisterAggr::Units">Units</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col5 ref" href="#105U" title='U' data-ref="105U">U</a>)) {</td></tr>
<tr><th id="375">375</th><td>    <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="106R" title='R' data-type='llvm::rdf::RegisterRef' data-ref="106R">R</dfn> = <a class="local col3 ref" href="#103RG" title='RG' data-ref="103RG">RG</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::PRI" title='llvm::rdf::RegisterAggr::PRI' data-ref="llvm::rdf::RegisterAggr::PRI">PRI</a>.<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo13getRefForUnitEj" title='llvm::rdf::PhysicalRegisterInfo::getRefForUnit' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo13getRefForUnitEj">getRefForUnit</a>(<a class="local col5 ref" href="#105U" title='U' data-ref="105U">U</a>);</td></tr>
<tr><th id="376">376</th><td>    <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator::Masks" title='llvm::rdf::RegisterAggr::rr_iterator::Masks' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Masks">Masks</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#106R" title='R' data-ref="106R">R</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>]</a> <a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#106R" title='R' data-ref="106R">R</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Mask" title='llvm::rdf::RegisterRef::Mask' data-ref="llvm::rdf::RegisterRef::Mask">Mask</a>;</td></tr>
<tr><th id="377">377</th><td>  }</td></tr>
<tr><th id="378">378</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator::Pos" title='llvm::rdf::RegisterAggr::rr_iterator::Pos' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Pos">Pos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#256" title='std::_Rb_tree_iterator&lt;std::pair&lt;const unsigned int, llvm::LaneBitmask&gt; &gt;::operator=' data-ref="_ZNSt17_Rb_tree_iteratorISt4pairIKjN4llvm11LaneBitmaskEEEaSEOS5_">=</a> <a class="local col4 ref" href="#104End" title='End' data-ref="104End">End</a> ? <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator::Masks" title='llvm::rdf::RegisterAggr::rr_iterator::Masks' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Masks">Masks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>() : <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator::Masks" title='llvm::rdf::RegisterAggr::rr_iterator::Masks' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Masks">Masks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map5beginEv" title='std::map::begin' data-ref="_ZNSt3map5beginEv">begin</a>();</td></tr>
<tr><th id="379">379</th><td>  <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator::Index" title='llvm::rdf::RegisterAggr::rr_iterator::Index' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Index">Index</a> = <a class="local col4 ref" href="#104End" title='End' data-ref="104End">End</a> ? <a class="member" href="RDFRegisters.h.html#llvm::rdf::RegisterAggr::rr_iterator::Masks" title='llvm::rdf::RegisterAggr::rr_iterator::Masks' data-ref="llvm::rdf::RegisterAggr::rr_iterator::Masks">Masks</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map4sizeEv" title='std::map::size' data-ref="_ZNKSt3map4sizeEv">size</a>() : <var>0</var>;</td></tr>
<tr><th id="380">380</th><td>}</td></tr>
<tr><th id="381">381</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
