# Please ensure that the files mentioned below are available before starting Synthesis Flow:
## Tested on Xilinx FPGA dev. board
## You might need to re-gnerate IPs before a synthesis run

Files present in " /MATRIX_Multiplier/DesignFiles/work " are the most updated and works.

