INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs/大二下/数字逻辑/实验/exp2/1120202004+邓雅萱/1120202004+邓雅萱/exp_2.srcs/sources_1/new/caculate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs/大二下/数字逻辑/实验/exp2/1120202004+邓雅萱/1120202004+邓雅萱/exp_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cs/大二下/数字逻辑/实验/exp2/1120202004+邓雅萱/1120202004+邓雅萱/exp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
