{
	"PDK": "gf180mcuD",
	"DESIGN_NAME": "user_project_wrapper",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/user_project_wrapper.v",
		"dir::../../verilog/rtl/core.v"
	],
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_NET": "mprj.clk",
	"CLOCK_PERIOD": 48,
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",
	"VERILOG_FILES_BLACKBOX": ["dir::../../verilog/gl/gf180_ram_512x8_wrapper.v"],
	"EXTRA_LEFS":      ["dir::../../lef/gf180_ram_512x8_wrapper.lef"],

	"EXTRA_GDS_FILES": ["dir::../../gds/gf180_ram_512x8_wrapper.gds"],

	"EXTRA_LIBS":      ["dir::../../lib/gf180_ram_512x8_wrapper.lib"],

	"EXTRA_SPEFS": [],
	"FP_PDN_MACRO_HOOKS": [
        "dcache0 vdd vss vdd vss",
        "dcache1 vdd vss vdd vss",
        "dcache2 vdd vss vdd vss",
        "dcache3 vdd vss vdd vss",
        "icache0 vdd vss vdd vss",
        "icache1 vdd vss vdd vss",
        "icache2 vdd vss vdd vss",
        "icache3 vdd vss vdd vss",
        "dct0 vdd vss vdd vss",
        "dct1 vdd vss vdd vss",
        "ict0 vdd vss vdd vss",
        "ict1 vdd vss vdd vss"
    ],
	"QUIT_ON_SYNTH_CHECKS": 0,
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 2980.2 2980.2",
	"CORE_AREA": "12 12 2968.2 2968.2",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"UNIT": 2.4,
	"FP_IO_VEXTEND": "expr::2 * $UNIT",
	"FP_IO_HEXTEND": "expr::2 * $UNIT",
	"FP_IO_VLENGTH": "expr::$UNIT",
	"FP_IO_HLENGTH": "expr::$UNIT",
	"FP_IO_VTHICKNESS_MULT": 4,
	"FP_IO_HTHICKNESS_MULT": 4,

    "FP_PDN_CORE_RING": 1,
	"FP_PDN_CORE_RING_VWIDTH": 3.1,
	"FP_PDN_CORE_RING_HWIDTH": 3.1,
	"FP_PDN_CORE_RING_VOFFSET": 14,
	"FP_PDN_CORE_RING_HOFFSET": 16,
	"FP_PDN_CORE_RING_VSPACING": 1.7,
	"FP_PDN_CORE_RING_HSPACING": 1.7,
	"FP_PDN_HOFFSET": 5,
	"FP_PDN_HPITCH_MULT": 1,
	"FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
	"FP_PDN_VWIDTH": 3.1,
	"FP_PDN_HWIDTH": 3.1,
	"FP_PDN_VSPACING": "expr::5 * $FP_PDN_CORE_RING_VWIDTH",
	"FP_PDN_HSPACING": 26.9,

    "DESIGN_IS_CORE": true,

	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",

	"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc",
    
    "GLB_RESIZER_TIMING_OPTIMIZATIONS" : 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS" : 0,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS" : 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS" : 0,
    "RUN_HEURISTIC_DIODE_INSERTION": false,
	"GRT_REPAIR_ANTENNAS" : 0,
	"GRT_ALLOW_CONGESTION" : 1,
    "ROUTING_CORES" : 24,
    "SYNTH_STRATEGY" : "AREA 2",
    "PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.60,
	"FP_CORE_UTIL": 60,
	"MAX_FANOUT_CONSTRAINT": 6,
    "QUIT_ON_HOLD_VIOLATIONS": 0,
    "QUIT_ON_SETUP_VIOLATIONS": 0,
    "QUIT_ON_TIMING_VIOLATIONS": 0,
    "QUIT_ON_LONG_WIRE": 0,
    "QUIT_ON_LINTER_ERRORS": 0,
    "RT_MAX_LAYER": "Metal5",
    "PL_MACRO_HALO" : "45 45",
    "DIODE_INSERTION_STRATEGY" : 0
}
