ASPM_STATE_L1_1,VAR_0
ASPM_STATE_L1_1_PCIPM,VAR_1
ASPM_STATE_L1_2,VAR_2
ASPM_STATE_L1_2_MASK,VAR_3
ASPM_STATE_L1_2_PCIPM,VAR_4
PCI_EXP_LNKCTL,VAR_5
PCI_EXP_LNKCTL_ASPM_L1,VAR_6
PCI_L1SS_CAP_L1_PM_SS,VAR_7
PCI_L1SS_CTL1,VAR_8
PCI_L1SS_CTL1_ASPM_L1_1,VAR_9
PCI_L1SS_CTL1_ASPM_L1_2,VAR_10
PCI_L1SS_CTL1_CM_RESTORE_TIME,VAR_11
PCI_L1SS_CTL1_L1SS_MASK,VAR_12
PCI_L1SS_CTL1_LTR_L12_TH_SCALE,VAR_13
PCI_L1SS_CTL1_LTR_L12_TH_VALUE,VAR_14
PCI_L1SS_CTL1_PCIPM_L1_1,VAR_15
PCI_L1SS_CTL1_PCIPM_L1_2,VAR_16
PCI_L1SS_CTL2,VAR_17
pci_clear_and_set_dword,FUNC_0
pci_write_config_dword,FUNC_1
pcie_capability_clear_and_set_word,FUNC_2
pcie_config_aspm_l1ss,FUNC_3
link,VAR_18
state,VAR_19
val,VAR_20
enable_req,VAR_21
child,VAR_22
parent,VAR_23
up_cap_ptr,VAR_24
dw_cap_ptr,VAR_25
