

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun May 07 01:26:07 2023

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=2,class=CODE,delta=1
    13                           	psect	text6,global,reloc=4,class=CODE,delta=1
    14                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19  0000                     
    20                           ; Generated 17/06/2022 GMT
    21                           ; 
    22                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F57Q43 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     _OSCFRQbits	set	177
    55  0000                     _OSCCON1bits	set	173
    56  0000                     _T0CON1bits	set	795
    57  0000                     _T0CON0bits	set	794
    58  0000                     _TMR0L	set	792
    59  0000                     _TMR0H	set	793
    60  0000                     _TRISF	set	1227
    61  0000                     _INTCON0bits	set	1238
    62  0000                     _LATF	set	1219
    63  0000                     _PIE3bits	set	1185
    64  0000                     _PIR3bits	set	1201
    65                           
    66                           ; #config settings
    67                           
    68                           	psect	cinit
    69  0001CC                     __pcinit:
    70                           	callstack 0
    71  0001CC                     start_initialization:
    72                           	callstack 0
    73  0001CC                     __initialization:
    74                           	callstack 0
    75                           
    76                           ;
    77                           ; Setup IVTBASE
    78                           ;
    79  0001CC  0104               	movlb	4
    80  0001CE  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    81  0001D0  6F5D               	movwf	93,b
    82  0001D2  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    83  0001D4  6F5E               	movwf	94,b
    84  0001D6  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    85  0001D8  6F5F               	movwf	95,b
    86  0001DA                     end_of_initialization:
    87                           	callstack 0
    88  0001DA                     __end_of__initialization:
    89                           	callstack 0
    90  0001DA  0100               	movlb	0
    91  0001DC  EFCE  F000         	goto	_main	;jump to C main() function
    92                           
    93                           	psect	cstackCOMRAM
    94  000501                     __pcstackCOMRAM:
    95                           	callstack 0
    96  000501                     FM_Hfintosc_Init@clock_params:
    97                           	callstack 0
    98                           
    99                           ; 2 bytes @ 0x0
   100  000501                     	ds	2
   101  000503                     ??_FM_Hfintosc_Init:
   102                           
   103                           ; 1 bytes @ 0x2
   104  000503                     	ds	1
   105  000504                     Init_Internal_Oscillator@my_clock:
   106                           	callstack 0
   107                           
   108                           ; 2 bytes @ 0x3
   109  000504                     	ds	2
   110  000506                     
   111                           ; 1 bytes @ 0x5
   112 ;;
   113 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   114 ;;
   115 ;; *************** function _main *****************
   116 ;; Defined at:
   117 ;;		line 56 in file "main.c"
   118 ;; Parameters:    Size  Location     Type
   119 ;;		None
   120 ;; Auto vars:     Size  Location     Type
   121 ;;		None
   122 ;; Return value:  Size  Location     Type
   123 ;;                  2   40[None  ] int 
   124 ;; Registers used:
   125 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   126 ;; Tracked objects:
   127 ;;		On entry : 0/0
   128 ;;		On exit  : 0/0
   129 ;;		Unchanged: 0/0
   130 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   131 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   132 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   133 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   134 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   135 ;;Total ram usage:        0 bytes
   136 ;; Hardware stack levels required when called: 3
   137 ;; This function calls:
   138 ;;		_Init_Gpio_System
   139 ;;		_Init_Internal_Oscillator
   140 ;;		_Init_Interrupt_Timer0
   141 ;;		_Init_Timer0
   142 ;; This function is called by:
   143 ;;		Startup code after reset
   144 ;; This function uses a non-reentrant model
   145 ;;
   146                           
   147                           	psect	text0
   148  00019C                     __ptext0:
   149                           	callstack 0
   150  00019C                     _main:
   151                           	callstack 124
   152  00019C                     
   153                           ;main.c: 58:     Init_Internal_Oscillator();
   154  00019C  ECDB  F000         	call	_Init_Internal_Oscillator	;wreg free
   155  0001A0                     
   156                           ;main.c: 59:     Init_Gpio_System();
   157  0001A0  ECF5  F000         	call	_Init_Gpio_System	;wreg free
   158  0001A4                     
   159                           ;main.c: 60:     Init_Interrupt_Timer0();
   160  0001A4  ECF0  F000         	call	_Init_Interrupt_Timer0	;wreg free
   161  0001A8                     
   162                           ;main.c: 61:     Init_Timer0();
   163  0001A8  ECBB  F000         	call	_Init_Timer0	;wreg free
   164  0001AC                     l799:
   165                           
   166                           ;main.c: 63:     {;main.c: 64:        __nop();
   167  0001AC  F000               	nop	
   168  0001AE  EFD6  F000         	goto	l799
   169  0001B2  EF81  F000         	goto	start
   170  0001B6                     __end_of_main:
   171                           	callstack 0
   172                           
   173 ;; *************** function _Init_Timer0 *****************
   174 ;; Defined at:
   175 ;;		line 83 in file "main.c"
   176 ;; Parameters:    Size  Location     Type
   177 ;;		None
   178 ;; Auto vars:     Size  Location     Type
   179 ;;		None
   180 ;; Return value:  Size  Location     Type
   181 ;;                  1    wreg      void 
   182 ;; Registers used:
   183 ;;		wreg, status,2
   184 ;; Tracked objects:
   185 ;;		On entry : 0/0
   186 ;;		On exit  : 0/0
   187 ;;		Unchanged: 0/0
   188 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   189 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   190 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   191 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   192 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   193 ;;Total ram usage:        0 bytes
   194 ;; Hardware stack levels used: 1
   195 ;; Hardware stack levels required when called: 1
   196 ;; This function calls:
   197 ;;		Nothing
   198 ;; This function is called by:
   199 ;;		_main
   200 ;; This function uses a non-reentrant model
   201 ;;
   202                           
   203                           	psect	text1
   204  000176                     __ptext1:
   205                           	callstack 0
   206  000176                     _Init_Timer0:
   207                           	callstack 125
   208  000176                     
   209                           ;main.c: 85:     T0CON0bits.EN = 1;
   210  000176  0103               	movlb	3	; () banked
   211  000178  8F1A               	bsf	26,7,b	;volatile
   212                           
   213                           ;main.c: 86:     T0CON0bits.MD16 = 1;
   214  00017A  891A               	bsf	26,4,b	;volatile
   215  00017C                     
   216                           ; BSR set to: 3
   217                           ;main.c: 87:     T0CON0bits.OUTPS = 0b0000;
   218  00017C  0EF0               	movlw	-16
   219  00017E  171A               	andwf	26,f,b	;volatile
   220                           
   221                           ;main.c: 88:     T0CON1bits.CS = 0b010;
   222  000180  511B               	movf	27,w,b	;volatile
   223  000182  0B1F               	andlw	-225
   224  000184  0940               	iorlw	64
   225  000186  6F1B               	movwf	27,b	;volatile
   226  000188                     
   227                           ; BSR set to: 3
   228                           ;main.c: 89:     T0CON1bits.ASYNC = 0;
   229  000188  991B               	bcf	27,4,b	;volatile
   230                           
   231                           ;main.c: 90:     T0CON1bits.CKPS = 0b0011;
   232  00018A  511B               	movf	27,w,b	;volatile
   233  00018C  0BF0               	andlw	-16
   234  00018E  0903               	iorlw	3
   235  000190  6F1B               	movwf	27,b	;volatile
   236                           
   237                           ;main.c: 94:     TMR0H = 0x0B;
   238  000192  0E0B               	movlw	11
   239  000194  6F19               	movwf	25,b	;volatile
   240                           
   241                           ;main.c: 95:     TMR0L = 0xDC;
   242  000196  0EDC               	movlw	220
   243  000198  6F18               	movwf	24,b	;volatile
   244  00019A                     
   245                           ; BSR set to: 3
   246  00019A  0012               	return		;funcret
   247  00019C                     __end_of_Init_Timer0:
   248                           	callstack 0
   249                           
   250 ;; *************** function _Init_Interrupt_Timer0 *****************
   251 ;; Defined at:
   252 ;;		line 73 in file "main.c"
   253 ;; Parameters:    Size  Location     Type
   254 ;;		None
   255 ;; Auto vars:     Size  Location     Type
   256 ;;		None
   257 ;; Return value:  Size  Location     Type
   258 ;;                  1    wreg      void 
   259 ;; Registers used:
   260 ;;		None
   261 ;; Tracked objects:
   262 ;;		On entry : 0/0
   263 ;;		On exit  : 0/0
   264 ;;		Unchanged: 0/0
   265 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   266 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   267 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   268 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   269 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   270 ;;Total ram usage:        0 bytes
   271 ;; Hardware stack levels used: 1
   272 ;; Hardware stack levels required when called: 1
   273 ;; This function calls:
   274 ;;		Nothing
   275 ;; This function is called by:
   276 ;;		_main
   277 ;; This function uses a non-reentrant model
   278 ;;
   279                           
   280                           	psect	text2
   281  0001E0                     __ptext2:
   282                           	callstack 0
   283  0001E0                     _Init_Interrupt_Timer0:
   284                           	callstack 125
   285  0001E0                     
   286                           ;main.c: 75:     INTCON0bits.GIE = 1;
   287  0001E0  8ED6               	bsf	214,7,c	;volatile
   288                           
   289                           ;main.c: 76:     INTCON0bits.IPEN = 0;
   290  0001E2  9AD6               	bcf	214,5,c	;volatile
   291                           
   292                           ;main.c: 79:     PIE3bits.TMR0IE = 1;
   293  0001E4  8EA1               	bsf	161,7,c	;volatile
   294                           
   295                           ;main.c: 80:     PIR3bits.TMR0IF = 0;
   296  0001E6  9EB1               	bcf	177,7,c	;volatile
   297  0001E8  0012               	return		;funcret
   298  0001EA                     __end_of_Init_Interrupt_Timer0:
   299                           	callstack 0
   300                           
   301 ;; *************** function _Init_Internal_Oscillator *****************
   302 ;; Defined at:
   303 ;;		line 104 in file "main.c"
   304 ;; Parameters:    Size  Location     Type
   305 ;;		None
   306 ;; Auto vars:     Size  Location     Type
   307 ;;  my_clock        2    3[COMRAM] struct .
   308 ;; Return value:  Size  Location     Type
   309 ;;                  1    wreg      void 
   310 ;; Registers used:
   311 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   312 ;; Tracked objects:
   313 ;;		On entry : 0/0
   314 ;;		On exit  : 0/0
   315 ;;		Unchanged: 0/0
   316 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   317 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   318 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   319 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   320 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   321 ;;Total ram usage:        2 bytes
   322 ;; Hardware stack levels used: 1
   323 ;; Hardware stack levels required when called: 2
   324 ;; This function calls:
   325 ;;		_FM_Hfintosc_Init
   326 ;; This function is called by:
   327 ;;		_main
   328 ;; This function uses a non-reentrant model
   329 ;;
   330                           
   331                           	psect	text3
   332  0001B6                     __ptext3:
   333                           	callstack 0
   334  0001B6                     _Init_Internal_Oscillator:
   335                           	callstack 124
   336  0001B6                     
   337                           ;main.c: 106:     _clock_hfintosc_params_t my_clock;;main.c: 107:     my_clock.divisor_c
      +                          lock = clock_div_1;
   338  0001B6  0E00               	movlw	0
   339  0001B8  6E04               	movwf	Init_Internal_Oscillator@my_clock^(0+1280),c
   340                           
   341                           ;main.c: 108:     my_clock.frecuencia_clock = freq_clk_4MHZ;
   342  0001BA  0E02               	movlw	2
   343  0001BC  6E05               	movwf	(Init_Internal_Oscillator@my_clock+1)^(0+1280),c
   344  0001BE                     
   345                           ;main.c: 111:     FM_Hfintosc_Init(&my_clock);
   346  0001BE  0E04               	movlw	low Init_Internal_Oscillator@my_clock
   347  0001C0  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   348  0001C2  0E05               	movlw	high Init_Internal_Oscillator@my_clock
   349  0001C4  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   350  0001C6  EC83  F000         	call	_FM_Hfintosc_Init	;wreg free
   351  0001CA  0012               	return		;funcret
   352  0001CC                     __end_of_Init_Internal_Oscillator:
   353                           	callstack 0
   354                           
   355 ;; *************** function _FM_Hfintosc_Init *****************
   356 ;; Defined at:
   357 ;;		line 8 in file "system_config.c"
   358 ;; Parameters:    Size  Location     Type
   359 ;;  clock_params    2    0[COMRAM] PTR struct .
   360 ;;		 -> Init_Internal_Oscillator@my_clock(2), 
   361 ;; Auto vars:     Size  Location     Type
   362 ;;		None
   363 ;; Return value:  Size  Location     Type
   364 ;;                  1    wreg      void 
   365 ;; Registers used:
   366 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   367 ;; Tracked objects:
   368 ;;		On entry : 0/0
   369 ;;		On exit  : 0/0
   370 ;;		Unchanged: 0/0
   371 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   372 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   373 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   374 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   375 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   376 ;;Total ram usage:        3 bytes
   377 ;; Hardware stack levels used: 1
   378 ;; Hardware stack levels required when called: 1
   379 ;; This function calls:
   380 ;;		Nothing
   381 ;; This function is called by:
   382 ;;		_Init_Internal_Oscillator
   383 ;; This function uses a non-reentrant model
   384 ;;
   385                           
   386                           	psect	text4
   387  000106                     __ptext4:
   388                           	callstack 0
   389  000106                     _FM_Hfintosc_Init:
   390                           	callstack 124
   391  000106                     
   392                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   393  000106  0100               	movlb	0	; () banked
   394  000108  51AD               	movf	173,w,b	;volatile
   395  00010A  0B8F               	andlw	-113
   396  00010C  0960               	iorlw	96
   397  00010E  6FAD               	movwf	173,b	;volatile
   398  000110                     
   399                           ; BSR set to: 0
   400                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   401  000110  0061  F404  F4D9   	movff	FM_Hfintosc_Init@clock_params,fsr2l
   402  000116  0061  F408  F4DA   	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   403  00011C  50DF               	movf	indf2,w,c
   404  00011E  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   405  000120  51AD               	movf	173,w,b	;volatile
   406  000122  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   407  000124  0BF0               	andlw	-16
   408  000126  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   409  000128  6FAD               	movwf	173,b	;volatile
   410  00012A                     
   411                           ; BSR set to: 0
   412                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   413  00012A  EE20 F001          	lfsr	2,1
   414  00012E  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   415  000130  26D9               	addwf	fsr2l,f,c
   416  000132  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   417  000134  22DA               	addwfc	fsr2h,f,c
   418  000136  50DF               	movf	indf2,w,c
   419  000138  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   420  00013A  51B1               	movf	177,w,b	;volatile
   421  00013C  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   422  00013E  0BF0               	andlw	-16
   423  000140  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   424  000142  6FB1               	movwf	177,b	;volatile
   425  000144                     
   426                           ; BSR set to: 0
   427  000144  0012               	return		;funcret
   428  000146                     __end_of_FM_Hfintosc_Init:
   429                           	callstack 0
   430                           
   431 ;; *************** function _Init_Gpio_System *****************
   432 ;; Defined at:
   433 ;;		line 98 in file "main.c"
   434 ;; Parameters:    Size  Location     Type
   435 ;;		None
   436 ;; Auto vars:     Size  Location     Type
   437 ;;		None
   438 ;; Return value:  Size  Location     Type
   439 ;;                  1    wreg      void 
   440 ;; Registers used:
   441 ;;		status,2, status,0
   442 ;; Tracked objects:
   443 ;;		On entry : 0/0
   444 ;;		On exit  : 0/0
   445 ;;		Unchanged: 0/0
   446 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   447 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   448 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   449 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   450 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   451 ;;Total ram usage:        0 bytes
   452 ;; Hardware stack levels used: 1
   453 ;; Hardware stack levels required when called: 1
   454 ;; This function calls:
   455 ;;		Nothing
   456 ;; This function is called by:
   457 ;;		_main
   458 ;; This function uses a non-reentrant model
   459 ;;
   460                           
   461                           	psect	text5
   462  0001EA                     __ptext5:
   463                           	callstack 0
   464  0001EA                     _Init_Gpio_System:
   465                           	callstack 125
   466  0001EA                     
   467                           ;main.c: 100:     TRISF &= ~(1 << 3);
   468  0001EA  96CB               	bcf	203,3,c	;volatile
   469                           
   470                           ;main.c: 101:     LATF |= (1 << 3);;
   471  0001EC  86C3               	bsf	195,3,c	;volatile
   472  0001EE  0012               	return		;funcret
   473  0001F0                     __end_of_Init_Gpio_System:
   474                           	callstack 0
   475                           
   476 ;; *************** function _Timer_Interrupt *****************
   477 ;; Defined at:
   478 ;;		line 32 in file "main.c"
   479 ;; Parameters:    Size  Location     Type
   480 ;;		None
   481 ;; Auto vars:     Size  Location     Type
   482 ;;		None
   483 ;; Return value:  Size  Location     Type
   484 ;;                  1    wreg      void 
   485 ;; Registers used:
   486 ;;		wreg, status,2, status,0
   487 ;; Tracked objects:
   488 ;;		On entry : 0/0
   489 ;;		On exit  : 0/0
   490 ;;		Unchanged: 0/0
   491 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   492 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   493 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   494 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   495 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   496 ;;Total ram usage:        0 bytes
   497 ;; Hardware stack levels used: 1
   498 ;; This function calls:
   499 ;;		Nothing
   500 ;; This function is called by:
   501 ;;		Interrupt level 2
   502 ;; This function uses a non-reentrant model
   503 ;;
   504                           
   505                           	psect	text6
   506  000148                     __ptext6:
   507                           	callstack 0
   508  000148                     _Timer_Interrupt:
   509                           	callstack 124
   510  000148                     
   511                           ;main.c: 34:     if(PIR3bits.TMR0IF && PIE3bits.TMR0IE)
   512  000148  AEB1               	btfss	177,7,c	;volatile
   513  00014A  EFA9  F000         	goto	i2u1_41
   514  00014E  EFAB  F000         	goto	i2u1_40
   515  000152                     i2u1_41:
   516  000152  EFBA  F000         	goto	i2l36
   517  000156                     i2u1_40:
   518  000156  AEA1               	btfss	161,7,c	;volatile
   519  000158  EFB0  F000         	goto	i2u2_41
   520  00015C  EFB2  F000         	goto	i2u2_40
   521  000160                     i2u2_41:
   522  000160  EFBA  F000         	goto	i2l36
   523  000164                     i2u2_40:
   524  000164                     
   525                           ;main.c: 35:     {;main.c: 36:         LATF ^= (1 << 3);;
   526  000164  0E08               	movlw	8
   527  000166  1AC3               	xorwf	195,f,c	;volatile
   528  000168                     
   529                           ;main.c: 37:         TMR0H = 0x0B;
   530  000168  0E0B               	movlw	11
   531  00016A  0103               	movlb	3	; () banked
   532  00016C  6F19               	movwf	25,b	;volatile
   533  00016E                     
   534                           ; BSR set to: 3
   535                           ;main.c: 38:         TMR0L = 0xDC;
   536  00016E  0EDC               	movlw	220
   537  000170  6F18               	movwf	24,b	;volatile
   538  000172                     
   539                           ; BSR set to: 3
   540                           ;main.c: 40:         PIR3bits.TMR0IF = 0;
   541  000172  9EB1               	bcf	177,7,c	;volatile
   542  000174                     i2l36:
   543  000174  0011               	retfie		f
   544  000176                     __end_of_Timer_Interrupt:
   545                           	callstack 0
   546                           
   547                           ;
   548                           ; Interrupt Vector Table @ 0x8
   549                           ;
   550                           
   551                           	psect	ivt0x8
   552  000008                     __pivt0x8:
   553                           	callstack 0
   554  000008                     ivt0x8_base:
   555                           	callstack 0
   556                           
   557                           ; Vector 0 : SWINT
   558  000008  0040               	dw	ivt0x8_undefint shr (0+2)
   559                           
   560                           ; Vector 1 : HLVD
   561  00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   562                           
   563                           ; Vector 2 : OSF
   564  00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   565                           
   566                           ; Vector 3 : CSW
   567  00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   568                           
   569                           ; Vector 4 : Undefined
   570  000010  0040               	dw	ivt0x8_undefint shr (0+2)
   571                           
   572                           ; Vector 5 : CLC1
   573  000012  0040               	dw	ivt0x8_undefint shr (0+2)
   574                           
   575                           ; Vector 6 : Undefined
   576  000014  0040               	dw	ivt0x8_undefint shr (0+2)
   577                           
   578                           ; Vector 7 : IOC
   579  000016  0040               	dw	ivt0x8_undefint shr (0+2)
   580                           
   581                           ; Vector 8 : INT0
   582  000018  0040               	dw	ivt0x8_undefint shr (0+2)
   583                           
   584                           ; Vector 9 : ZCD
   585  00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   586                           
   587                           ; Vector 10 : AD
   588  00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   589                           
   590                           ; Vector 11 : ACT
   591  00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   592                           
   593                           ; Vector 12 : CMP1
   594  000020  0040               	dw	ivt0x8_undefint shr (0+2)
   595                           
   596                           ; Vector 13 : SMT1
   597  000022  0040               	dw	ivt0x8_undefint shr (0+2)
   598                           
   599                           ; Vector 14 : SMT1PRA
   600  000024  0040               	dw	ivt0x8_undefint shr (0+2)
   601                           
   602                           ; Vector 15 : SMT1PRW
   603  000026  0040               	dw	ivt0x8_undefint shr (0+2)
   604                           
   605                           ; Vector 16 : ADT
   606  000028  0040               	dw	ivt0x8_undefint shr (0+2)
   607                           
   608                           ; Vector 17 : Undefined
   609  00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   610                           
   611                           ; Vector 18 : Undefined
   612  00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   613                           
   614                           ; Vector 19 : Undefined
   615  00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   616                           
   617                           ; Vector 20 : DMA1SCNT
   618  000030  0040               	dw	ivt0x8_undefint shr (0+2)
   619                           
   620                           ; Vector 21 : DMA1DCNT
   621  000032  0040               	dw	ivt0x8_undefint shr (0+2)
   622                           
   623                           ; Vector 22 : DMA1OR
   624  000034  0040               	dw	ivt0x8_undefint shr (0+2)
   625                           
   626                           ; Vector 23 : DMA1A
   627  000036  0040               	dw	ivt0x8_undefint shr (0+2)
   628                           
   629                           ; Vector 24 : SPI1RX
   630  000038  0040               	dw	ivt0x8_undefint shr (0+2)
   631                           
   632                           ; Vector 25 : SPI1TX
   633  00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   634                           
   635                           ; Vector 26 : SPI1
   636  00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   637                           
   638                           ; Vector 27 : TMR2
   639  00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   640                           
   641                           ; Vector 28 : TMR1
   642  000040  0040               	dw	ivt0x8_undefint shr (0+2)
   643                           
   644                           ; Vector 29 : TMR1G
   645  000042  0040               	dw	ivt0x8_undefint shr (0+2)
   646                           
   647                           ; Vector 30 : CCP1
   648  000044  0040               	dw	ivt0x8_undefint shr (0+2)
   649                           
   650                           ; Vector 31 : TMR0
   651  000046  0052               	dw	_Timer_Interrupt shr (0+2)
   652                           
   653                           ; Vector 32 : U1RX
   654  000048  0040               	dw	ivt0x8_undefint shr (0+2)
   655                           
   656                           ; Vector 33 : U1TX
   657  00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   658                           
   659                           ; Vector 34 : U1E
   660  00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   661                           
   662                           ; Vector 35 : U1
   663  00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   664                           
   665                           ; Vector 36 : Undefined
   666  000050  0040               	dw	ivt0x8_undefint shr (0+2)
   667                           
   668                           ; Vector 37 : Undefined
   669  000052  0040               	dw	ivt0x8_undefint shr (0+2)
   670                           
   671                           ; Vector 38 : PWM1PR
   672  000054  0040               	dw	ivt0x8_undefint shr (0+2)
   673                           
   674                           ; Vector 39 : PWM1
   675  000056  0040               	dw	ivt0x8_undefint shr (0+2)
   676                           
   677                           ; Vector 40 : SPI2RX
   678  000058  0040               	dw	ivt0x8_undefint shr (0+2)
   679                           
   680                           ; Vector 41 : SPI2TX
   681  00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   682                           
   683                           ; Vector 42 : SPI2
   684  00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   685                           
   686                           ; Vector 43 : Undefined
   687  00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   688                           
   689                           ; Vector 44 : TMR3
   690  000060  0040               	dw	ivt0x8_undefint shr (0+2)
   691                           
   692                           ; Vector 45 : TMR3G
   693  000062  0040               	dw	ivt0x8_undefint shr (0+2)
   694                           
   695                           ; Vector 46 : PWM2PR
   696  000064  0040               	dw	ivt0x8_undefint shr (0+2)
   697                           
   698                           ; Vector 47 : PWM2
   699  000066  0040               	dw	ivt0x8_undefint shr (0+2)
   700                           
   701                           ; Vector 48 : INT1
   702  000068  0040               	dw	ivt0x8_undefint shr (0+2)
   703                           
   704                           ; Vector 49 : CLC2
   705  00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   706                           
   707                           ; Vector 50 : CWG1
   708  00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   709                           
   710                           ; Vector 51 : NCO1
   711  00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   712                           
   713                           ; Vector 52 : DMA2SCNT
   714  000070  0040               	dw	ivt0x8_undefint shr (0+2)
   715                           
   716                           ; Vector 53 : DMA2DCNT
   717  000072  0040               	dw	ivt0x8_undefint shr (0+2)
   718                           
   719                           ; Vector 54 : DMA2OR
   720  000074  0040               	dw	ivt0x8_undefint shr (0+2)
   721                           
   722                           ; Vector 55 : DMA2A
   723  000076  0040               	dw	ivt0x8_undefint shr (0+2)
   724                           
   725                           ; Vector 56 : I2C1RX
   726  000078  0040               	dw	ivt0x8_undefint shr (0+2)
   727                           
   728                           ; Vector 57 : I2C1TX
   729  00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   730                           
   731                           ; Vector 58 : I2C1
   732  00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   733                           
   734                           ; Vector 59 : I2C1E
   735  00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   736                           
   737                           ; Vector 60 : Undefined
   738  000080  0040               	dw	ivt0x8_undefint shr (0+2)
   739                           
   740                           ; Vector 61 : CLC3
   741  000082  0040               	dw	ivt0x8_undefint shr (0+2)
   742                           
   743                           ; Vector 62 : PWM3PR
   744  000084  0040               	dw	ivt0x8_undefint shr (0+2)
   745                           
   746                           ; Vector 63 : PWM3
   747  000086  0040               	dw	ivt0x8_undefint shr (0+2)
   748                           
   749                           ; Vector 64 : U2RX
   750  000088  0040               	dw	ivt0x8_undefint shr (0+2)
   751                           
   752                           ; Vector 65 : U2TX
   753  00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   754                           
   755                           ; Vector 66 : U2E
   756  00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   757                           
   758                           ; Vector 67 : U2
   759  00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   760                           
   761                           ; Vector 68 : TMR5
   762  000090  0040               	dw	ivt0x8_undefint shr (0+2)
   763                           
   764                           ; Vector 69 : TMR5G
   765  000092  0040               	dw	ivt0x8_undefint shr (0+2)
   766                           
   767                           ; Vector 70 : CCP2
   768  000094  0040               	dw	ivt0x8_undefint shr (0+2)
   769                           
   770                           ; Vector 71 : SCAN
   771  000096  0040               	dw	ivt0x8_undefint shr (0+2)
   772                           
   773                           ; Vector 72 : U3RX
   774  000098  0040               	dw	ivt0x8_undefint shr (0+2)
   775                           
   776                           ; Vector 73 : U3TX
   777  00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   778                           
   779                           ; Vector 74 : U3E
   780  00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   781                           
   782                           ; Vector 75 : U3
   783  00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   784                           
   785                           ; Vector 76 : Undefined
   786  0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   787                           
   788                           ; Vector 77 : CLC4
   789  0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   790                           
   791                           ; Vector 78 : Undefined
   792  0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   793                           
   794                           ; Vector 79 : Undefined
   795  0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   796                           
   797                           ; Vector 80 : INT2
   798  0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   799                           
   800                           ; Vector 81 : CLC5
   801  0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   802                           
   803                           ; Vector 82 : CWG2
   804  0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   805                           
   806                           ; Vector 83 : NCO2
   807  0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   808                           
   809                           ; Vector 84 : DMA3SCNT
   810  0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   811                           
   812                           ; Vector 85 : DMA3DCNT
   813  0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   814                           
   815                           ; Vector 86 : DMA3OR
   816  0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   817                           
   818                           ; Vector 87 : DMA3A
   819  0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   820                           
   821                           ; Vector 88 : CCP3
   822  0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   823                           
   824                           ; Vector 89 : CLC6
   825  0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   826                           
   827                           ; Vector 90 : CWG3
   828  0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   829                           
   830                           ; Vector 91 : TMR4
   831  0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   832                           
   833                           ; Vector 92 : DMA4SCNT
   834  0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   835                           
   836                           ; Vector 93 : DMA4DCNT
   837  0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   838                           
   839                           ; Vector 94 : DMA4OR
   840  0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   841                           
   842                           ; Vector 95 : DMA4A
   843  0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   844                           
   845                           ; Vector 96 : U4RX
   846  0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
   847                           
   848                           ; Vector 97 : U4TX
   849  0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
   850                           
   851                           ; Vector 98 : U4E
   852  0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
   853                           
   854                           ; Vector 99 : U4
   855  0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
   856                           
   857                           ; Vector 100 : DMA5SCNT
   858  0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
   859                           
   860                           ; Vector 101 : DMA5DCNT
   861  0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
   862                           
   863                           ; Vector 102 : DMA5OR
   864  0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
   865                           
   866                           ; Vector 103 : DMA5A
   867  0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
   868                           
   869                           ; Vector 104 : U5RX
   870  0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
   871                           
   872                           ; Vector 105 : U5TX
   873  0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
   874                           
   875                           ; Vector 106 : U5E
   876  0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
   877                           
   878                           ; Vector 107 : U5
   879  0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
   880                           
   881                           ; Vector 108 : DMA6SCNT
   882  0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
   883                           
   884                           ; Vector 109 : DMA6DCNT
   885  0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
   886                           
   887                           ; Vector 110 : DMA6OR
   888  0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
   889                           
   890                           ; Vector 111 : DMA6A
   891  0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
   892                           
   893                           ; Vector 112 : Undefined
   894  0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
   895                           
   896                           ; Vector 113 : CLC7
   897  0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
   898                           
   899                           ; Vector 114 : CMP2
   900  0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
   901                           
   902                           ; Vector 115 : NCO3
   903  0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
   904                           
   905                           ; Vector 116 : Undefined
   906  0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
   907                           
   908                           ; Vector 117 : Undefined
   909  0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
   910                           
   911                           ; Vector 118 : Undefined
   912  0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
   913                           
   914                           ; Vector 119 : Undefined
   915  0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
   916                           
   917                           ; Vector 120 : NVM
   918  0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
   919                           
   920                           ; Vector 121 : CLC8
   921  0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
   922                           
   923                           ; Vector 122 : CRC
   924  0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
   925                           
   926                           ; Vector 123 : TMR6
   927  0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
   928  000100                     ivt0x8_undefint:
   929                           	callstack 0
   930  000100  00FF               	reset	
   931  0000                     
   932                           	psect	rparam
   933  0000                     
   934                           	psect	idloc
   935                           
   936                           ;Config register IDLOC0 @ 0x200000
   937                           ;	unspecified, using default values
   938  200000                     	org	2097152
   939  200000  0FFF               	dw	4095
   940                           
   941                           ;Config register IDLOC1 @ 0x200002
   942                           ;	unspecified, using default values
   943  200002                     	org	2097154
   944  200002  0FFF               	dw	4095
   945                           
   946                           ;Config register IDLOC2 @ 0x200004
   947                           ;	unspecified, using default values
   948  200004                     	org	2097156
   949  200004  0FFF               	dw	4095
   950                           
   951                           ;Config register IDLOC3 @ 0x200006
   952                           ;	unspecified, using default values
   953  200006                     	org	2097158
   954  200006  0FFF               	dw	4095
   955                           
   956                           ;Config register IDLOC4 @ 0x200008
   957                           ;	unspecified, using default values
   958  200008                     	org	2097160
   959  200008  0FFF               	dw	4095
   960                           
   961                           ;Config register IDLOC5 @ 0x20000A
   962                           ;	unspecified, using default values
   963  20000A                     	org	2097162
   964  20000A  0FFF               	dw	4095
   965                           
   966                           ;Config register IDLOC6 @ 0x20000C
   967                           ;	unspecified, using default values
   968  20000C                     	org	2097164
   969  20000C  0FFF               	dw	4095
   970                           
   971                           ;Config register IDLOC7 @ 0x20000E
   972                           ;	unspecified, using default values
   973  20000E                     	org	2097166
   974  20000E  0FFF               	dw	4095
   975                           
   976                           ;Config register IDLOC8 @ 0x200010
   977                           ;	unspecified, using default values
   978  200010                     	org	2097168
   979  200010  0FFF               	dw	4095
   980                           
   981                           ;Config register IDLOC9 @ 0x200012
   982                           ;	unspecified, using default values
   983  200012                     	org	2097170
   984  200012  0FFF               	dw	4095
   985                           
   986                           ;Config register IDLOC10 @ 0x200014
   987                           ;	unspecified, using default values
   988  200014                     	org	2097172
   989  200014  0FFF               	dw	4095
   990                           
   991                           ;Config register IDLOC11 @ 0x200016
   992                           ;	unspecified, using default values
   993  200016                     	org	2097174
   994  200016  0FFF               	dw	4095
   995                           
   996                           ;Config register IDLOC12 @ 0x200018
   997                           ;	unspecified, using default values
   998  200018                     	org	2097176
   999  200018  0FFF               	dw	4095
  1000                           
  1001                           ;Config register IDLOC13 @ 0x20001A
  1002                           ;	unspecified, using default values
  1003  20001A                     	org	2097178
  1004  20001A  0FFF               	dw	4095
  1005                           
  1006                           ;Config register IDLOC14 @ 0x20001C
  1007                           ;	unspecified, using default values
  1008  20001C                     	org	2097180
  1009  20001C  0FFF               	dw	4095
  1010                           
  1011                           ;Config register IDLOC15 @ 0x20001E
  1012                           ;	unspecified, using default values
  1013  20001E                     	org	2097182
  1014  20001E  0FFF               	dw	4095
  1015                           
  1016                           ;Config register IDLOC16 @ 0x200020
  1017                           ;	unspecified, using default values
  1018  200020                     	org	2097184
  1019  200020  0FFF               	dw	4095
  1020                           
  1021                           ;Config register IDLOC17 @ 0x200022
  1022                           ;	unspecified, using default values
  1023  200022                     	org	2097186
  1024  200022  0FFF               	dw	4095
  1025                           
  1026                           ;Config register IDLOC18 @ 0x200024
  1027                           ;	unspecified, using default values
  1028  200024                     	org	2097188
  1029  200024  0FFF               	dw	4095
  1030                           
  1031                           ;Config register IDLOC19 @ 0x200026
  1032                           ;	unspecified, using default values
  1033  200026                     	org	2097190
  1034  200026  0FFF               	dw	4095
  1035                           
  1036                           ;Config register IDLOC20 @ 0x200028
  1037                           ;	unspecified, using default values
  1038  200028                     	org	2097192
  1039  200028  0FFF               	dw	4095
  1040                           
  1041                           ;Config register IDLOC21 @ 0x20002A
  1042                           ;	unspecified, using default values
  1043  20002A                     	org	2097194
  1044  20002A  0FFF               	dw	4095
  1045                           
  1046                           ;Config register IDLOC22 @ 0x20002C
  1047                           ;	unspecified, using default values
  1048  20002C                     	org	2097196
  1049  20002C  0FFF               	dw	4095
  1050                           
  1051                           ;Config register IDLOC23 @ 0x20002E
  1052                           ;	unspecified, using default values
  1053  20002E                     	org	2097198
  1054  20002E  0FFF               	dw	4095
  1055                           
  1056                           ;Config register IDLOC24 @ 0x200030
  1057                           ;	unspecified, using default values
  1058  200030                     	org	2097200
  1059  200030  0FFF               	dw	4095
  1060                           
  1061                           ;Config register IDLOC25 @ 0x200032
  1062                           ;	unspecified, using default values
  1063  200032                     	org	2097202
  1064  200032  0FFF               	dw	4095
  1065                           
  1066                           ;Config register IDLOC26 @ 0x200034
  1067                           ;	unspecified, using default values
  1068  200034                     	org	2097204
  1069  200034  0FFF               	dw	4095
  1070                           
  1071                           ;Config register IDLOC27 @ 0x200036
  1072                           ;	unspecified, using default values
  1073  200036                     	org	2097206
  1074  200036  0FFF               	dw	4095
  1075                           
  1076                           ;Config register IDLOC28 @ 0x200038
  1077                           ;	unspecified, using default values
  1078  200038                     	org	2097208
  1079  200038  0FFF               	dw	4095
  1080                           
  1081                           ;Config register IDLOC29 @ 0x20003A
  1082                           ;	unspecified, using default values
  1083  20003A                     	org	2097210
  1084  20003A  0FFF               	dw	4095
  1085                           
  1086                           ;Config register IDLOC30 @ 0x20003C
  1087                           ;	unspecified, using default values
  1088  20003C                     	org	2097212
  1089  20003C  0FFF               	dw	4095
  1090                           
  1091                           ;Config register IDLOC31 @ 0x20003E
  1092                           ;	unspecified, using default values
  1093  20003E                     	org	2097214
  1094  20003E  0FFF               	dw	4095
  1095                           
  1096                           	psect	config
  1097                           
  1098                           ;Config register CONFIG1 @ 0x300000
  1099                           ;	External Oscillator Selection
  1100                           ;	FEXTOSC = OFF, Oscillator not enabled
  1101                           ;	Reset Oscillator Selection
  1102                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1103  300000                     	org	3145728
  1104  300000  8C                 	db	140
  1105                           
  1106                           ;Config register CONFIG2 @ 0x300001
  1107                           ;	Clock out Enable bit
  1108                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1109                           ;	PRLOCKED One-Way Set Enable bit
  1110                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1111                           ;	Clock Switch Enable bit
  1112                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1113                           ;	Fail-Safe Clock Monitor Enable bit
  1114                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1115  300001                     	org	3145729
  1116  300001  D5                 	db	213
  1117                           
  1118                           ;Config register CONFIG3 @ 0x300002
  1119                           ;	MCLR Enable bit
  1120                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1121                           ;	Power-up timer selection bits
  1122                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1123                           ;	Multi-vector enable bit
  1124                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1125                           ;	IVTLOCK bit One-way set enable bit
  1126                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1127                           ;	Low Power BOR Enable bit
  1128                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1129                           ;	Brown-out Reset Enable bits
  1130                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1131  300002                     	org	3145730
  1132  300002  EF                 	db	239
  1133                           
  1134                           ;Config register CONFIG4 @ 0x300003
  1135                           ;	Brown-out Reset Voltage Selection bits
  1136                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1137                           ;	ZCD Disable bit
  1138                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1139                           ;	PPSLOCK bit One-Way Set Enable bit
  1140                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1141                           ;	Stack Full/Underflow Reset Enable bit
  1142                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1143                           ;	Low Voltage Programming Enable bit
  1144                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1145                           ;	Extended Instruction Set Enable bit
  1146                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1147  300003                     	org	3145731
  1148  300003  C7                 	db	199
  1149                           
  1150                           ;Config register CONFIG5 @ 0x300004
  1151                           ;	WDT Period selection bits
  1152                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1153                           ;	WDT operating mode
  1154                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1155  300004                     	org	3145732
  1156  300004  9F                 	db	159
  1157                           
  1158                           ;Config register CONFIG6 @ 0x300005
  1159                           ;	WDT Window Select bits
  1160                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1161                           ;	WDT input clock selector
  1162                           ;	WDTCCS = SC, Software Control
  1163  300005                     	org	3145733
  1164  300005  FF                 	db	255
  1165                           
  1166                           ;Config register CONFIG7 @ 0x300006
  1167                           ;	Boot Block Size selection bits
  1168                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1169                           ;	Boot Block enable bit
  1170                           ;	BBEN = OFF, Boot block disabled
  1171                           ;	Storage Area Flash enable bit
  1172                           ;	SAFEN = OFF, SAF disabled
  1173                           ;	Background Debugger
  1174                           ;	DEBUG = OFF, Background Debugger disabled
  1175  300006                     	org	3145734
  1176  300006  FF                 	db	255
  1177                           
  1178                           ;Config register CONFIG8 @ 0x300007
  1179                           ;	Boot Block Write Protection bit
  1180                           ;	WRTB = OFF, Boot Block not Write protected
  1181                           ;	Configuration Register Write Protection bit
  1182                           ;	WRTC = OFF, Configuration registers not Write protected
  1183                           ;	Data EEPROM Write Protection bit
  1184                           ;	WRTD = OFF, Data EEPROM not Write protected
  1185                           ;	SAF Write protection bit
  1186                           ;	WRTSAF = OFF, SAF not Write Protected
  1187                           ;	Application Block write protection bit
  1188                           ;	WRTAPP = OFF, Application Block not write protected
  1189  300007                     	org	3145735
  1190  300007  FF                 	db	255
  1191                           
  1192                           ; Padding undefined space
  1193  300008                     	org	3145736
  1194  300008  FF                 	db	255
  1195                           
  1196                           ;Config register CONFIG10 @ 0x300009
  1197                           ;	PFM and Data EEPROM Code Protection bit
  1198                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1199  300009                     	org	3145737
  1200  300009  FF                 	db	255
  1201                           tosu	equ	0x4FF
  1202                           tosh	equ	0x4FE
  1203                           tosl	equ	0x4FD
  1204                           stkptr	equ	0x4FC
  1205                           pclatu	equ	0x4FB
  1206                           pclath	equ	0x4FA
  1207                           pcl	equ	0x4F9
  1208                           tblptru	equ	0x4F8
  1209                           tblptrh	equ	0x4F7
  1210                           tblptrl	equ	0x4F6
  1211                           tablat	equ	0x4F5
  1212                           prodh	equ	0x4F4
  1213                           prodl	equ	0x4F3
  1214                           indf0	equ	0x4EF
  1215                           postinc0	equ	0x4EE
  1216                           postdec0	equ	0x4ED
  1217                           preinc0	equ	0x4EC
  1218                           plusw0	equ	0x4EB
  1219                           fsr0h	equ	0x4EA
  1220                           fsr0l	equ	0x4E9
  1221                           wreg	equ	0x4E8
  1222                           indf1	equ	0x4E7
  1223                           postinc1	equ	0x4E6
  1224                           postdec1	equ	0x4E5
  1225                           preinc1	equ	0x4E4
  1226                           plusw1	equ	0x4E3
  1227                           fsr1h	equ	0x4E2
  1228                           fsr1l	equ	0x4E1
  1229                           bsr	equ	0x4E0
  1230                           indf2	equ	0x4DF
  1231                           postinc2	equ	0x4DE
  1232                           postdec2	equ	0x4DD
  1233                           preinc2	equ	0x4DC
  1234                           plusw2	equ	0x4DB
  1235                           fsr2h	equ	0x4DA
  1236                           fsr2l	equ	0x4D9
  1237                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      5       5
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Oscillator@my_clock(COMRAM[2]), 


Critical Paths under _main in COMRAM

    _main->_Init_Internal_Oscillator
    _Init_Internal_Oscillator->_FM_Hfintosc_Init

Critical Paths under _Timer_Interrupt in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Timer_Interrupt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Timer_Interrupt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Timer_Interrupt in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _Timer_Interrupt in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _Timer_Interrupt in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _Timer_Interrupt in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _Timer_Interrupt in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _Timer_Interrupt in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _Timer_Interrupt in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _Timer_Interrupt in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _Timer_Interrupt in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _Timer_Interrupt in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _Timer_Interrupt in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _Timer_Interrupt in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _Timer_Interrupt in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _Timer_Interrupt in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _Timer_Interrupt in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _Timer_Interrupt in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _Timer_Interrupt in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _Timer_Interrupt in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _Timer_Interrupt in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _Timer_Interrupt in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _Timer_Interrupt in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _Timer_Interrupt in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _Timer_Interrupt in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _Timer_Interrupt in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _Timer_Interrupt in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _Timer_Interrupt in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _Timer_Interrupt in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _Timer_Interrupt in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _Timer_Interrupt in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _Timer_Interrupt in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     169
                   _Init_Gpio_System
           _Init_Internal_Oscillator
              _Init_Interrupt_Timer0
                        _Init_Timer0
 ---------------------------------------------------------------------------------
 (1) _Init_Timer0                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Interrupt_Timer0                                0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Gpio_System                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _Timer_Interrupt                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Gpio_System
   _Init_Internal_Oscillator
     _FM_Hfintosc_Init
   _Init_Interrupt_Timer0
   _Init_Timer0

 _Timer_Interrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      5       5       1        5.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
ABS                  0      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun May 07 01:26:07 2023

                               l50 019A                                 l53 01EE  
                               l63 0144                                 l47 01E8  
                               l56 01CA              _Init_Interrupt_Timer0 01E0  
                              l751 01E0                                l753 0176  
                              l755 017C                                l749 01EA  
                              l781 0106                                l757 0188  
                              l783 0110                                l791 019C  
                              l785 012A                                l793 01A0  
                              l787 01B6                                l795 01A4  
                              l789 01BE                                l797 01A8  
                              l799 01AC                               _LATF 0004C3  
                             i2l36 0174                  ?_FM_Hfintosc_Init 0501  
                             _main 019C                               fsr2h 0004DA  
                             indf2 0004DF                               fsr2l 0004D9  
               ??_FM_Hfintosc_Init 0503                               start 0102  
                     ___param_bank 000000                      ??_Init_Timer0 0501  
                ?_Init_Gpio_System 0501                              ?_main 0501  
                            i2l761 0156                              i2l763 0164  
                            i2l765 0168                              i2l767 016E  
                            i2l759 0148                              i2l769 0172  
               ??_Init_Gpio_System 0501                              _TMR0H 000319  
                            _TMR0L 000318                              _TRISF 0004CB  
 Init_Internal_Oscillator@my_clock 0504                    __initialization 01CC  
                     __end_of_main 01B6             ?_Init_Interrupt_Timer0 0501  
                           ??_main 0506                __end_of_Init_Timer0 019C  
                    __activetblptr 000000                             i2u1_40 0156  
                           i2u1_41 0152                             i2u2_40 0164  
                           i2u2_41 0160                             isa$std 000001  
                       __accesstop 0560            __end_of__initialization 01DA  
                    ___rparam_used 000001                     __pcstackCOMRAM 0501  
                      _Init_Timer0 0176                     ivt0x8_undefint 0100  
     FM_Hfintosc_Init@clock_params 0501                            IVTBASEH 00045E  
                          IVTBASEL 00045D                            IVTBASEU 00045F  
        __size_of_FM_Hfintosc_Init 0040           __size_of_Timer_Interrupt 002E  
__size_of_Init_Internal_Oscillator 0016          ?_Init_Internal_Oscillator 0501  
        __size_of_Init_Gpio_System 0006                            __Hparam 0000  
                          __Lparam 0000            ??_Init_Interrupt_Timer0 0501  
                          __pcinit 01CC                            __ramtop 2500  
                          __ptext0 019C                            __ptext1 0176  
                          __ptext2 01E0                            __ptext3 01B6  
                          __ptext4 0106                            __ptext5 01EA  
                          __ptext6 0148               end_of_initialization 01DA  
                ??_Timer_Interrupt 0501                       ?_Init_Timer0 0501  
                 _FM_Hfintosc_Init 0106                start_initialization 01CC  
                       ivt0x8_base 0008                   _Init_Gpio_System 01EA  
 __end_of_Init_Internal_Oscillator 01CC     __size_of_Init_Interrupt_Timer0 000A  
    __end_of_Init_Interrupt_Timer0 01EA                           _PIE3bits 0004A1  
                         _PIR3bits 0004B1           _Init_Internal_Oscillator 01B6  
                  _Timer_Interrupt 0148               __size_of_Init_Timer0 0026  
                      _INTCON0bits 0004D6           __end_of_FM_Hfintosc_Init 0146  
                         __Hrparam 0000                           __Lrparam 0000  
         __end_of_Init_Gpio_System 01F0                         _T0CON0bits 00031A  
                       _T0CON1bits 00031B                           __pivt0x8 0008  
                      _OSCCON1bits 0000AD                      __size_of_main 001A  
          __end_of_Timer_Interrupt 0176                           isa$xinst 000000  
                         intlevel2 0000                         _OSCFRQbits 0000B1  
       ??_Init_Internal_Oscillator 0504                   ?_Timer_Interrupt 0501  
