//////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////
//					Microinstruction 1					//
//////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////

module Microinstruction_1 (
	micro_instr_ROM,
	clock,
	data_address_in,
	ALU2,
	SH2,
	KMx2,
	M2,
	B2,
	C2,
	T2,
	A2,
	data_address_out
);

/*****************************************************************
Modulo que implementa la primera microintrucci√≥n del pipeline,
habria que chequear que en el momento inicial no flashee cualquiera.
******************************************************************/

	input [32:0]micro_instr_ROM;
	input clock;
	input [10:0] data_address_in;
	output reg [3:0]ALU2;
	output reg [1:0]SH2;
	output reg KMx2;
	output reg [1:0]M2;
	output reg [5:0]B2;
	output reg [5:0]C2;
	output reg [6:0]T2;
	output reg [4:0]A2;
	output reg [10:0]data_address_out;

	always @* 
	begin
		alu = micro_instr_ROM[32:29];
		shifter = micro_instr_ROM[28:27];
		KMx = micro_instr_ROM[26];
		M = micro_instr_ROM[25:24];
		B = micro_instr_ROM[23:18];
		C = micro_instr_ROM[17:12];
		T = micro_instr_ROM[11:5];
		A = micro_instr_ROM[4:0];
		data_address_out = data_address_in;
	end
	
endmodule