
DoPracy2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b774  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000668  0800b918  0800b918  0000c918  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf80  0800bf80  0000d1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf80  0800bf80  0000cf80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf88  0800bf88  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf88  0800bf88  0000cf88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bf8c  0800bf8c  0000cf8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800bf90  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005284  200001d4  0800c164  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005458  0800c164  0000d458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001332f  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dcf  00000000  00000000  00020533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  00023308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c2e  00000000  00000000  000242d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019da1  00000000  00000000  00024f06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014593  00000000  00000000  0003eca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009baba  00000000  00000000  0005323a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eecf4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059a8  00000000  00000000  000eed38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000f46e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b8fc 	.word	0x0800b8fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800b8fc 	.word	0x0800b8fc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <ADC_Select_CH0>:
 *
 * Funkcja konfiguruje przetwornik ADC, aby korzysta z kanau 0.
 * W przypadku niepowodzenia konfiguracji wywouje funkcj ,,Error_Handler''.
 */
void ADC_Select_CH0 (void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig ={0};
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]

	  sConfig.Channel = ADC_CHANNEL_0;
 8001006:	2300      	movs	r3, #0
 8001008:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800100a:	2301      	movs	r3, #1
 800100c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800100e:	2301      	movs	r3, #1
 8001010:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001012:	463b      	mov	r3, r7
 8001014:	4619      	mov	r1, r3
 8001016:	4806      	ldr	r0, [pc, #24]	@ (8001030 <ADC_Select_CH0+0x3c>)
 8001018:	f002 f946 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <ADC_Select_CH0+0x32>
	  {
	    Error_Handler();
 8001022:	f000 fd59 	bl	8001ad8 <Error_Handler>
	  }
}
 8001026:	bf00      	nop
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000208 	.word	0x20000208

08001034 <ADC_Select_CH1>:
 *
 * Funkcja konfiguruje przetwornik ADC, aby korzysta z kanau 1.
 * W przypadku niepowodzenia konfiguracji wywouje funkcj ,,Error_Handler''.
 */
void ADC_Select_CH1 (void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig ={0};
 800103a:	463b      	mov	r3, r7
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
	  sConfig.Channel = ADC_CHANNEL_1;
 8001046:	2301      	movs	r3, #1
 8001048:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800104a:	2301      	movs	r3, #1
 800104c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800104e:	2301      	movs	r3, #1
 8001050:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001052:	463b      	mov	r3, r7
 8001054:	4619      	mov	r1, r3
 8001056:	4806      	ldr	r0, [pc, #24]	@ (8001070 <ADC_Select_CH1+0x3c>)
 8001058:	f002 f926 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <ADC_Select_CH1+0x32>
	  {
	    Error_Handler();
 8001062:	f000 fd39 	bl	8001ad8 <Error_Handler>
	  }
}
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000208 	.word	0x20000208

08001074 <ADC_Select_CH4>:
 *
 * Funkcja konfiguruje przetwornik ADC, aby korzysta z kanau 4.
 * W przypadku niepowodzenia konfiguracji wywouje funkcj ,,Error_Handler''.
 */
void ADC_Select_CH4 (void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig ={0};
 800107a:	463b      	mov	r3, r7
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
	  sConfig.Channel = ADC_CHANNEL_4;
 8001086:	2304      	movs	r3, #4
 8001088:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800108a:	2301      	movs	r3, #1
 800108c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800108e:	2301      	movs	r3, #1
 8001090:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001092:	463b      	mov	r3, r7
 8001094:	4619      	mov	r1, r3
 8001096:	4806      	ldr	r0, [pc, #24]	@ (80010b0 <ADC_Select_CH4+0x3c>)
 8001098:	f002 f906 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <ADC_Select_CH4+0x32>
	  {
	    Error_Handler();
 80010a2:	f000 fd19 	bl	8001ad8 <Error_Handler>
	  }
}
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000208 	.word	0x20000208

080010b4 <ADC_Select_CH8>:
 *
 * Funkcja konfiguruje przetwornik ADC, aby korzysta z kanau 8.
 * W przypadku niepowodzenia konfiguracji wywouje funkcj ,,Error_Handler''.
 */
void ADC_Select_CH8 (void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig ={0};
 80010ba:	463b      	mov	r3, r7
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
	  sConfig.Channel = ADC_CHANNEL_8;
 80010c6:	2308      	movs	r3, #8
 80010c8:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80010ca:	2301      	movs	r3, #1
 80010cc:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80010ce:	2301      	movs	r3, #1
 80010d0:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d2:	463b      	mov	r3, r7
 80010d4:	4619      	mov	r1, r3
 80010d6:	4806      	ldr	r0, [pc, #24]	@ (80010f0 <ADC_Select_CH8+0x3c>)
 80010d8:	f002 f8e6 	bl	80032a8 <HAL_ADC_ConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <ADC_Select_CH8+0x32>
	  {
	    Error_Handler();
 80010e2:	f000 fcf9 	bl	8001ad8 <Error_Handler>
	  }
}
 80010e6:	bf00      	nop
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000208 	.word	0x20000208

080010f4 <ADC_Select_CH10>:
 *
 * Funkcja konfiguruje przetwornik ADC, aby korzysta z kanau 10.
 * W przypadku niepowodzenia konfiguracji wywouje funkcj ,,Error_Handler''.
 */
void ADC_Select_CH10 (void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig ={0};
 80010fa:	463b      	mov	r3, r7
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
	  sConfig.Channel = ADC_CHANNEL_10;
 8001106:	230a      	movs	r3, #10
 8001108:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800110a:	2301      	movs	r3, #1
 800110c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800110e:	2303      	movs	r3, #3
 8001110:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001112:	463b      	mov	r3, r7
 8001114:	4619      	mov	r1, r3
 8001116:	4806      	ldr	r0, [pc, #24]	@ (8001130 <ADC_Select_CH10+0x3c>)
 8001118:	f002 f8c6 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <ADC_Select_CH10+0x32>
	  {
	    Error_Handler();
 8001122:	f000 fcd9 	bl	8001ad8 <Error_Handler>
	  }
}
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000208 	.word	0x20000208

08001134 <ADC_Select_CH11>:
 *
 * Funkcja konfiguruje przetwornik ADC, aby korzysta z kanau 11.
 * W przypadku niepowodzenia konfiguracji wywouje funkcj ,,Error_Handler''.
 */
void ADC_Select_CH11 (void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig ={0};
 800113a:	463b      	mov	r3, r7
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
	  sConfig.Channel = ADC_CHANNEL_11;
 8001146:	230b      	movs	r3, #11
 8001148:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800114a:	2301      	movs	r3, #1
 800114c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800114e:	2303      	movs	r3, #3
 8001150:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001152:	463b      	mov	r3, r7
 8001154:	4619      	mov	r1, r3
 8001156:	4806      	ldr	r0, [pc, #24]	@ (8001170 <ADC_Select_CH11+0x3c>)
 8001158:	f002 f8a6 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <ADC_Select_CH11+0x32>
	  {
	    Error_Handler();
 8001162:	f000 fcb9 	bl	8001ad8 <Error_Handler>
	  }
}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000208 	.word	0x20000208

08001174 <HAL_ADC_ConvCpltCallback>:
 * warunki, dane s przesyane lub zatrzymywana jest praca DMA.
 *
 * @param[in] hadc - wskanik na uchwyt ADC
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	if( (hadc->Instance == ADC1) && (warunkiPomiaru.flagaZmiany == 1) &&
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a0f      	ldr	r2, [pc, #60]	@ (80011c0 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d110      	bne.n	80011a8 <HAL_ADC_ConvCpltCallback+0x34>
 8001186:	4b0f      	ldr	r3, [pc, #60]	@ (80011c4 <HAL_ADC_ConvCpltCallback+0x50>)
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d10c      	bne.n	80011a8 <HAL_ADC_ConvCpltCallback+0x34>
			(warunkiPomiaru.idPomiaruDynam[0] == ID_DYNAM_CZASOWY) )
 800118e:	4b0d      	ldr	r3, [pc, #52]	@ (80011c4 <HAL_ADC_ConvCpltCallback+0x50>)
 8001190:	78db      	ldrb	r3, [r3, #3]
	if( (hadc->Instance == ADC1) && (warunkiPomiaru.flagaZmiany == 1) &&
 8001192:	2b54      	cmp	r3, #84	@ 0x54
 8001194:	d108      	bne.n	80011a8 <HAL_ADC_ConvCpltCallback+0x34>
	{
		sendDataRamkaDynamT(danePomiaroweDynam.tablicaPomiarowDynamicznych, warunkiPomiaru.czasPomiaruDynam);
 8001196:	4b0b      	ldr	r3, [pc, #44]	@ (80011c4 <HAL_ADC_ConvCpltCallback+0x50>)
 8001198:	88db      	ldrh	r3, [r3, #6]
 800119a:	4619      	mov	r1, r3
 800119c:	480a      	ldr	r0, [pc, #40]	@ (80011c8 <HAL_ADC_ConvCpltCallback+0x54>)
 800119e:	f000 f8cf 	bl	8001340 <sendDataRamkaDynamT>
		HAL_ADC_Stop_DMA(&hadc1);
 80011a2:	480a      	ldr	r0, [pc, #40]	@ (80011cc <HAL_ADC_ConvCpltCallback+0x58>)
 80011a4:	f002 f804 	bl	80031b0 <HAL_ADC_Stop_DMA>
	}

	if( (hadc->Instance == ADC1) && (warunkiPomiaru.flagaZmiany == 1) &&
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a04      	ldr	r2, [pc, #16]	@ (80011c0 <HAL_ADC_ConvCpltCallback+0x4c>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d102      	bne.n	80011b8 <HAL_ADC_ConvCpltCallback+0x44>
 80011b2:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <HAL_ADC_ConvCpltCallback+0x50>)
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	2b01      	cmp	r3, #1
			(warunkiPomiaru.idPomiaruDynam[0] == ID_DYNAM_BEZ_LIMITU) )
	{
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40012000 	.word	0x40012000
 80011c4:	20000408 	.word	0x20000408
 80011c8:	2000041c 	.word	0x2000041c
 80011cc:	20000208 	.word	0x20000208

080011d0 <HAL_ADC_ErrorCallback>:
 * Funkcja wywoywana w przypadku wystpienia bdu w pracy przetwornika ADC.
 * Komunikuje bd za pomoc komunikatu debugowego.
 *
 * @param[in] hadc - wskanik na uchwyt ADC
 */
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
    printf("ADC DMA Error\n");
 80011d8:	4803      	ldr	r0, [pc, #12]	@ (80011e8 <HAL_ADC_ErrorCallback+0x18>)
 80011da:	f006 fb27 	bl	800782c <puts>
}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	0800b918 	.word	0x0800b918

080011ec <crc16_ccitt_false>:
 * @param[in] pData - wskanik na dane wejciowe
 * @param[in] length - dugo danych wejciowych
 * @return Warto CRC16 obliczona zgodnie z CCITT FALSE
 */
uint16_t crc16_ccitt_false(const char* pData, int length)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
    uint16_t wCrc = 0xffff;
 80011f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011fa:	81fb      	strh	r3, [r7, #14]
    while (length--) {
 80011fc:	e025      	b.n	800124a <crc16_ccitt_false+0x5e>
        wCrc ^= *(unsigned const char *)pData++ << 8;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	1c5a      	adds	r2, r3, #1
 8001202:	607a      	str	r2, [r7, #4]
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	b21a      	sxth	r2, r3
 800120a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800120e:	4053      	eors	r3, r2
 8001210:	b21b      	sxth	r3, r3
 8001212:	81fb      	strh	r3, [r7, #14]
        for (int i=0; i < 8; i++)
 8001214:	2300      	movs	r3, #0
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	e014      	b.n	8001244 <crc16_ccitt_false+0x58>
            wCrc = wCrc & 0x8000 ? (wCrc << 1) ^ 0x1021 : wCrc << 1;
 800121a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800121e:	2b00      	cmp	r3, #0
 8001220:	da09      	bge.n	8001236 <crc16_ccitt_false+0x4a>
 8001222:	89fb      	ldrh	r3, [r7, #14]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	b21b      	sxth	r3, r3
 8001228:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800122c:	f083 0301 	eor.w	r3, r3, #1
 8001230:	b21b      	sxth	r3, r3
 8001232:	b29b      	uxth	r3, r3
 8001234:	e002      	b.n	800123c <crc16_ccitt_false+0x50>
 8001236:	89fb      	ldrh	r3, [r7, #14]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	b29b      	uxth	r3, r3
 800123c:	81fb      	strh	r3, [r7, #14]
        for (int i=0; i < 8; i++)
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	3301      	adds	r3, #1
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	2b07      	cmp	r3, #7
 8001248:	dde7      	ble.n	800121a <crc16_ccitt_false+0x2e>
    while (length--) {
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	1e5a      	subs	r2, r3, #1
 800124e:	603a      	str	r2, [r7, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1d4      	bne.n	80011fe <crc16_ccitt_false+0x12>
    }
    return wCrc;
 8001254:	89fb      	ldrh	r3, [r7, #14]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
	...

08001264 <parse_crc_from_text>:
 * heksadecymalnym na odpowiadajc mu liczb cakowit 16-bitow.
 *
 * @param[in] crc_text - wskanik na cig znakw z wartoci CRC w formacie heksadecymalnym
 * @return Warto CRC jako 16-bitowa liczba cakowita
 */
uint16_t parse_crc_from_text(const char *crc_text) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    uint16_t crc_value = 0;
 800126c:	2300      	movs	r3, #0
 800126e:	81fb      	strh	r3, [r7, #14]
    sscanf(crc_text, "%4hx", &crc_value);  // Parsowanie jako 16-bitowy hex
 8001270:	f107 030e 	add.w	r3, r7, #14
 8001274:	461a      	mov	r2, r3
 8001276:	4904      	ldr	r1, [pc, #16]	@ (8001288 <parse_crc_from_text+0x24>)
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f006 fb33 	bl	80078e4 <siscanf>
    return crc_value;
 800127e:	89fb      	ldrh	r3, [r7, #14]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	0800b928 	.word	0x0800b928

0800128c <receive_data_frame>:
 * Funkcja analizuje odebran ramk, sprawdzajc jej poprawno,
 * a nastpnie przekazuje dane do dalszego przetwarzania.
 *
 * @param[in] length - dugo odebranej ramki
 */
void receive_data_frame(uint16_t length) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	80fb      	strh	r3, [r7, #6]
    // Sprawdzamy, czy ramka jest wystarczajco duga oraz czy zaczyna si od 'U'
    if (length < 9 || odbiorUART.buffer[0] != NAGLOWEK_RAMKI_APLIKACJI) {  // Zakadamy minimaln dugo: U + dane + 4 znaki CRC + \r\n
 8001296:	88fb      	ldrh	r3, [r7, #6]
 8001298:	2b08      	cmp	r3, #8
 800129a:	d903      	bls.n	80012a4 <receive_data_frame+0x18>
 800129c:	4b20      	ldr	r3, [pc, #128]	@ (8001320 <receive_data_frame+0x94>)
 800129e:	785b      	ldrb	r3, [r3, #1]
 80012a0:	2b55      	cmp	r3, #85	@ 0x55
 80012a2:	d003      	beq.n	80012ac <receive_data_frame+0x20>
        printf("Bd: Niepoprawna ramka lub brak nagwka 'U'\n");
 80012a4:	481f      	ldr	r0, [pc, #124]	@ (8001324 <receive_data_frame+0x98>)
 80012a6:	f006 fac1 	bl	800782c <puts>
 80012aa:	e035      	b.n	8001318 <receive_data_frame+0x8c>
        return;
    }
    //Zatrzymanie przerwan wsyzstkich timerow
    HAL_TIM_Base_Stop_IT(&htim2);
 80012ac:	481e      	ldr	r0, [pc, #120]	@ (8001328 <receive_data_frame+0x9c>)
 80012ae:	f003 fea1 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim3);
 80012b2:	481e      	ldr	r0, [pc, #120]	@ (800132c <receive_data_frame+0xa0>)
 80012b4:	f003 fe9e 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim4);
 80012b8:	481d      	ldr	r0, [pc, #116]	@ (8001330 <receive_data_frame+0xa4>)
 80012ba:	f003 fe9b 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
    //Czyszczenie buforow
//    memset(tablicaPomiarowDynamicznych, 0, sizeof(tablicaPomiarowDynamicznych));
//    memset(tablicaHistoriiPrzedPomiarem, 0, sizeof(tablicaHistoriiPrzedPomiarem));

    // Oddzielamy dane od CRC (ostatnie 4 znaki przed '\r\n' to tekstowe CRC)
    char crc_text[5] = {0};
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	2300      	movs	r3, #0
 80012c4:	743b      	strb	r3, [r7, #16]
    memcpy(crc_text, &odbiorUART.buffer[length - 6], 4);  // Kopiujemy 4 znaki tekstowego CRC (np. "a9f9")
 80012c6:	88fb      	ldrh	r3, [r7, #6]
 80012c8:	3b06      	subs	r3, #6
 80012ca:	4a15      	ldr	r2, [pc, #84]	@ (8001320 <receive_data_frame+0x94>)
 80012cc:	4413      	add	r3, r2
 80012ce:	3301      	adds	r3, #1
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	60fb      	str	r3, [r7, #12]

    // Parsujemy tekstowe CRC na warto liczbow
    uint16_t crc_received = parse_crc_from_text(crc_text);
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ffc3 	bl	8001264 <parse_crc_from_text>
 80012de:	4603      	mov	r3, r0
 80012e0:	82fb      	strh	r3, [r7, #22]
    //printf("Mam nowe crc_received: %d\r\n", crc_received);

    // Obliczamy CRC dla odebranych danych (bez 'U' i bez CRC)
    uint16_t crc_calculated = crc16_ccitt_false((const char*)odbiorUART.buffer, length - 6);
 80012e2:	88fb      	ldrh	r3, [r7, #6]
 80012e4:	3b06      	subs	r3, #6
 80012e6:	4619      	mov	r1, r3
 80012e8:	4812      	ldr	r0, [pc, #72]	@ (8001334 <receive_data_frame+0xa8>)
 80012ea:	f7ff ff7f 	bl	80011ec <crc16_ccitt_false>
 80012ee:	4603      	mov	r3, r0
 80012f0:	82bb      	strh	r3, [r7, #20]
    //printf("A crc calculated t o : %d\r\n", crc_calculated);

    // Sprawdzamy poprawno CRC
    if (crc_calculated == crc_received) {
 80012f2:	8aba      	ldrh	r2, [r7, #20]
 80012f4:	8afb      	ldrh	r3, [r7, #22]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d108      	bne.n	800130c <receive_data_frame+0x80>
        // Przekazujemy dane bez CRC i nagwka 'U' do przetworzenia
        process_received_data(odbiorUART.buffer + 2, length - 7);  // -7 to U + CRC (4 znaki) + \r\n
 80012fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001338 <receive_data_frame+0xac>)
 80012fc:	88fb      	ldrh	r3, [r7, #6]
 80012fe:	3b07      	subs	r3, #7
 8001300:	b29b      	uxth	r3, r3
 8001302:	4619      	mov	r1, r3
 8001304:	4610      	mov	r0, r2
 8001306:	f000 fe19 	bl	8001f3c <process_received_data>
 800130a:	e005      	b.n	8001318 <receive_data_frame+0x8c>
    } else {
        printf("Bd CRC! Odebrano: %u, Obliczono: %u\n", crc_received, crc_calculated);
 800130c:	8afb      	ldrh	r3, [r7, #22]
 800130e:	8aba      	ldrh	r2, [r7, #20]
 8001310:	4619      	mov	r1, r3
 8001312:	480a      	ldr	r0, [pc, #40]	@ (800133c <receive_data_frame+0xb0>)
 8001314:	f006 fa22 	bl	800775c <iprintf>
    }
}
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200003d0 	.word	0x200003d0
 8001324:	0800b930 	.word	0x0800b930
 8001328:	200002b0 	.word	0x200002b0
 800132c:	200002f8 	.word	0x200002f8
 8001330:	20000340 	.word	0x20000340
 8001334:	200003d1 	.word	0x200003d1
 8001338:	200003d3 	.word	0x200003d3
 800133c:	0800b964 	.word	0x0800b964

08001340 <sendDataRamkaDynamT>:
 *
 * @param[in] tablicaPomiarowDynamicznych - tablica z danymi pomiarowymi
 * @param[in] czasPomiaruDynam - czas pomiaru danych dynamicznych
 */
void sendDataRamkaDynamT(uint32_t *tablicaPomiarowDynamicznych, int czasPomiaruDynam)
{
 8001340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001344:	b08d      	sub	sp, #52	@ 0x34
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	6039      	str	r1, [r7, #0]
 800134c:	466b      	mov	r3, sp
 800134e:	461e      	mov	r6, r3
    const int maxBufSize = 3*MAX_POMIARY;  // Wikszy bufor, aby zmieci ca ramk
 8001350:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8001354:	61fb      	str	r3, [r7, #28]
    char frame[maxBufSize];      // Bufor dla caej ramki
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	3b01      	subs	r3, #1
 800135a:	61bb      	str	r3, [r7, #24]
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	2200      	movs	r2, #0
 8001360:	4698      	mov	r8, r3
 8001362:	4691      	mov	r9, r2
 8001364:	f04f 0200 	mov.w	r2, #0
 8001368:	f04f 0300 	mov.w	r3, #0
 800136c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001370:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001374:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	2200      	movs	r2, #0
 800137c:	461c      	mov	r4, r3
 800137e:	4615      	mov	r5, r2
 8001380:	f04f 0200 	mov.w	r2, #0
 8001384:	f04f 0300 	mov.w	r3, #0
 8001388:	00eb      	lsls	r3, r5, #3
 800138a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800138e:	00e2      	lsls	r2, r4, #3
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	3307      	adds	r3, #7
 8001394:	08db      	lsrs	r3, r3, #3
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	ebad 0d03 	sub.w	sp, sp, r3
 800139c:	466b      	mov	r3, sp
 800139e:	3300      	adds	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
    int czasPomNa2 = czasPomiaruDynam/2;
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	0fda      	lsrs	r2, r3, #31
 80013a6:	4413      	add	r3, r2
 80013a8:	105b      	asrs	r3, r3, #1
 80013aa:	613b      	str	r3, [r7, #16]
    int index = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Dodanie nagwka "P D [C5 lub C6]"
    index += snprintf(frame + index, sizeof(frame) - index, "P D %s ", warunkiPomiaru.idCzujnika);
 80013b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	18d0      	adds	r0, r2, r3
 80013b6:	69fa      	ldr	r2, [r7, #28]
 80013b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ba:	1ad1      	subs	r1, r2, r3
 80013bc:	4b4c      	ldr	r3, [pc, #304]	@ (80014f0 <sendDataRamkaDynamT+0x1b0>)
 80013be:	4a4d      	ldr	r2, [pc, #308]	@ (80014f4 <sendDataRamkaDynamT+0x1b4>)
 80013c0:	f006 fa3c 	bl	800783c <sniprintf>
 80013c4:	4602      	mov	r2, r0
 80013c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013c8:	4413      	add	r3, r2
 80013ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Dodanie informacji o rodzaju pomiaru: "T [czasPomiaruDynam]"
    index += snprintf(frame + index, sizeof(frame) - index, "T %d ", czasPomiaruDynam);
 80013cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ce:	697a      	ldr	r2, [r7, #20]
 80013d0:	18d0      	adds	r0, r2, r3
 80013d2:	69fa      	ldr	r2, [r7, #28]
 80013d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d6:	1ad1      	subs	r1, r2, r3
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	4a47      	ldr	r2, [pc, #284]	@ (80014f8 <sendDataRamkaDynamT+0x1b8>)
 80013dc:	f006 fa2e 	bl	800783c <sniprintf>
 80013e0:	4602      	mov	r2, r0
 80013e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e4:	4413      	add	r3, r2
 80013e6:	62fb      	str	r3, [r7, #44]	@ 0x2c


    int wyliczonyIdxHistorii = warunkiPomiaru.indeksHistorii;
 80013e8:	4b41      	ldr	r3, [pc, #260]	@ (80014f0 <sendDataRamkaDynamT+0x1b0>)
 80013ea:	89db      	ldrh	r3, [r3, #14]
 80013ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Dodanie historii pomiaru
    for ( int licznik = 0; licznik<ROZM_HISTORIA; licznik++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013f2:	e023      	b.n	800143c <sendDataRamkaDynamT+0xfc>
    {
    	index += snprintf(frame + index, sizeof(frame) - index, "%lu ", danePomiaroweDynam.tablicaHistoriiPrzedPomiarem[wyliczonyIdxHistorii]);
 80013f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013f6:	697a      	ldr	r2, [r7, #20]
 80013f8:	18d0      	adds	r0, r2, r3
 80013fa:	69fa      	ldr	r2, [r7, #28]
 80013fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013fe:	1ad1      	subs	r1, r2, r3
 8001400:	4a3e      	ldr	r2, [pc, #248]	@ (80014fc <sendDataRamkaDynamT+0x1bc>)
 8001402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001404:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001408:	3308      	adds	r3, #8
 800140a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800140e:	4a3c      	ldr	r2, [pc, #240]	@ (8001500 <sendDataRamkaDynamT+0x1c0>)
 8001410:	f006 fa14 	bl	800783c <sniprintf>
 8001414:	4602      	mov	r2, r0
 8001416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001418:	4413      	add	r3, r2
 800141a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    	wyliczonyIdxHistorii = (wyliczonyIdxHistorii + 1) % ROZM_HISTORIA;
 800141c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800141e:	3301      	adds	r3, #1
 8001420:	4a38      	ldr	r2, [pc, #224]	@ (8001504 <sendDataRamkaDynamT+0x1c4>)
 8001422:	fb82 1203 	smull	r1, r2, r2, r3
 8001426:	1111      	asrs	r1, r2, #4
 8001428:	17da      	asrs	r2, r3, #31
 800142a:	1a8a      	subs	r2, r1, r2
 800142c:	2132      	movs	r1, #50	@ 0x32
 800142e:	fb01 f202 	mul.w	r2, r1, r2
 8001432:	1a9b      	subs	r3, r3, r2
 8001434:	62bb      	str	r3, [r7, #40]	@ 0x28
    for ( int licznik = 0; licznik<ROZM_HISTORIA; licznik++)
 8001436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001438:	3301      	adds	r3, #1
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
 800143c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143e:	2b31      	cmp	r3, #49	@ 0x31
 8001440:	ddd8      	ble.n	80013f4 <sendDataRamkaDynamT+0xb4>
    }
    // Dodanie danych pomiarowych

    for (int i = 0; i < czasPomNa2; i++) {
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
 8001446:	e01a      	b.n	800147e <sendDataRamkaDynamT+0x13e>
    	if(danePomiaroweDynam.tablicaPomiarowDynamicznych[i] > 0)
 8001448:	4a2c      	ldr	r2, [pc, #176]	@ (80014fc <sendDataRamkaDynamT+0x1bc>)
 800144a:	6a3b      	ldr	r3, [r7, #32]
 800144c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d011      	beq.n	8001478 <sendDataRamkaDynamT+0x138>
    	{
        index += snprintf(frame + index, sizeof(frame) - index, "%lu ", tablicaPomiarowDynamicznych[i] );
 8001454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	18d0      	adds	r0, r2, r3
 800145a:	69fa      	ldr	r2, [r7, #28]
 800145c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800145e:	1ad1      	subs	r1, r2, r3
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	4413      	add	r3, r2
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a25      	ldr	r2, [pc, #148]	@ (8001500 <sendDataRamkaDynamT+0x1c0>)
 800146c:	f006 f9e6 	bl	800783c <sniprintf>
 8001470:	4602      	mov	r2, r0
 8001472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001474:	4413      	add	r3, r2
 8001476:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < czasPomNa2; i++) {
 8001478:	6a3b      	ldr	r3, [r7, #32]
 800147a:	3301      	adds	r3, #1
 800147c:	623b      	str	r3, [r7, #32]
 800147e:	6a3a      	ldr	r2, [r7, #32]
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	429a      	cmp	r2, r3
 8001484:	dbe0      	blt.n	8001448 <sendDataRamkaDynamT+0x108>
    	}
    }

    // Usuwanie ostatniej spacji, jeli istnieje
    if (index > 0 && frame[index - 1] == ' ') {
 8001486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001488:	2b00      	cmp	r3, #0
 800148a:	dd08      	ble.n	800149e <sendDataRamkaDynamT+0x15e>
 800148c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800148e:	3b01      	subs	r3, #1
 8001490:	697a      	ldr	r2, [r7, #20]
 8001492:	5cd3      	ldrb	r3, [r2, r3]
 8001494:	2b20      	cmp	r3, #32
 8001496:	d102      	bne.n	800149e <sendDataRamkaDynamT+0x15e>
        index--; // Cofnicie indeksu, aby pomin kocow spacj
 8001498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149a:	3b01      	subs	r3, #1
 800149c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    // Obliczenie CRC dla danych w ramce (bez kocowej spacji)
    uint16_t crc = crc16_ccitt_false((char *)frame, index);
 800149e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80014a0:	6978      	ldr	r0, [r7, #20]
 80014a2:	f7ff fea3 	bl	80011ec <crc16_ccitt_false>
 80014a6:	4603      	mov	r3, r0
 80014a8:	81fb      	strh	r3, [r7, #14]

    // Dodanie CRC na kocu ramki
    index += snprintf(frame + index, sizeof(frame) - index, " %u\r\n", crc);
 80014aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014ac:	697a      	ldr	r2, [r7, #20]
 80014ae:	18d0      	adds	r0, r2, r3
 80014b0:	69fa      	ldr	r2, [r7, #28]
 80014b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014b4:	1ad1      	subs	r1, r2, r3
 80014b6:	89fb      	ldrh	r3, [r7, #14]
 80014b8:	4a13      	ldr	r2, [pc, #76]	@ (8001508 <sendDataRamkaDynamT+0x1c8>)
 80014ba:	f006 f9bf 	bl	800783c <sniprintf>
 80014be:	4602      	mov	r2, r0
 80014c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c2:	4413      	add	r3, r2
 80014c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Wysyanie caej ramki jednorazowo
    HAL_UART_Transmit(&huart2, (uint8_t *)frame, index, HAL_MAX_DELAY);
 80014c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014ce:	6979      	ldr	r1, [r7, #20]
 80014d0:	480e      	ldr	r0, [pc, #56]	@ (800150c <sendDataRamkaDynamT+0x1cc>)
 80014d2:	f004 f995 	bl	8005800 <HAL_UART_Transmit>

    // Wyczyszczenie tablicy po wysaniu danych
    memset(tablicaPomiarowDynamicznych, 0, sizeof(int) * MAX_POMIARY);  // Zerowanie zawartoci tablicy
 80014d6:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80014da:	2100      	movs	r1, #0
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f006 fb05 	bl	8007aec <memset>
 80014e2:	46b5      	mov	sp, r6
}
 80014e4:	bf00      	nop
 80014e6:	3734      	adds	r7, #52	@ 0x34
 80014e8:	46bd      	mov	sp, r7
 80014ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80014ee:	bf00      	nop
 80014f0:	20000408 	.word	0x20000408
 80014f4:	0800b990 	.word	0x0800b990
 80014f8:	0800b998 	.word	0x0800b998
 80014fc:	2000041c 	.word	0x2000041c
 8001500:	0800b9a0 	.word	0x0800b9a0
 8001504:	51eb851f 	.word	0x51eb851f
 8001508:	0800b9a8 	.word	0x0800b9a8
 800150c:	20000388 	.word	0x20000388

08001510 <HAL_UART_RxCpltCallback>:
 * Funkcja obsuguje odbir pojedynczych bajtw, budujc pen ramk danych
 * i przekazujc j do przetwarzania.
 *
 * @param[in] huart - wskanik na uchwyt UART
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a21      	ldr	r2, [pc, #132]	@ (80015a4 <HAL_UART_RxCpltCallback+0x94>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d13d      	bne.n	800159e <HAL_UART_RxCpltCallback+0x8e>
        static uint16_t length = 0;

        // Sprawdzamy, czy ramka zaczyna si od 'U'
        if (length == 0 && odbiorUART.receivedData != NAGLOWEK_RAMKI_APLIKACJI) {
 8001522:	4b21      	ldr	r3, [pc, #132]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 8001524:	881b      	ldrh	r3, [r3, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d10c      	bne.n	8001544 <HAL_UART_RxCpltCallback+0x34>
 800152a:	4b20      	ldr	r3, [pc, #128]	@ (80015ac <HAL_UART_RxCpltCallback+0x9c>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2b55      	cmp	r3, #85	@ 0x55
 8001530:	d008      	beq.n	8001544 <HAL_UART_RxCpltCallback+0x34>
        	printf("Nie ma U na poczatku\r\n");
 8001532:	481f      	ldr	r0, [pc, #124]	@ (80015b0 <HAL_UART_RxCpltCallback+0xa0>)
 8001534:	f006 f97a 	bl	800782c <puts>
            // Ignorujemy, jeli pierwszy znak nie jest 'U'
            HAL_UART_Receive_IT(&huart2, &odbiorUART.receivedData, 1);
 8001538:	2201      	movs	r2, #1
 800153a:	491c      	ldr	r1, [pc, #112]	@ (80015ac <HAL_UART_RxCpltCallback+0x9c>)
 800153c:	481d      	ldr	r0, [pc, #116]	@ (80015b4 <HAL_UART_RxCpltCallback+0xa4>)
 800153e:	f004 f9ea 	bl	8005916 <HAL_UART_Receive_IT>
            return;
 8001542:	e02c      	b.n	800159e <HAL_UART_RxCpltCallback+0x8e>
        }

        odbiorUART.buffer[length++] = odbiorUART.receivedData;  // Buforowanie odebranego znaku
 8001544:	4b18      	ldr	r3, [pc, #96]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	1c5a      	adds	r2, r3, #1
 800154a:	b291      	uxth	r1, r2
 800154c:	4a16      	ldr	r2, [pc, #88]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 800154e:	8011      	strh	r1, [r2, #0]
 8001550:	4619      	mov	r1, r3
 8001552:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <HAL_UART_RxCpltCallback+0x9c>)
 8001554:	781a      	ldrb	r2, [r3, #0]
 8001556:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <HAL_UART_RxCpltCallback+0x9c>)
 8001558:	440b      	add	r3, r1
 800155a:	705a      	strb	r2, [r3, #1]

        // Sprawdzamy, czy ramka koczy si na '\r\n'
        if (length >= 2 && odbiorUART.buffer[length - 2] == '\r' && odbiorUART.buffer[length - 1] == '\n') {
 800155c:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 800155e:	881b      	ldrh	r3, [r3, #0]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d917      	bls.n	8001594 <HAL_UART_RxCpltCallback+0x84>
 8001564:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 8001566:	881b      	ldrh	r3, [r3, #0]
 8001568:	3b02      	subs	r3, #2
 800156a:	4a10      	ldr	r2, [pc, #64]	@ (80015ac <HAL_UART_RxCpltCallback+0x9c>)
 800156c:	4413      	add	r3, r2
 800156e:	785b      	ldrb	r3, [r3, #1]
 8001570:	2b0d      	cmp	r3, #13
 8001572:	d10f      	bne.n	8001594 <HAL_UART_RxCpltCallback+0x84>
 8001574:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	3b01      	subs	r3, #1
 800157a:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <HAL_UART_RxCpltCallback+0x9c>)
 800157c:	4413      	add	r3, r2
 800157e:	785b      	ldrb	r3, [r3, #1]
 8001580:	2b0a      	cmp	r3, #10
 8001582:	d107      	bne.n	8001594 <HAL_UART_RxCpltCallback+0x84>
            receive_data_frame(length);  // Przetwarzamy ramk danych
 8001584:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fe7f 	bl	800128c <receive_data_frame>
            length = 0;  // Resetujemy dugo bufora po zakoczeniu ramki
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <HAL_UART_RxCpltCallback+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	801a      	strh	r2, [r3, #0]
        }

        // Wczamy ponownie przerwanie odbioru danych UART
        HAL_UART_Receive_IT(&huart2, &odbiorUART.receivedData, 1);
 8001594:	2201      	movs	r2, #1
 8001596:	4905      	ldr	r1, [pc, #20]	@ (80015ac <HAL_UART_RxCpltCallback+0x9c>)
 8001598:	4806      	ldr	r0, [pc, #24]	@ (80015b4 <HAL_UART_RxCpltCallback+0xa4>)
 800159a:	f004 f9bc 	bl	8005916 <HAL_UART_Receive_IT>
    }
}
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40004400 	.word	0x40004400
 80015a8:	20000404 	.word	0x20000404
 80015ac:	200003d0 	.word	0x200003d0
 80015b0:	0800b9b0 	.word	0x0800b9b0
 80015b4:	20000388 	.word	0x20000388

080015b8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80015c0:	1d39      	adds	r1, r7, #4
 80015c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015c6:	2201      	movs	r2, #1
 80015c8:	4803      	ldr	r0, [pc, #12]	@ (80015d8 <__io_putchar+0x20>)
 80015ca:	f004 f919 	bl	8005800 <HAL_UART_Transmit>
	return ch;
 80015ce:	687b      	ldr	r3, [r7, #4]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000388 	.word	0x20000388

080015dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e0:	f001 f900 	bl	80027e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015e4:	f000 f81e 	bl	8001624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015e8:	f000 fa08 	bl	80019fc <MX_GPIO_Init>
  MX_DMA_Init();
 80015ec:	f000 f9e6 	bl	80019bc <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015f0:	f000 f9ba 	bl	8001968 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80015f4:	f000 f880 	bl	80016f8 <MX_ADC1_Init>
  MX_TIM2_Init();
 80015f8:	f000 f8d0 	bl	800179c <MX_TIM2_Init>
  MX_TIM3_Init();
 80015fc:	f000 f91a 	bl	8001834 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001600:	f000 f964 	bl	80018cc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 8001604:	4804      	ldr	r0, [pc, #16]	@ (8001618 <main+0x3c>)
 8001606:	f001 fb15 	bl	8002c34 <HAL_ADC_Start_IT>
  HAL_UART_Receive_IT(&huart2, &odbiorUART.receivedData, 1);
 800160a:	2201      	movs	r2, #1
 800160c:	4903      	ldr	r1, [pc, #12]	@ (800161c <main+0x40>)
 800160e:	4804      	ldr	r0, [pc, #16]	@ (8001620 <main+0x44>)
 8001610:	f004 f981 	bl	8005916 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <main+0x38>
 8001618:	20000208 	.word	0x20000208
 800161c:	200003d0 	.word	0x200003d0
 8001620:	20000388 	.word	0x20000388

08001624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b094      	sub	sp, #80	@ 0x50
 8001628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800162a:	f107 0320 	add.w	r3, r7, #32
 800162e:	2230      	movs	r2, #48	@ 0x30
 8001630:	2100      	movs	r1, #0
 8001632:	4618      	mov	r0, r3
 8001634:	f006 fa5a 	bl	8007aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001638:	f107 030c 	add.w	r3, r7, #12
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]
 8001640:	605a      	str	r2, [r3, #4]
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	60da      	str	r2, [r3, #12]
 8001646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001648:	2300      	movs	r3, #0
 800164a:	60bb      	str	r3, [r7, #8]
 800164c:	4b28      	ldr	r3, [pc, #160]	@ (80016f0 <SystemClock_Config+0xcc>)
 800164e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001650:	4a27      	ldr	r2, [pc, #156]	@ (80016f0 <SystemClock_Config+0xcc>)
 8001652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001656:	6413      	str	r3, [r2, #64]	@ 0x40
 8001658:	4b25      	ldr	r3, [pc, #148]	@ (80016f0 <SystemClock_Config+0xcc>)
 800165a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001664:	2300      	movs	r3, #0
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	4b22      	ldr	r3, [pc, #136]	@ (80016f4 <SystemClock_Config+0xd0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001670:	4a20      	ldr	r2, [pc, #128]	@ (80016f4 <SystemClock_Config+0xd0>)
 8001672:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001676:	6013      	str	r3, [r2, #0]
 8001678:	4b1e      	ldr	r3, [pc, #120]	@ (80016f4 <SystemClock_Config+0xd0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001684:	2302      	movs	r3, #2
 8001686:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001688:	2301      	movs	r3, #1
 800168a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800168c:	2310      	movs	r3, #16
 800168e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001690:	2302      	movs	r3, #2
 8001692:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001694:	2300      	movs	r3, #0
 8001696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001698:	2308      	movs	r3, #8
 800169a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 68;
 800169c:	2344      	movs	r3, #68	@ 0x44
 800169e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016a0:	2302      	movs	r3, #2
 80016a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80016a4:	2307      	movs	r3, #7
 80016a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016a8:	f107 0320 	add.w	r3, r7, #32
 80016ac:	4618      	mov	r0, r3
 80016ae:	f002 ff57 	bl	8004560 <HAL_RCC_OscConfig>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80016b8:	f000 fa0e 	bl	8001ad8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016bc:	230f      	movs	r3, #15
 80016be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016c0:	2302      	movs	r3, #2
 80016c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	2102      	movs	r1, #2
 80016d8:	4618      	mov	r0, r3
 80016da:	f003 f9b9 	bl	8004a50 <HAL_RCC_ClockConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80016e4:	f000 f9f8 	bl	8001ad8 <Error_Handler>
  }
}
 80016e8:	bf00      	nop
 80016ea:	3750      	adds	r7, #80	@ 0x50
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40023800 	.word	0x40023800
 80016f4:	40007000 	.word	0x40007000

080016f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016fe:	463b      	mov	r3, r7
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800170a:	4b21      	ldr	r3, [pc, #132]	@ (8001790 <MX_ADC1_Init+0x98>)
 800170c:	4a21      	ldr	r2, [pc, #132]	@ (8001794 <MX_ADC1_Init+0x9c>)
 800170e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001710:	4b1f      	ldr	r3, [pc, #124]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001712:	2200      	movs	r2, #0
 8001714:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001716:	4b1e      	ldr	r3, [pc, #120]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800171c:	4b1c      	ldr	r3, [pc, #112]	@ (8001790 <MX_ADC1_Init+0x98>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001722:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001724:	2201      	movs	r2, #1
 8001726:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001728:	4b19      	ldr	r3, [pc, #100]	@ (8001790 <MX_ADC1_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001730:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001732:	2200      	movs	r2, #0
 8001734:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001736:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001738:	4a17      	ldr	r2, [pc, #92]	@ (8001798 <MX_ADC1_Init+0xa0>)
 800173a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <MX_ADC1_Init+0x98>)
 800173e:	2200      	movs	r2, #0
 8001740:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001744:	2201      	movs	r2, #1
 8001746:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <MX_ADC1_Init+0x98>)
 800174a:	2201      	movs	r2, #1
 800174c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001750:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001752:	2201      	movs	r2, #1
 8001754:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001756:	480e      	ldr	r0, [pc, #56]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001758:	f001 f8b6 	bl	80028c8 <HAL_ADC_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001762:	f000 f9b9 	bl	8001ad8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001766:	2300      	movs	r3, #0
 8001768:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800176a:	2301      	movs	r3, #1
 800176c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800176e:	2301      	movs	r3, #1
 8001770:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001772:	463b      	mov	r3, r7
 8001774:	4619      	mov	r1, r3
 8001776:	4806      	ldr	r0, [pc, #24]	@ (8001790 <MX_ADC1_Init+0x98>)
 8001778:	f001 fd96 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001782:	f000 f9a9 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000208 	.word	0x20000208
 8001794:	40012000 	.word	0x40012000
 8001798:	0f000001 	.word	0x0f000001

0800179c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a2:	f107 0308 	add.w	r3, r7, #8
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b0:	463b      	mov	r3, r7
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = TIM2_PRESCALER;
 80017c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017c2:	2243      	movs	r2, #67	@ 0x43
 80017c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_PERIOD;
 80017cc:	4b18      	ldr	r3, [pc, #96]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017ce:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 80017d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d4:	4b16      	ldr	r3, [pc, #88]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017da:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017dc:	2200      	movs	r2, #0
 80017de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017e0:	4813      	ldr	r0, [pc, #76]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017e2:	f003 fb55 	bl	8004e90 <HAL_TIM_Base_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80017ec:	f000 f974 	bl	8001ad8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017f6:	f107 0308 	add.w	r3, r7, #8
 80017fa:	4619      	mov	r1, r3
 80017fc:	480c      	ldr	r0, [pc, #48]	@ (8001830 <MX_TIM2_Init+0x94>)
 80017fe:	f003 fd18 	bl	8005232 <HAL_TIM_ConfigClockSource>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001808:	f000 f966 	bl	8001ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800180c:	2300      	movs	r3, #0
 800180e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001810:	2300      	movs	r3, #0
 8001812:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001814:	463b      	mov	r3, r7
 8001816:	4619      	mov	r1, r3
 8001818:	4805      	ldr	r0, [pc, #20]	@ (8001830 <MX_TIM2_Init+0x94>)
 800181a:	f003 ff1f 	bl	800565c <HAL_TIMEx_MasterConfigSynchronization>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001824:	f000 f958 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001828:	bf00      	nop
 800182a:	3718      	adds	r7, #24
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	200002b0 	.word	0x200002b0

08001834 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800183a:	f107 0308 	add.w	r3, r7, #8
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001848:	463b      	mov	r3, r7
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001850:	4b1c      	ldr	r3, [pc, #112]	@ (80018c4 <MX_TIM3_Init+0x90>)
 8001852:	4a1d      	ldr	r2, [pc, #116]	@ (80018c8 <MX_TIM3_Init+0x94>)
 8001854:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = TIM3_PRESCALER;
 8001856:	4b1b      	ldr	r3, [pc, #108]	@ (80018c4 <MX_TIM3_Init+0x90>)
 8001858:	2243      	movs	r2, #67	@ 0x43
 800185a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185c:	4b19      	ldr	r3, [pc, #100]	@ (80018c4 <MX_TIM3_Init+0x90>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_PERIOD;
 8001862:	4b18      	ldr	r3, [pc, #96]	@ (80018c4 <MX_TIM3_Init+0x90>)
 8001864:	2263      	movs	r2, #99	@ 0x63
 8001866:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001868:	4b16      	ldr	r3, [pc, #88]	@ (80018c4 <MX_TIM3_Init+0x90>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800186e:	4b15      	ldr	r3, [pc, #84]	@ (80018c4 <MX_TIM3_Init+0x90>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001874:	4813      	ldr	r0, [pc, #76]	@ (80018c4 <MX_TIM3_Init+0x90>)
 8001876:	f003 fb0b 	bl	8004e90 <HAL_TIM_Base_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001880:	f000 f92a 	bl	8001ad8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001884:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001888:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800188a:	f107 0308 	add.w	r3, r7, #8
 800188e:	4619      	mov	r1, r3
 8001890:	480c      	ldr	r0, [pc, #48]	@ (80018c4 <MX_TIM3_Init+0x90>)
 8001892:	f003 fcce 	bl	8005232 <HAL_TIM_ConfigClockSource>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 800189c:	f000 f91c 	bl	8001ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a0:	2300      	movs	r3, #0
 80018a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018a8:	463b      	mov	r3, r7
 80018aa:	4619      	mov	r1, r3
 80018ac:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <MX_TIM3_Init+0x90>)
 80018ae:	f003 fed5 	bl	800565c <HAL_TIMEx_MasterConfigSynchronization>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80018b8:	f000 f90e 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018bc:	bf00      	nop
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200002f8 	.word	0x200002f8
 80018c8:	40000400 	.word	0x40000400

080018cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018d2:	f107 0308 	add.w	r3, r7, #8
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e0:	463b      	mov	r3, r7
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80018e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <MX_TIM4_Init+0x94>)
 80018ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001964 <MX_TIM4_Init+0x98>)
 80018ec:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = TIM4_PRESCALER;
 80018ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001960 <MX_TIM4_Init+0x94>)
 80018f0:	f240 120f 	movw	r2, #271	@ 0x10f
 80018f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <MX_TIM4_Init+0x94>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = TIM4_PERIOD;
 80018fc:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <MX_TIM4_Init+0x94>)
 80018fe:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8001902:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001904:	4b16      	ldr	r3, [pc, #88]	@ (8001960 <MX_TIM4_Init+0x94>)
 8001906:	2200      	movs	r2, #0
 8001908:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <MX_TIM4_Init+0x94>)
 800190c:	2200      	movs	r2, #0
 800190e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001910:	4813      	ldr	r0, [pc, #76]	@ (8001960 <MX_TIM4_Init+0x94>)
 8001912:	f003 fabd 	bl	8004e90 <HAL_TIM_Base_Init>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800191c:	f000 f8dc 	bl	8001ad8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001920:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001924:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001926:	f107 0308 	add.w	r3, r7, #8
 800192a:	4619      	mov	r1, r3
 800192c:	480c      	ldr	r0, [pc, #48]	@ (8001960 <MX_TIM4_Init+0x94>)
 800192e:	f003 fc80 	bl	8005232 <HAL_TIM_ConfigClockSource>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001938:	f000 f8ce 	bl	8001ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800193c:	2300      	movs	r3, #0
 800193e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001944:	463b      	mov	r3, r7
 8001946:	4619      	mov	r1, r3
 8001948:	4805      	ldr	r0, [pc, #20]	@ (8001960 <MX_TIM4_Init+0x94>)
 800194a:	f003 fe87 	bl	800565c <HAL_TIMEx_MasterConfigSynchronization>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001954:	f000 f8c0 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001958:	bf00      	nop
 800195a:	3718      	adds	r7, #24
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20000340 	.word	0x20000340
 8001964:	40000800 	.word	0x40000800

08001968 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800196c:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 800196e:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <MX_USART2_UART_Init+0x50>)
 8001970:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001972:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 8001974:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001978:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800197a:	4b0e      	ldr	r3, [pc, #56]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001980:	4b0c      	ldr	r3, [pc, #48]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 8001982:	2200      	movs	r2, #0
 8001984:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001986:	4b0b      	ldr	r3, [pc, #44]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800198c:	4b09      	ldr	r3, [pc, #36]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 800198e:	220c      	movs	r2, #12
 8001990:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001992:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001998:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 800199a:	2200      	movs	r2, #0
 800199c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800199e:	4805      	ldr	r0, [pc, #20]	@ (80019b4 <MX_USART2_UART_Init+0x4c>)
 80019a0:	f003 fede 	bl	8005760 <HAL_UART_Init>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019aa:	f000 f895 	bl	8001ad8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20000388 	.word	0x20000388
 80019b8:	40004400 	.word	0x40004400

080019bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	607b      	str	r3, [r7, #4]
 80019c6:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <MX_DMA_Init+0x3c>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	4a0b      	ldr	r2, [pc, #44]	@ (80019f8 <MX_DMA_Init+0x3c>)
 80019cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <MX_DMA_Init+0x3c>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2100      	movs	r1, #0
 80019e2:	2038      	movs	r0, #56	@ 0x38
 80019e4:	f001 ffe5 	bl	80039b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80019e8:	2038      	movs	r0, #56	@ 0x38
 80019ea:	f001 fffe 	bl	80039ea <HAL_NVIC_EnableIRQ>

}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800

080019fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	@ 0x28
 8001a00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	2200      	movs	r2, #0
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	605a      	str	r2, [r3, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
 8001a0e:	60da      	str	r2, [r3, #12]
 8001a10:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	613b      	str	r3, [r7, #16]
 8001a16:	4b2d      	ldr	r3, [pc, #180]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a2c      	ldr	r2, [pc, #176]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a1c:	f043 0304 	orr.w	r3, r3, #4
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b2a      	ldr	r3, [pc, #168]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0304 	and.w	r3, r3, #4
 8001a2a:	613b      	str	r3, [r7, #16]
 8001a2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	4b26      	ldr	r3, [pc, #152]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	4a25      	ldr	r2, [pc, #148]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3e:	4b23      	ldr	r3, [pc, #140]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	4a1e      	ldr	r2, [pc, #120]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	607b      	str	r3, [r7, #4]
 8001a6a:	4b18      	ldr	r3, [pc, #96]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	4a17      	ldr	r2, [pc, #92]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a70:	f043 0302 	orr.w	r3, r3, #2
 8001a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a76:	4b15      	ldr	r3, [pc, #84]	@ (8001acc <MX_GPIO_Init+0xd0>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2120      	movs	r1, #32
 8001a86:	4812      	ldr	r0, [pc, #72]	@ (8001ad0 <MX_GPIO_Init+0xd4>)
 8001a88:	f002 fd50 	bl	800452c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a92:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480c      	ldr	r0, [pc, #48]	@ (8001ad4 <MX_GPIO_Init+0xd8>)
 8001aa4:	f002 fbbe 	bl	8004224 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001aa8:	2320      	movs	r3, #32
 8001aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aac:	2301      	movs	r3, #1
 8001aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	4619      	mov	r1, r3
 8001abe:	4804      	ldr	r0, [pc, #16]	@ (8001ad0 <MX_GPIO_Init+0xd4>)
 8001ac0:	f002 fbb0 	bl	8004224 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ac4:	bf00      	nop
 8001ac6:	3728      	adds	r7, #40	@ 0x28
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020000 	.word	0x40020000
 8001ad4:	40020800 	.word	0x40020800

08001ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001adc:	b672      	cpsid	i
}
 8001ade:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <Error_Handler+0x8>

08001ae4 <HAL_TIM_PeriodElapsedCallback>:
 * i wywouje odpowiedni funkcj obsugi przerwania.
 *
 * @param[in] htim - wskanik na uchwyt timera
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]

	if(htim == &htim2)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a13      	ldr	r2, [pc, #76]	@ (8001b3c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d107      	bne.n	8001b04 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
        HAL_TIM_Base_Stop_IT(&htim3);
 8001af4:	4812      	ldr	r0, [pc, #72]	@ (8001b40 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001af6:	f003 fa7d 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Stop_IT(&htim4);
 8001afa:	4812      	ldr	r0, [pc, #72]	@ (8001b44 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001afc:	f003 fa7a 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>

        obsluzPrzerwanieMatrycy();
 8001b00:	f000 f822 	bl	8001b48 <obsluzPrzerwanieMatrycy>
	}

	if (htim == &htim3)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a0e      	ldr	r2, [pc, #56]	@ (8001b40 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d107      	bne.n	8001b1c <HAL_TIM_PeriodElapsedCallback+0x38>
	    {
        HAL_TIM_Base_Stop_IT(&htim2);
 8001b0c:	480b      	ldr	r0, [pc, #44]	@ (8001b3c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001b0e:	f003 fa71 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Stop_IT(&htim4);
 8001b12:	480c      	ldr	r0, [pc, #48]	@ (8001b44 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001b14:	f003 fa6e 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>

        obsluzPrzerwanieDynam();
 8001b18:	f000 f8ca 	bl	8001cb0 <obsluzPrzerwanieDynam>
	    }

	if (htim == &htim4)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4a09      	ldr	r2, [pc, #36]	@ (8001b44 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d107      	bne.n	8001b34 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
        HAL_TIM_Base_Stop_IT(&htim3);
 8001b24:	4806      	ldr	r0, [pc, #24]	@ (8001b40 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001b26:	f003 fa65 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Stop_IT(&htim2);
 8001b2a:	4804      	ldr	r0, [pc, #16]	@ (8001b3c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001b2c:	f003 fa62 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>

        obsluzPrzerwanieStat();
 8001b30:	f000 f988 	bl	8001e44 <obsluzPrzerwanieStat>

	}
}
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	200002b0 	.word	0x200002b0
 8001b40:	200002f8 	.word	0x200002f8
 8001b44:	20000340 	.word	0x20000340

08001b48 <obsluzPrzerwanieMatrycy>:
 * iteracji wykonywany jest odczyt z kolejnego kanau ADC. Wyniki pomiarw s
 * przechowywane w odpowiednich polach struktury ,,wartosciADC''. Po wykonaniu
 * odczytw wszystkich kanaw, dane s formatowane i wysyane przez UART.
 */
void obsluzPrzerwanieMatrycy()
{
 8001b48:	b590      	push	{r4, r7, lr}
 8001b4a:	b09d      	sub	sp, #116	@ 0x74
 8001b4c:	af02      	add	r7, sp, #8
	static uint8_t licznikDoPomiaruMatrycy = 0;
	if( warunkiPomiaru.idPomiaru == ID_POMIAR_MATRYCY && warunkiPomiaru.idCzujnika[0] == ID_CZUJNIK_BRAK )
 8001b4e:	4b52      	ldr	r3, [pc, #328]	@ (8001c98 <obsluzPrzerwanieMatrycy+0x150>)
 8001b50:	795b      	ldrb	r3, [r3, #5]
 8001b52:	2b4d      	cmp	r3, #77	@ 0x4d
 8001b54:	f040 809b 	bne.w	8001c8e <obsluzPrzerwanieMatrycy+0x146>
 8001b58:	4b4f      	ldr	r3, [pc, #316]	@ (8001c98 <obsluzPrzerwanieMatrycy+0x150>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b30      	cmp	r3, #48	@ 0x30
 8001b5e:	f040 8096 	bne.w	8001c8e <obsluzPrzerwanieMatrycy+0x146>
	{
		switch(licznikDoPomiaruMatrycy)
 8001b62:	4b4e      	ldr	r3, [pc, #312]	@ (8001c9c <obsluzPrzerwanieMatrycy+0x154>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	f200 8083 	bhi.w	8001c72 <obsluzPrzerwanieMatrycy+0x12a>
 8001b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b74 <obsluzPrzerwanieMatrycy+0x2c>)
 8001b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b72:	bf00      	nop
 8001b74:	08001b85 	.word	0x08001b85
 8001b78:	08001baf 	.word	0x08001baf
 8001b7c:	08001bd9 	.word	0x08001bd9
 8001b80:	08001c03 	.word	0x08001c03
		{
		case 0:
			HAL_ADC_Stop(&hadc1);
 8001b84:	4846      	ldr	r0, [pc, #280]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001b86:	f000 ff97 	bl	8002ab8 <HAL_ADC_Stop>
			ADC_Select_CH0();
 8001b8a:	f7ff fa33 	bl	8000ff4 <ADC_Select_CH0>
			HAL_ADC_Start(&hadc1);
 8001b8e:	4844      	ldr	r0, [pc, #272]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001b90:	f000 fede 	bl	8002950 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 1000);
 8001b94:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b98:	4841      	ldr	r0, [pc, #260]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001b9a:	f000 ffc0 	bl	8002b1e <HAL_ADC_PollForConversion>
			wartosciADC.wartosc1=HAL_ADC_GetValue(&hadc1);
 8001b9e:	4840      	ldr	r0, [pc, #256]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001ba0:	f001 fb60 	bl	8003264 <HAL_ADC_GetValue>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001baa:	601a      	str	r2, [r3, #0]
			break;
 8001bac:	e062      	b.n	8001c74 <obsluzPrzerwanieMatrycy+0x12c>

		case 1:
			HAL_ADC_Stop(&hadc1);
 8001bae:	483c      	ldr	r0, [pc, #240]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001bb0:	f000 ff82 	bl	8002ab8 <HAL_ADC_Stop>
			ADC_Select_CH1();
 8001bb4:	f7ff fa3e 	bl	8001034 <ADC_Select_CH1>
			HAL_ADC_Start(&hadc1);
 8001bb8:	4839      	ldr	r0, [pc, #228]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001bba:	f000 fec9 	bl	8002950 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 1000);
 8001bbe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001bc2:	4837      	ldr	r0, [pc, #220]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001bc4:	f000 ffab 	bl	8002b1e <HAL_ADC_PollForConversion>
			wartosciADC.wartosc2=HAL_ADC_GetValue(&hadc1);
 8001bc8:	4835      	ldr	r0, [pc, #212]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001bca:	f001 fb4b 	bl	8003264 <HAL_ADC_GetValue>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b34      	ldr	r3, [pc, #208]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001bd4:	605a      	str	r2, [r3, #4]
			break;
 8001bd6:	e04d      	b.n	8001c74 <obsluzPrzerwanieMatrycy+0x12c>

		case 2:
			HAL_ADC_Stop(&hadc1);
 8001bd8:	4831      	ldr	r0, [pc, #196]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001bda:	f000 ff6d 	bl	8002ab8 <HAL_ADC_Stop>
			ADC_Select_CH4();
 8001bde:	f7ff fa49 	bl	8001074 <ADC_Select_CH4>
			HAL_ADC_Start(&hadc1);
 8001be2:	482f      	ldr	r0, [pc, #188]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001be4:	f000 feb4 	bl	8002950 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 1000);
 8001be8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001bec:	482c      	ldr	r0, [pc, #176]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001bee:	f000 ff96 	bl	8002b1e <HAL_ADC_PollForConversion>
			wartosciADC.wartosc3=HAL_ADC_GetValue(&hadc1);
 8001bf2:	482b      	ldr	r0, [pc, #172]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001bf4:	f001 fb36 	bl	8003264 <HAL_ADC_GetValue>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4b29      	ldr	r3, [pc, #164]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001bfe:	609a      	str	r2, [r3, #8]
			break;
 8001c00:	e038      	b.n	8001c74 <obsluzPrzerwanieMatrycy+0x12c>

		case 3:
			HAL_ADC_Stop(&hadc1);
 8001c02:	4827      	ldr	r0, [pc, #156]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001c04:	f000 ff58 	bl	8002ab8 <HAL_ADC_Stop>
			ADC_Select_CH8();
 8001c08:	f7ff fa54 	bl	80010b4 <ADC_Select_CH8>
			HAL_ADC_Start(&hadc1);
 8001c0c:	4824      	ldr	r0, [pc, #144]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001c0e:	f000 fe9f 	bl	8002950 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 1000);
 8001c12:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c16:	4822      	ldr	r0, [pc, #136]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001c18:	f000 ff81 	bl	8002b1e <HAL_ADC_PollForConversion>
			wartosciADC.wartosc4=HAL_ADC_GetValue(&hadc1);
 8001c1c:	4820      	ldr	r0, [pc, #128]	@ (8001ca0 <obsluzPrzerwanieMatrycy+0x158>)
 8001c1e:	f001 fb21 	bl	8003264 <HAL_ADC_GetValue>
 8001c22:	4603      	mov	r3, r0
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001c28:	60da      	str	r2, [r3, #12]

			// Wyslij raz na 4 przerwania zegara
			char dane[100];

			sprintf(dane, "P M C1 %d C2 %d C3 %d C4 %d", wartosciADC.wartosc1, wartosciADC.wartosc2,
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001c2c:	6819      	ldr	r1, [r3, #0]
 8001c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001c30:	685c      	ldr	r4, [r3, #4]
					wartosciADC.wartosc3, wartosciADC.wartosc4 );
 8001c32:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca4 <obsluzPrzerwanieMatrycy+0x15c>)
 8001c38:	68d2      	ldr	r2, [r2, #12]
			sprintf(dane, "P M C1 %d C2 %d C3 %d C4 %d", wartosciADC.wartosc1, wartosciADC.wartosc2,
 8001c3a:	4638      	mov	r0, r7
 8001c3c:	9201      	str	r2, [sp, #4]
 8001c3e:	9300      	str	r3, [sp, #0]
 8001c40:	4623      	mov	r3, r4
 8001c42:	460a      	mov	r2, r1
 8001c44:	4918      	ldr	r1, [pc, #96]	@ (8001ca8 <obsluzPrzerwanieMatrycy+0x160>)
 8001c46:	f005 fe2d 	bl	80078a4 <siprintf>
			int crc16=crc16_ccitt_false(dane, strlen(dane));
 8001c4a:	463b      	mov	r3, r7
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fb17 	bl	8000280 <strlen>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	463b      	mov	r3, r7
 8001c58:	4611      	mov	r1, r2
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fac6 	bl	80011ec <crc16_ccitt_false>
 8001c60:	4603      	mov	r3, r0
 8001c62:	667b      	str	r3, [r7, #100]	@ 0x64
			printf( "%s %0*d\r\n", dane, 5, crc16);
 8001c64:	4639      	mov	r1, r7
 8001c66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c68:	2205      	movs	r2, #5
 8001c6a:	4810      	ldr	r0, [pc, #64]	@ (8001cac <obsluzPrzerwanieMatrycy+0x164>)
 8001c6c:	f005 fd76 	bl	800775c <iprintf>
			break;
 8001c70:	e000      	b.n	8001c74 <obsluzPrzerwanieMatrycy+0x12c>

		default:
			break;
 8001c72:	bf00      	nop
		}

		licznikDoPomiaruMatrycy = (licznikDoPomiaruMatrycy + 1) %4;
 8001c74:	4b09      	ldr	r3, [pc, #36]	@ (8001c9c <obsluzPrzerwanieMatrycy+0x154>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	425a      	negs	r2, r3
 8001c7c:	f003 0303 	and.w	r3, r3, #3
 8001c80:	f002 0203 	and.w	r2, r2, #3
 8001c84:	bf58      	it	pl
 8001c86:	4253      	negpl	r3, r2
 8001c88:	b2da      	uxtb	r2, r3
 8001c8a:	4b04      	ldr	r3, [pc, #16]	@ (8001c9c <obsluzPrzerwanieMatrycy+0x154>)
 8001c8c:	701a      	strb	r2, [r3, #0]
	}
}
 8001c8e:	bf00      	nop
 8001c90:	376c      	adds	r7, #108	@ 0x6c
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd90      	pop	{r4, r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20000408 	.word	0x20000408
 8001c9c:	20000406 	.word	0x20000406
 8001ca0:	20000208 	.word	0x20000208
 8001ca4:	200001f0 	.word	0x200001f0
 8001ca8:	0800b9c8 	.word	0x0800b9c8
 8001cac:	0800b9e4 	.word	0x0800b9e4

08001cb0 <obsluzPrzerwanieDynam>:
 * - Odczyt wartoci z wybranego kanau ADC na podstawie ustawie czujnika.
 * - Aktualizacja tablicy historii pomiarw przed detekcj zmiany.
 * - Sprawdzanie, czy warto progowa zostaa przekroczona i inicjacja odpowiedniego trybu pomiarowego.
 */
void obsluzPrzerwanieDynam()
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
	int tempValPom = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
	if ( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_150 )
 8001cba:	4b5b      	ldr	r3, [pc, #364]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001cbc:	785b      	ldrb	r3, [r3, #1]
 8001cbe:	2b35      	cmp	r3, #53	@ 0x35
 8001cc0:	d11a      	bne.n	8001cf8 <obsluzPrzerwanieDynam+0x48>
	{
		HAL_ADC_Stop(&hadc1);
 8001cc2:	485a      	ldr	r0, [pc, #360]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001cc4:	f000 fef8 	bl	8002ab8 <HAL_ADC_Stop>
		ADC_Select_CH11();
 8001cc8:	f7ff fa34 	bl	8001134 <ADC_Select_CH11>
		HAL_ADC_Start(&hadc1);
 8001ccc:	4857      	ldr	r0, [pc, #348]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001cce:	f000 fe3f 	bl	8002950 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 1000);
 8001cd2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cd6:	4855      	ldr	r0, [pc, #340]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001cd8:	f000 ff21 	bl	8002b1e <HAL_ADC_PollForConversion>
		wartosciADC.wartosc5=HAL_ADC_GetValue(&hadc1);
 8001cdc:	4853      	ldr	r0, [pc, #332]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001cde:	f001 fac1 	bl	8003264 <HAL_ADC_GetValue>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b52      	ldr	r3, [pc, #328]	@ (8001e30 <obsluzPrzerwanieDynam+0x180>)
 8001ce8:	611a      	str	r2, [r3, #16]
		HAL_ADC_Stop(&hadc1);
 8001cea:	4850      	ldr	r0, [pc, #320]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001cec:	f000 fee4 	bl	8002ab8 <HAL_ADC_Stop>

		tempValPom = wartosciADC.wartosc5;
 8001cf0:	4b4f      	ldr	r3, [pc, #316]	@ (8001e30 <obsluzPrzerwanieDynam+0x180>)
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	e01d      	b.n	8001d34 <obsluzPrzerwanieDynam+0x84>

	} else if( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_154 ) {
 8001cf8:	4b4b      	ldr	r3, [pc, #300]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001cfa:	785b      	ldrb	r3, [r3, #1]
 8001cfc:	2b36      	cmp	r3, #54	@ 0x36
 8001cfe:	d119      	bne.n	8001d34 <obsluzPrzerwanieDynam+0x84>

		HAL_ADC_Stop(&hadc1);
 8001d00:	484a      	ldr	r0, [pc, #296]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001d02:	f000 fed9 	bl	8002ab8 <HAL_ADC_Stop>
		ADC_Select_CH10();
 8001d06:	f7ff f9f5 	bl	80010f4 <ADC_Select_CH10>
		HAL_ADC_Start(&hadc1);
 8001d0a:	4848      	ldr	r0, [pc, #288]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001d0c:	f000 fe20 	bl	8002950 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 1000);
 8001d10:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d14:	4845      	ldr	r0, [pc, #276]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001d16:	f000 ff02 	bl	8002b1e <HAL_ADC_PollForConversion>
		wartosciADC.wartosc6=HAL_ADC_GetValue(&hadc1);
 8001d1a:	4844      	ldr	r0, [pc, #272]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001d1c:	f001 faa2 	bl	8003264 <HAL_ADC_GetValue>
 8001d20:	4603      	mov	r3, r0
 8001d22:	461a      	mov	r2, r3
 8001d24:	4b42      	ldr	r3, [pc, #264]	@ (8001e30 <obsluzPrzerwanieDynam+0x180>)
 8001d26:	615a      	str	r2, [r3, #20]
		HAL_ADC_Stop(&hadc1);
 8001d28:	4840      	ldr	r0, [pc, #256]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001d2a:	f000 fec5 	bl	8002ab8 <HAL_ADC_Stop>

		tempValPom = wartosciADC.wartosc6;
 8001d2e:	4b40      	ldr	r3, [pc, #256]	@ (8001e30 <obsluzPrzerwanieDynam+0x180>)
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	607b      	str	r3, [r7, #4]
	}

	if ( !warunkiPomiaru.flagaZmiany)
 8001d34:	4b3c      	ldr	r3, [pc, #240]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d118      	bne.n	8001d6e <obsluzPrzerwanieDynam+0xbe>
	{
		danePomiaroweDynam.tablicaHistoriiPrzedPomiarem[warunkiPomiaru.indeksHistorii] = tempValPom;
 8001d3c:	4b3a      	ldr	r3, [pc, #232]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d3e:	89db      	ldrh	r3, [r3, #14]
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	493c      	ldr	r1, [pc, #240]	@ (8001e34 <obsluzPrzerwanieDynam+0x184>)
 8001d44:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001d48:	3308      	adds	r3, #8
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		warunkiPomiaru.indeksHistorii = (warunkiPomiaru.indeksHistorii + 1) % ROZM_HISTORIA;  // Przejcie na kolejny indeks cyklicznie
 8001d4e:	4b36      	ldr	r3, [pc, #216]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d50:	89db      	ldrh	r3, [r3, #14]
 8001d52:	3301      	adds	r3, #1
 8001d54:	4a38      	ldr	r2, [pc, #224]	@ (8001e38 <obsluzPrzerwanieDynam+0x188>)
 8001d56:	fb82 1203 	smull	r1, r2, r2, r3
 8001d5a:	1111      	asrs	r1, r2, #4
 8001d5c:	17da      	asrs	r2, r3, #31
 8001d5e:	1a8a      	subs	r2, r1, r2
 8001d60:	2132      	movs	r1, #50	@ 0x32
 8001d62:	fb01 f202 	mul.w	r2, r1, r2
 8001d66:	1a9a      	subs	r2, r3, r2
 8001d68:	b292      	uxth	r2, r2
 8001d6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d6c:	81da      	strh	r2, [r3, #14]
	}

	if (( (wartosciADC.wartosc6 > warunkiPomiaru.progPomiaruDynam) && warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_154) ||
 8001d6e:	4b30      	ldr	r3, [pc, #192]	@ (8001e30 <obsluzPrzerwanieDynam+0x180>)
 8001d70:	695b      	ldr	r3, [r3, #20]
 8001d72:	4a2d      	ldr	r2, [pc, #180]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d74:	8912      	ldrh	r2, [r2, #8]
 8001d76:	4293      	cmp	r3, r2
 8001d78:	dd03      	ble.n	8001d82 <obsluzPrzerwanieDynam+0xd2>
 8001d7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d7c:	785b      	ldrb	r3, [r3, #1]
 8001d7e:	2b36      	cmp	r3, #54	@ 0x36
 8001d80:	d009      	beq.n	8001d96 <obsluzPrzerwanieDynam+0xe6>
			( (wartosciADC.wartosc5 > warunkiPomiaru.progPomiaruDynam) && warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_150))
 8001d82:	4b2b      	ldr	r3, [pc, #172]	@ (8001e30 <obsluzPrzerwanieDynam+0x180>)
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	4a28      	ldr	r2, [pc, #160]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d88:	8912      	ldrh	r2, [r2, #8]
	if (( (wartosciADC.wartosc6 > warunkiPomiaru.progPomiaruDynam) && warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_154) ||
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	dd47      	ble.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
			( (wartosciADC.wartosc5 > warunkiPomiaru.progPomiaruDynam) && warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_150))
 8001d8e:	4b26      	ldr	r3, [pc, #152]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d90:	785b      	ldrb	r3, [r3, #1]
 8001d92:	2b35      	cmp	r3, #53	@ 0x35
 8001d94:	d143      	bne.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
	{
		if( warunkiPomiaru.idPomiaruDynam[0] == ID_DYNAM_CZASOWY )
 8001d96:	4b24      	ldr	r3, [pc, #144]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001d98:	78db      	ldrb	r3, [r3, #3]
 8001d9a:	2b54      	cmp	r3, #84	@ 0x54
 8001d9c:	d12c      	bne.n	8001df8 <obsluzPrzerwanieDynam+0x148>
		{
			// Sprawdzenie, czy zmienio si z <30 na >30
			if (!warunkiPomiaru.flagaZmiany)
 8001d9e:	4b22      	ldr	r3, [pc, #136]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d13b      	bne.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
			{
				if( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_150)
 8001da6:	4b20      	ldr	r3, [pc, #128]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001da8:	785b      	ldrb	r3, [r3, #1]
 8001daa:	2b35      	cmp	r3, #53	@ 0x35
 8001dac:	d111      	bne.n	8001dd2 <obsluzPrzerwanieDynam+0x122>
				{
					printf("T oraz 5");
 8001dae:	4823      	ldr	r0, [pc, #140]	@ (8001e3c <obsluzPrzerwanieDynam+0x18c>)
 8001db0:	f005 fcd4 	bl	800775c <iprintf>
					//printf("ZaczynamDynamT!!!\r\n");
					HAL_ADC_Stop(&hadc1);
 8001db4:	481d      	ldr	r0, [pc, #116]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001db6:	f000 fe7f 	bl	8002ab8 <HAL_ADC_Stop>
					ADC_Select_CH11();
 8001dba:	f7ff f9bb 	bl	8001134 <ADC_Select_CH11>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*)danePomiaroweDynam.tablicaPomiarowDynamicznych, MAX_POMIARY);
 8001dbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dc2:	491c      	ldr	r1, [pc, #112]	@ (8001e34 <obsluzPrzerwanieDynam+0x184>)
 8001dc4:	4819      	ldr	r0, [pc, #100]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001dc6:	f001 f903 	bl	8002fd0 <HAL_ADC_Start_DMA>
					warunkiPomiaru.flagaZmiany = 1;  // Ustawienie flagi zmiany
 8001dca:	4b17      	ldr	r3, [pc, #92]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001dcc:	2201      	movs	r2, #1
 8001dce:	611a      	str	r2, [r3, #16]

					printf("D C6 oraz X\r\n");
			}
		}
	}
}
 8001dd0:	e025      	b.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
				} else if ( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_154 ) {
 8001dd2:	4b15      	ldr	r3, [pc, #84]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001dd4:	785b      	ldrb	r3, [r3, #1]
 8001dd6:	2b36      	cmp	r3, #54	@ 0x36
 8001dd8:	d121      	bne.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
					HAL_ADC_Stop(&hadc1);
 8001dda:	4814      	ldr	r0, [pc, #80]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001ddc:	f000 fe6c 	bl	8002ab8 <HAL_ADC_Stop>
					ADC_Select_CH10();
 8001de0:	f7ff f988 	bl	80010f4 <ADC_Select_CH10>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*)danePomiaroweDynam.tablicaPomiarowDynamicznych, MAX_POMIARY);
 8001de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001de8:	4912      	ldr	r1, [pc, #72]	@ (8001e34 <obsluzPrzerwanieDynam+0x184>)
 8001dea:	4810      	ldr	r0, [pc, #64]	@ (8001e2c <obsluzPrzerwanieDynam+0x17c>)
 8001dec:	f001 f8f0 	bl	8002fd0 <HAL_ADC_Start_DMA>
					warunkiPomiaru.flagaZmiany = 1;  // Ustawienie flagi zmiany
 8001df0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	611a      	str	r2, [r3, #16]
}
 8001df6:	e012      	b.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
		} else if( warunkiPomiaru.idPomiaruDynam[0] == ID_DYNAM_BEZ_LIMITU ) {
 8001df8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001dfa:	78db      	ldrb	r3, [r3, #3]
 8001dfc:	2b58      	cmp	r3, #88	@ 0x58
 8001dfe:	d10e      	bne.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
			if(!warunkiPomiaru.flagaZmiany)
 8001e00:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10a      	bne.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
				if( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_150 )
 8001e08:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001e0a:	785b      	ldrb	r3, [r3, #1]
 8001e0c:	2b35      	cmp	r3, #53	@ 0x35
 8001e0e:	d006      	beq.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
				} else if( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_154 )
 8001e10:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <obsluzPrzerwanieDynam+0x178>)
 8001e12:	785b      	ldrb	r3, [r3, #1]
 8001e14:	2b36      	cmp	r3, #54	@ 0x36
 8001e16:	d102      	bne.n	8001e1e <obsluzPrzerwanieDynam+0x16e>
					printf("D C6 oraz X\r\n");
 8001e18:	4809      	ldr	r0, [pc, #36]	@ (8001e40 <obsluzPrzerwanieDynam+0x190>)
 8001e1a:	f005 fd07 	bl	800782c <puts>
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000408 	.word	0x20000408
 8001e2c:	20000208 	.word	0x20000208
 8001e30:	200001f0 	.word	0x200001f0
 8001e34:	2000041c 	.word	0x2000041c
 8001e38:	51eb851f 	.word	0x51eb851f
 8001e3c:	0800b9f0 	.word	0x0800b9f0
 8001e40:	0800b9fc 	.word	0x0800b9fc

08001e44 <obsluzPrzerwanieStat>:
 * - Odczyt wartoci z ADC dla czujnika 5 (,,ID_CZUJNIK_CP_150'') lub 6 (,,ID_CZUJNIK_CP_154'').
 * - Generacja ramki danych w formacie P S Cx <warto> oraz obliczenie sumy kontrolnej CRC.
 * - Wysanie ramki przez UART.
 */
void obsluzPrzerwanieStat()
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b09c      	sub	sp, #112	@ 0x70
 8001e48:	af00      	add	r7, sp, #0
	if( warunkiPomiaru.idPomiaru == ID_POMIAR_STAT )
 8001e4a:	4b36      	ldr	r3, [pc, #216]	@ (8001f24 <obsluzPrzerwanieStat+0xe0>)
 8001e4c:	795b      	ldrb	r3, [r3, #5]
 8001e4e:	2b53      	cmp	r3, #83	@ 0x53
 8001e50:	d163      	bne.n	8001f1a <obsluzPrzerwanieStat+0xd6>
	{

		if( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_150 )
 8001e52:	4b34      	ldr	r3, [pc, #208]	@ (8001f24 <obsluzPrzerwanieStat+0xe0>)
 8001e54:	785b      	ldrb	r3, [r3, #1]
 8001e56:	2b35      	cmp	r3, #53	@ 0x35
 8001e58:	d12d      	bne.n	8001eb6 <obsluzPrzerwanieStat+0x72>
		{
			  HAL_ADC_Stop(&hadc1);
 8001e5a:	4833      	ldr	r0, [pc, #204]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001e5c:	f000 fe2c 	bl	8002ab8 <HAL_ADC_Stop>
			  ADC_Select_CH11();
 8001e60:	f7ff f968 	bl	8001134 <ADC_Select_CH11>
			  HAL_ADC_Start(&hadc1);
 8001e64:	4830      	ldr	r0, [pc, #192]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001e66:	f000 fd73 	bl	8002950 <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001e6a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e6e:	482e      	ldr	r0, [pc, #184]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001e70:	f000 fe55 	bl	8002b1e <HAL_ADC_PollForConversion>
			  wartosciADC.wartosc5=HAL_ADC_GetValue(&hadc1);
 8001e74:	482c      	ldr	r0, [pc, #176]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001e76:	f001 f9f5 	bl	8003264 <HAL_ADC_GetValue>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b2b      	ldr	r3, [pc, #172]	@ (8001f2c <obsluzPrzerwanieStat+0xe8>)
 8001e80:	611a      	str	r2, [r3, #16]

			  char dane[100];
			  sprintf(dane, "P S C5 %d", wartosciADC.wartosc5);
 8001e82:	4b2a      	ldr	r3, [pc, #168]	@ (8001f2c <obsluzPrzerwanieStat+0xe8>)
 8001e84:	691a      	ldr	r2, [r3, #16]
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	4929      	ldr	r1, [pc, #164]	@ (8001f30 <obsluzPrzerwanieStat+0xec>)
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f005 fd0a 	bl	80078a4 <siprintf>
			  int crc16=crc16_ccitt_false(dane, strlen(dane));
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe f9f4 	bl	8000280 <strlen>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	1d3b      	adds	r3, r7, #4
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f9a3 	bl	80011ec <crc16_ccitt_false>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	66fb      	str	r3, [r7, #108]	@ 0x6c
			  printf( "%s %0*d\r\n", dane, 5, crc16);
 8001eaa:	1d39      	adds	r1, r7, #4
 8001eac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001eae:	2205      	movs	r2, #5
 8001eb0:	4820      	ldr	r0, [pc, #128]	@ (8001f34 <obsluzPrzerwanieStat+0xf0>)
 8001eb2:	f005 fc53 	bl	800775c <iprintf>
		}

		if( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_154 )
 8001eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <obsluzPrzerwanieStat+0xe0>)
 8001eb8:	785b      	ldrb	r3, [r3, #1]
 8001eba:	2b36      	cmp	r3, #54	@ 0x36
 8001ebc:	d12d      	bne.n	8001f1a <obsluzPrzerwanieStat+0xd6>
		{
			  HAL_ADC_Stop(&hadc1);
 8001ebe:	481a      	ldr	r0, [pc, #104]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001ec0:	f000 fdfa 	bl	8002ab8 <HAL_ADC_Stop>
			  ADC_Select_CH10();
 8001ec4:	f7ff f916 	bl	80010f4 <ADC_Select_CH10>
			  HAL_ADC_Start(&hadc1);
 8001ec8:	4817      	ldr	r0, [pc, #92]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001eca:	f000 fd41 	bl	8002950 <HAL_ADC_Start>
			  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001ece:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ed2:	4815      	ldr	r0, [pc, #84]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001ed4:	f000 fe23 	bl	8002b1e <HAL_ADC_PollForConversion>
			  wartosciADC.wartosc6=HAL_ADC_GetValue(&hadc1);
 8001ed8:	4813      	ldr	r0, [pc, #76]	@ (8001f28 <obsluzPrzerwanieStat+0xe4>)
 8001eda:	f001 f9c3 	bl	8003264 <HAL_ADC_GetValue>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4b12      	ldr	r3, [pc, #72]	@ (8001f2c <obsluzPrzerwanieStat+0xe8>)
 8001ee4:	615a      	str	r2, [r3, #20]

			  char dane[100];
			  sprintf(dane, "P S C6 %d", wartosciADC.wartosc6);
 8001ee6:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <obsluzPrzerwanieStat+0xe8>)
 8001ee8:	695a      	ldr	r2, [r3, #20]
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	4912      	ldr	r1, [pc, #72]	@ (8001f38 <obsluzPrzerwanieStat+0xf4>)
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f005 fcd8 	bl	80078a4 <siprintf>
			  int crc16=crc16_ccitt_false(dane, strlen(dane));
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe f9c2 	bl	8000280 <strlen>
 8001efc:	4603      	mov	r3, r0
 8001efe:	461a      	mov	r2, r3
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff f971 	bl	80011ec <crc16_ccitt_false>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	66bb      	str	r3, [r7, #104]	@ 0x68
			  printf( "%s %0*d\r\n", dane, 5, crc16);
 8001f0e:	1d39      	adds	r1, r7, #4
 8001f10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f12:	2205      	movs	r2, #5
 8001f14:	4807      	ldr	r0, [pc, #28]	@ (8001f34 <obsluzPrzerwanieStat+0xf0>)
 8001f16:	f005 fc21 	bl	800775c <iprintf>
		}

	}
}
 8001f1a:	bf00      	nop
 8001f1c:	3770      	adds	r7, #112	@ 0x70
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000408 	.word	0x20000408
 8001f28:	20000208 	.word	0x20000208
 8001f2c:	200001f0 	.word	0x200001f0
 8001f30:	0800ba0c 	.word	0x0800ba0c
 8001f34:	0800b9e4 	.word	0x0800b9e4
 8001f38:	0800ba18 	.word	0x0800ba18

08001f3c <process_received_data>:
 * konfiguruje system na podstawie otrzymanych danych.
 *
 * @param[in] data - wskanik na dane do przetworzenia.
 * @param[in] length - dugo danych.
 */
void process_received_data(uint8_t *data, uint16_t length) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08e      	sub	sp, #56	@ 0x38
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	807b      	strh	r3, [r7, #2]
    char command = data[0];  // 'command' jest teraz w pierwszym znaku danych
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    warunkiPomiaru.idPomiaru = command;
 8001f50:	4a94      	ldr	r2, [pc, #592]	@ (80021a4 <process_received_data+0x268>)
 8001f52:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f56:	7153      	strb	r3, [r2, #5]


    if ( !(command == ID_POMIAR_MATRYCY) )
 8001f58:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f5c:	2b4d      	cmp	r3, #77	@ 0x4d
 8001f5e:	d00a      	beq.n	8001f76 <process_received_data+0x3a>
    {

    strncpy(warunkiPomiaru.idCzujnika, (char*)&data[2], 2);  // Kopiowanie dwch znakw od indeksu 2
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3302      	adds	r3, #2
 8001f64:	2202      	movs	r2, #2
 8001f66:	4619      	mov	r1, r3
 8001f68:	488e      	ldr	r0, [pc, #568]	@ (80021a4 <process_received_data+0x268>)
 8001f6a:	f005 fdd4 	bl	8007b16 <strncpy>
    warunkiPomiaru.idCzujnika[2] = '\0';
 8001f6e:	4b8d      	ldr	r3, [pc, #564]	@ (80021a4 <process_received_data+0x268>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	709a      	strb	r2, [r3, #2]
 8001f74:	e008      	b.n	8001f88 <process_received_data+0x4c>

    } else {

    	warunkiPomiaru.idCzujnika[0] = ID_CZUJNIK_BRAK;
 8001f76:	4b8b      	ldr	r3, [pc, #556]	@ (80021a4 <process_received_data+0x268>)
 8001f78:	2230      	movs	r2, #48	@ 0x30
 8001f7a:	701a      	strb	r2, [r3, #0]
    	warunkiPomiaru.idCzujnika[1] = ID_CZUJNIK_BRAK;
 8001f7c:	4b89      	ldr	r3, [pc, #548]	@ (80021a4 <process_received_data+0x268>)
 8001f7e:	2230      	movs	r2, #48	@ 0x30
 8001f80:	705a      	strb	r2, [r3, #1]
    	warunkiPomiaru.idCzujnika[2] = '\0';
 8001f82:	4b88      	ldr	r3, [pc, #544]	@ (80021a4 <process_received_data+0x268>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	709a      	strb	r2, [r3, #2]
    }
    // Wyszukiwanie wartoci po "P "
        char *ptrP = strstr((char *)data, "P ");
 8001f88:	4987      	ldr	r1, [pc, #540]	@ (80021a8 <process_received_data+0x26c>)
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f005 fdd6 	bl	8007b3c <strstr>
 8001f90:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (ptrP != NULL) {
 8001f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d036      	beq.n	8002006 <process_received_data+0xca>
            ptrP += 2;  // Przesunicie wskanika za "P "
 8001f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            char *endPtr = strchr(ptrP, ' ');  // Znalezienie koca wartoci (pierwszej spacji)
 8001f9e:	2120      	movs	r1, #32
 8001fa0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001fa2:	f005 fdab 	bl	8007afc <strchr>
 8001fa6:	6378      	str	r0, [r7, #52]	@ 0x34

            if (endPtr == NULL) {  // Jeli brak spacji, zakadamy koniec danych
 8001fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d103      	bne.n	8001fb6 <process_received_data+0x7a>
                endPtr = (char *)data + length;
 8001fae:	887b      	ldrh	r3, [r7, #2]
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            // Obliczanie dugoci wartoci
            size_t len = endPtr - ptrP;
 8001fb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (len < 6) {  // Sprawdzamy, czy dugo jest poprawna
 8001fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fc0:	2b05      	cmp	r3, #5
 8001fc2:	d81c      	bhi.n	8001ffe <process_received_data+0xc2>
                char progStr[6] = {0};  // Bufor na warto progu
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	2300      	movs	r3, #0
 8001fca:	833b      	strh	r3, [r7, #24]
                strncpy(progStr, ptrP, len);
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f005 fd9e 	bl	8007b16 <strncpy>
                progStr[len] = '\0';  // Zakoczenie cigu znakw
 8001fda:	f107 0214 	add.w	r2, r7, #20
 8001fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fe0:	4413      	add	r3, r2
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	701a      	strb	r2, [r3, #0]
                warunkiPomiaru.progPomiaruDynam = (uint16_t)strtoul(progStr, NULL, 10);  // Konwersja na uint16_t
 8001fe6:	f107 0314 	add.w	r3, r7, #20
 8001fea:	220a      	movs	r2, #10
 8001fec:	2100      	movs	r1, #0
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f004 fc7c 	bl	80068ec <strtoul>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	4b6a      	ldr	r3, [pc, #424]	@ (80021a4 <process_received_data+0x268>)
 8001ffa:	811a      	strh	r2, [r3, #8]
 8001ffc:	e006      	b.n	800200c <process_received_data+0xd0>
//                printf("Prog pomiaru dynam: %u\r\n", warunkiPomiaru.progPomiaruDynam);
            } else {
                printf("Bd: Dugo wartoci progu przekracza limit!\r\n");
 8001ffe:	486b      	ldr	r0, [pc, #428]	@ (80021ac <process_received_data+0x270>)
 8002000:	f005 fc14 	bl	800782c <puts>
 8002004:	e002      	b.n	800200c <process_received_data+0xd0>
            }
        } else {
            printf("Bd: Nie znaleziono cigu 'P '.\r\n");
 8002006:	486a      	ldr	r0, [pc, #424]	@ (80021b0 <process_received_data+0x274>)
 8002008:	f005 fc10 	bl	800782c <puts>
        }

//    printf("IdCzujnika: %s\r\n", warunkiPomiaru.idCzujnika);
//    printf("Command: %c\r\n", command);

    if ( command == ID_POMIAR_STAT )
 800200c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002010:	2b53      	cmp	r3, #83	@ 0x53
 8002012:	d10f      	bne.n	8002034 <process_received_data+0xf8>
    {
    	HAL_ADC_Stop_DMA(&hadc1);
 8002014:	4867      	ldr	r0, [pc, #412]	@ (80021b4 <process_received_data+0x278>)
 8002016:	f001 f8cb 	bl	80031b0 <HAL_ADC_Stop_DMA>
        HAL_TIM_Base_Stop_IT(&htim2);
 800201a:	4867      	ldr	r0, [pc, #412]	@ (80021b8 <process_received_data+0x27c>)
 800201c:	f002 ffea 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Stop_IT(&htim3);
 8002020:	4866      	ldr	r0, [pc, #408]	@ (80021bc <process_received_data+0x280>)
 8002022:	f002 ffe7 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Start_IT(&htim4);
 8002026:	4866      	ldr	r0, [pc, #408]	@ (80021c0 <process_received_data+0x284>)
 8002028:	f002 ff82 	bl	8004f30 <HAL_TIM_Base_Start_IT>

        warunkiPomiaru.flagaZmiany = 0;
 800202c:	4b5d      	ldr	r3, [pc, #372]	@ (80021a4 <process_received_data+0x268>)
 800202e:	2200      	movs	r2, #0
 8002030:	611a      	str	r2, [r3, #16]

        HAL_TIM_Base_Stop_IT(&htim2);
        HAL_TIM_Base_Stop_IT(&htim4);
        HAL_TIM_Base_Start_IT(&htim3);
    }
}
 8002032:	e0b3      	b.n	800219c <process_received_data+0x260>
    } else if ( command == ID_POMIAR_MATRYCY ) {
 8002034:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002038:	2b4d      	cmp	r3, #77	@ 0x4d
 800203a:	d10f      	bne.n	800205c <process_received_data+0x120>
    	HAL_ADC_Stop_DMA(&hadc1);
 800203c:	485d      	ldr	r0, [pc, #372]	@ (80021b4 <process_received_data+0x278>)
 800203e:	f001 f8b7 	bl	80031b0 <HAL_ADC_Stop_DMA>
        HAL_TIM_Base_Start_IT(&htim4);
 8002042:	485f      	ldr	r0, [pc, #380]	@ (80021c0 <process_received_data+0x284>)
 8002044:	f002 ff74 	bl	8004f30 <HAL_TIM_Base_Start_IT>
        HAL_TIM_Base_Stop_IT(&htim3);
 8002048:	485c      	ldr	r0, [pc, #368]	@ (80021bc <process_received_data+0x280>)
 800204a:	f002 ffd3 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Start_IT(&htim2);
 800204e:	485a      	ldr	r0, [pc, #360]	@ (80021b8 <process_received_data+0x27c>)
 8002050:	f002 ff6e 	bl	8004f30 <HAL_TIM_Base_Start_IT>
        warunkiPomiaru.flagaZmiany = 0;
 8002054:	4b53      	ldr	r3, [pc, #332]	@ (80021a4 <process_received_data+0x268>)
 8002056:	2200      	movs	r2, #0
 8002058:	611a      	str	r2, [r3, #16]
}
 800205a:	e09f      	b.n	800219c <process_received_data+0x260>
    } else if (command == ID_POMIAR_DYNAM) {
 800205c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002060:	2b44      	cmp	r3, #68	@ 0x44
 8002062:	f040 809b 	bne.w	800219c <process_received_data+0x260>
    	HAL_ADC_Stop(&hadc1);
 8002066:	4853      	ldr	r0, [pc, #332]	@ (80021b4 <process_received_data+0x278>)
 8002068:	f000 fd26 	bl	8002ab8 <HAL_ADC_Stop>
    	if (strncmp((char*)data + 5, ID_DYNAM_CZASOWY_STR, 1) == 0) {  // Komenda "T" zaczyna si od indeksu 5
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3305      	adds	r3, #5
 8002070:	781a      	ldrb	r2, [r3, #0]
 8002072:	4b54      	ldr	r3, [pc, #336]	@ (80021c4 <process_received_data+0x288>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	2b00      	cmp	r3, #0
 800207a:	d11f      	bne.n	80020bc <process_received_data+0x180>
            strncpy(warunkiPomiaru.idPomiaruDynam, ID_DYNAM_CZASOWY_STR, 2);
 800207c:	4b49      	ldr	r3, [pc, #292]	@ (80021a4 <process_received_data+0x268>)
 800207e:	4a51      	ldr	r2, [pc, #324]	@ (80021c4 <process_received_data+0x288>)
 8002080:	3303      	adds	r3, #3
 8002082:	8812      	ldrh	r2, [r2, #0]
 8002084:	801a      	strh	r2, [r3, #0]
            warunkiPomiaru.idPomiaruDynam[2] = '\0';  // Dodanie koca stringa
 8002086:	4b47      	ldr	r3, [pc, #284]	@ (80021a4 <process_received_data+0x268>)
 8002088:	2200      	movs	r2, #0
 800208a:	715a      	strb	r2, [r3, #5]
            char param_str[6] = {0};
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	2300      	movs	r3, #0
 8002092:	823b      	strh	r3, [r7, #16]
            strncpy(param_str, (char*)data + 7, 5);  // Parametr zaczyna si od indeksu 7
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	1dd9      	adds	r1, r3, #7
 8002098:	f107 030c 	add.w	r3, r7, #12
 800209c:	2205      	movs	r2, #5
 800209e:	4618      	mov	r0, r3
 80020a0:	f005 fd39 	bl	8007b16 <strncpy>
            warunkiPomiaru.czasPomiaruDynam = (uint16_t)strtoul(param_str, NULL, 10);  // Konwersja na uint16_t
 80020a4:	f107 030c 	add.w	r3, r7, #12
 80020a8:	220a      	movs	r2, #10
 80020aa:	2100      	movs	r1, #0
 80020ac:	4618      	mov	r0, r3
 80020ae:	f004 fc1d 	bl	80068ec <strtoul>
 80020b2:	4603      	mov	r3, r0
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	4b3b      	ldr	r3, [pc, #236]	@ (80021a4 <process_received_data+0x268>)
 80020b8:	80da      	strh	r2, [r3, #6]
 80020ba:	e057      	b.n	800216c <process_received_data+0x230>
    	} else if (strncmp((char*)data + 5, ID_DYNAM_BEZ_LIMITU_STR, 1) == 0) {  // Komenda "X" zaczyna si od indeksu 5
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3305      	adds	r3, #5
 80020c0:	781a      	ldrb	r2, [r3, #0]
 80020c2:	4b41      	ldr	r3, [pc, #260]	@ (80021c8 <process_received_data+0x28c>)
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d14f      	bne.n	800216c <process_received_data+0x230>
    	    strncpy(warunkiPomiaru.idPomiaruDynam, ID_DYNAM_BEZ_LIMITU_STR, 2);
 80020cc:	4b35      	ldr	r3, [pc, #212]	@ (80021a4 <process_received_data+0x268>)
 80020ce:	4a3e      	ldr	r2, [pc, #248]	@ (80021c8 <process_received_data+0x28c>)
 80020d0:	3303      	adds	r3, #3
 80020d2:	8812      	ldrh	r2, [r2, #0]
 80020d4:	801a      	strh	r2, [r3, #0]
    	    warunkiPomiaru.idPomiaruDynam[2] = '\0';  // Dodanie koca stringa
 80020d6:	4b33      	ldr	r3, [pc, #204]	@ (80021a4 <process_received_data+0x268>)
 80020d8:	2200      	movs	r2, #0
 80020da:	715a      	strb	r2, [r3, #5]
    	    char *ptrP = strstr((char *)data, "P ");
 80020dc:	4932      	ldr	r1, [pc, #200]	@ (80021a8 <process_received_data+0x26c>)
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f005 fd2c 	bl	8007b3c <strstr>
 80020e4:	6278      	str	r0, [r7, #36]	@ 0x24
    	    if (ptrP) {
 80020e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00c      	beq.n	8002106 <process_received_data+0x1ca>
    	        ptrP += 2;  // Przesunicie wskanika za "P "
 80020ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ee:	3302      	adds	r3, #2
 80020f0:	627b      	str	r3, [r7, #36]	@ 0x24
    	        warunkiPomiaru.progPomiaruDynam = (uint16_t)strtoul(ptrP, NULL, 10);  // Konwersja do uint16_t
 80020f2:	220a      	movs	r2, #10
 80020f4:	2100      	movs	r1, #0
 80020f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80020f8:	f004 fbf8 	bl	80068ec <strtoul>
 80020fc:	4603      	mov	r3, r0
 80020fe:	b29a      	uxth	r2, r3
 8002100:	4b28      	ldr	r3, [pc, #160]	@ (80021a4 <process_received_data+0x268>)
 8002102:	811a      	strh	r2, [r3, #8]
 8002104:	e002      	b.n	800210c <process_received_data+0x1d0>
    	        printf("Bd: Nie znaleziono parametru 'P'.\r\n");
 8002106:	4831      	ldr	r0, [pc, #196]	@ (80021cc <process_received_data+0x290>)
 8002108:	f005 fb90 	bl	800782c <puts>
    	    char *ptrN = strstr((char *)data, "N ");
 800210c:	4930      	ldr	r1, [pc, #192]	@ (80021d0 <process_received_data+0x294>)
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f005 fd14 	bl	8007b3c <strstr>
 8002114:	6238      	str	r0, [r7, #32]
    	    if (ptrN) {
 8002116:	6a3b      	ldr	r3, [r7, #32]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00c      	beq.n	8002136 <process_received_data+0x1fa>
    	        ptrN += 2;  // Przesunicie wskanika za "N "
 800211c:	6a3b      	ldr	r3, [r7, #32]
 800211e:	3302      	adds	r3, #2
 8002120:	623b      	str	r3, [r7, #32]
    	        warunkiPomiaru.iloscPunktowDoSredniej = (uint16_t)strtoul(ptrN, NULL, 10);  // Konwersja do uint16_t
 8002122:	220a      	movs	r2, #10
 8002124:	2100      	movs	r1, #0
 8002126:	6a38      	ldr	r0, [r7, #32]
 8002128:	f004 fbe0 	bl	80068ec <strtoul>
 800212c:	4603      	mov	r3, r0
 800212e:	b29a      	uxth	r2, r3
 8002130:	4b1c      	ldr	r3, [pc, #112]	@ (80021a4 <process_received_data+0x268>)
 8002132:	819a      	strh	r2, [r3, #12]
 8002134:	e002      	b.n	800213c <process_received_data+0x200>
    	        printf("Bd: Nie znaleziono parametru 'N'.\r\n");
 8002136:	4827      	ldr	r0, [pc, #156]	@ (80021d4 <process_received_data+0x298>)
 8002138:	f005 fb78 	bl	800782c <puts>
    	    char *ptrK = strstr((char *)data, "K ");
 800213c:	4926      	ldr	r1, [pc, #152]	@ (80021d8 <process_received_data+0x29c>)
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f005 fcfc 	bl	8007b3c <strstr>
 8002144:	61f8      	str	r0, [r7, #28]
    	    if (ptrK) {
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d00c      	beq.n	8002166 <process_received_data+0x22a>
    	        ptrK += 2;  // Przesunicie wskanika za "K "
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	3302      	adds	r3, #2
 8002150:	61fb      	str	r3, [r7, #28]
    	        warunkiPomiaru.minimalnaZmiana = (uint16_t)strtoul(ptrK, NULL, 10);  // Konwersja do uint16_t
 8002152:	220a      	movs	r2, #10
 8002154:	2100      	movs	r1, #0
 8002156:	69f8      	ldr	r0, [r7, #28]
 8002158:	f004 fbc8 	bl	80068ec <strtoul>
 800215c:	4603      	mov	r3, r0
 800215e:	b29a      	uxth	r2, r3
 8002160:	4b10      	ldr	r3, [pc, #64]	@ (80021a4 <process_received_data+0x268>)
 8002162:	815a      	strh	r2, [r3, #10]
 8002164:	e002      	b.n	800216c <process_received_data+0x230>
    	        printf("Bd: Nie znaleziono parametru 'K'.\r\n");
 8002166:	481d      	ldr	r0, [pc, #116]	@ (80021dc <process_received_data+0x2a0>)
 8002168:	f005 fb60 	bl	800782c <puts>
    	if ( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_150 )
 800216c:	4b0d      	ldr	r3, [pc, #52]	@ (80021a4 <process_received_data+0x268>)
 800216e:	785b      	ldrb	r3, [r3, #1]
 8002170:	2b35      	cmp	r3, #53	@ 0x35
 8002172:	d103      	bne.n	800217c <process_received_data+0x240>
    		warunkiPomiaru.flagaZmiany = 0;
 8002174:	4b0b      	ldr	r3, [pc, #44]	@ (80021a4 <process_received_data+0x268>)
 8002176:	2200      	movs	r2, #0
 8002178:	611a      	str	r2, [r3, #16]
 800217a:	e006      	b.n	800218a <process_received_data+0x24e>
    	} else if( warunkiPomiaru.idCzujnika[1] == ID_CZUJNIK_CP_154 ) {
 800217c:	4b09      	ldr	r3, [pc, #36]	@ (80021a4 <process_received_data+0x268>)
 800217e:	785b      	ldrb	r3, [r3, #1]
 8002180:	2b36      	cmp	r3, #54	@ 0x36
 8002182:	d102      	bne.n	800218a <process_received_data+0x24e>
    		warunkiPomiaru.flagaZmiany = 0;
 8002184:	4b07      	ldr	r3, [pc, #28]	@ (80021a4 <process_received_data+0x268>)
 8002186:	2200      	movs	r2, #0
 8002188:	611a      	str	r2, [r3, #16]
        HAL_TIM_Base_Stop_IT(&htim2);
 800218a:	480b      	ldr	r0, [pc, #44]	@ (80021b8 <process_received_data+0x27c>)
 800218c:	f002 ff32 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Stop_IT(&htim4);
 8002190:	480b      	ldr	r0, [pc, #44]	@ (80021c0 <process_received_data+0x284>)
 8002192:	f002 ff2f 	bl	8004ff4 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Start_IT(&htim3);
 8002196:	4809      	ldr	r0, [pc, #36]	@ (80021bc <process_received_data+0x280>)
 8002198:	f002 feca 	bl	8004f30 <HAL_TIM_Base_Start_IT>
}
 800219c:	bf00      	nop
 800219e:	3738      	adds	r7, #56	@ 0x38
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000408 	.word	0x20000408
 80021a8:	0800ba24 	.word	0x0800ba24
 80021ac:	0800ba28 	.word	0x0800ba28
 80021b0:	0800ba60 	.word	0x0800ba60
 80021b4:	20000208 	.word	0x20000208
 80021b8:	200002b0 	.word	0x200002b0
 80021bc:	200002f8 	.word	0x200002f8
 80021c0:	20000340 	.word	0x20000340
 80021c4:	0800ba88 	.word	0x0800ba88
 80021c8:	0800ba8c 	.word	0x0800ba8c
 80021cc:	0800ba90 	.word	0x0800ba90
 80021d0:	0800bab8 	.word	0x0800bab8
 80021d4:	0800babc 	.word	0x0800babc
 80021d8:	0800bae4 	.word	0x0800bae4
 80021dc:	0800bae8 	.word	0x0800bae8

080021e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e6:	2300      	movs	r3, #0
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	4b10      	ldr	r3, [pc, #64]	@ (800222c <HAL_MspInit+0x4c>)
 80021ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ee:	4a0f      	ldr	r2, [pc, #60]	@ (800222c <HAL_MspInit+0x4c>)
 80021f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021f6:	4b0d      	ldr	r3, [pc, #52]	@ (800222c <HAL_MspInit+0x4c>)
 80021f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021fe:	607b      	str	r3, [r7, #4]
 8002200:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	603b      	str	r3, [r7, #0]
 8002206:	4b09      	ldr	r3, [pc, #36]	@ (800222c <HAL_MspInit+0x4c>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	4a08      	ldr	r2, [pc, #32]	@ (800222c <HAL_MspInit+0x4c>)
 800220c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002210:	6413      	str	r3, [r2, #64]	@ 0x40
 8002212:	4b06      	ldr	r3, [pc, #24]	@ (800222c <HAL_MspInit+0x4c>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800221a:	603b      	str	r3, [r7, #0]
 800221c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800221e:	2007      	movs	r0, #7
 8002220:	f001 fbbc 	bl	800399c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40023800 	.word	0x40023800

08002230 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08c      	sub	sp, #48	@ 0x30
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 031c 	add.w	r3, r7, #28
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a4e      	ldr	r2, [pc, #312]	@ (8002388 <HAL_ADC_MspInit+0x158>)
 800224e:	4293      	cmp	r3, r2
 8002250:	f040 8095 	bne.w	800237e <HAL_ADC_MspInit+0x14e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	61bb      	str	r3, [r7, #24]
 8002258:	4b4c      	ldr	r3, [pc, #304]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 800225a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225c:	4a4b      	ldr	r2, [pc, #300]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 800225e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002262:	6453      	str	r3, [r2, #68]	@ 0x44
 8002264:	4b49      	ldr	r3, [pc, #292]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 8002266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226c:	61bb      	str	r3, [r7, #24]
 800226e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	4b45      	ldr	r3, [pc, #276]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 8002276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002278:	4a44      	ldr	r2, [pc, #272]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 800227a:	f043 0304 	orr.w	r3, r3, #4
 800227e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002280:	4b42      	ldr	r3, [pc, #264]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	617b      	str	r3, [r7, #20]
 800228a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228c:	2300      	movs	r3, #0
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	4b3e      	ldr	r3, [pc, #248]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 8002292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002294:	4a3d      	ldr	r2, [pc, #244]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 8002296:	f043 0301 	orr.w	r3, r3, #1
 800229a:	6313      	str	r3, [r2, #48]	@ 0x30
 800229c:	4b3b      	ldr	r3, [pc, #236]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 800229e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	4b37      	ldr	r3, [pc, #220]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b0:	4a36      	ldr	r2, [pc, #216]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 80022b2:	f043 0302 	orr.w	r3, r3, #2
 80022b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b8:	4b34      	ldr	r3, [pc, #208]	@ (800238c <HAL_ADC_MspInit+0x15c>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022c4:	2303      	movs	r3, #3
 80022c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022c8:	2303      	movs	r3, #3
 80022ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022d0:	f107 031c 	add.w	r3, r7, #28
 80022d4:	4619      	mov	r1, r3
 80022d6:	482e      	ldr	r0, [pc, #184]	@ (8002390 <HAL_ADC_MspInit+0x160>)
 80022d8:	f001 ffa4 	bl	8004224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80022dc:	2313      	movs	r3, #19
 80022de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022e0:	2303      	movs	r3, #3
 80022e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	4619      	mov	r1, r3
 80022ee:	4829      	ldr	r0, [pc, #164]	@ (8002394 <HAL_ADC_MspInit+0x164>)
 80022f0:	f001 ff98 	bl	8004224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022f4:	2301      	movs	r3, #1
 80022f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022f8:	2303      	movs	r3, #3
 80022fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002300:	f107 031c 	add.w	r3, r7, #28
 8002304:	4619      	mov	r1, r3
 8002306:	4824      	ldr	r0, [pc, #144]	@ (8002398 <HAL_ADC_MspInit+0x168>)
 8002308:	f001 ff8c 	bl	8004224 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800230c:	4b23      	ldr	r3, [pc, #140]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 800230e:	4a24      	ldr	r2, [pc, #144]	@ (80023a0 <HAL_ADC_MspInit+0x170>)
 8002310:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002312:	4b22      	ldr	r3, [pc, #136]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 8002314:	2200      	movs	r2, #0
 8002316:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002318:	4b20      	ldr	r3, [pc, #128]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 800231a:	2200      	movs	r2, #0
 800231c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800231e:	4b1f      	ldr	r3, [pc, #124]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 8002320:	2200      	movs	r2, #0
 8002322:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002324:	4b1d      	ldr	r3, [pc, #116]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 8002326:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800232a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800232c:	4b1b      	ldr	r3, [pc, #108]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 800232e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002332:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002334:	4b19      	ldr	r3, [pc, #100]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 8002336:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800233a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800233c:	4b17      	ldr	r3, [pc, #92]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 800233e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002342:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002344:	4b15      	ldr	r3, [pc, #84]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 8002346:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800234a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800234c:	4b13      	ldr	r3, [pc, #76]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 800234e:	2200      	movs	r2, #0
 8002350:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002352:	4812      	ldr	r0, [pc, #72]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 8002354:	f001 fb64 	bl	8003a20 <HAL_DMA_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_ADC_MspInit+0x132>
    {
      Error_Handler();
 800235e:	f7ff fbbb 	bl	8001ad8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a0d      	ldr	r2, [pc, #52]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 8002366:	639a      	str	r2, [r3, #56]	@ 0x38
 8002368:	4a0c      	ldr	r2, [pc, #48]	@ (800239c <HAL_ADC_MspInit+0x16c>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	2012      	movs	r0, #18
 8002374:	f001 fb1d 	bl	80039b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002378:	2012      	movs	r0, #18
 800237a:	f001 fb36 	bl	80039ea <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800237e:	bf00      	nop
 8002380:	3730      	adds	r7, #48	@ 0x30
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40012000 	.word	0x40012000
 800238c:	40023800 	.word	0x40023800
 8002390:	40020800 	.word	0x40020800
 8002394:	40020000 	.word	0x40020000
 8002398:	40020400 	.word	0x40020400
 800239c:	20000250 	.word	0x20000250
 80023a0:	40026410 	.word	0x40026410

080023a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023b4:	d116      	bne.n	80023e4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	4b28      	ldr	r3, [pc, #160]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023be:	4a27      	ldr	r2, [pc, #156]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023c0:	f043 0301 	orr.w	r3, r3, #1
 80023c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c6:	4b25      	ldr	r3, [pc, #148]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	201c      	movs	r0, #28
 80023d8:	f001 faeb 	bl	80039b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023dc:	201c      	movs	r0, #28
 80023de:	f001 fb04 	bl	80039ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80023e2:	e036      	b.n	8002452 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002460 <HAL_TIM_Base_MspInit+0xbc>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d116      	bne.n	800241c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	4b1a      	ldr	r3, [pc, #104]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	4a19      	ldr	r2, [pc, #100]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 80023f8:	f043 0302 	orr.w	r3, r3, #2
 80023fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023fe:	4b17      	ldr	r3, [pc, #92]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800240a:	2200      	movs	r2, #0
 800240c:	2100      	movs	r1, #0
 800240e:	201d      	movs	r0, #29
 8002410:	f001 facf 	bl	80039b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002414:	201d      	movs	r0, #29
 8002416:	f001 fae8 	bl	80039ea <HAL_NVIC_EnableIRQ>
}
 800241a:	e01a      	b.n	8002452 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a10      	ldr	r2, [pc, #64]	@ (8002464 <HAL_TIM_Base_MspInit+0xc0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d115      	bne.n	8002452 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	4b0c      	ldr	r3, [pc, #48]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 8002430:	f043 0304 	orr.w	r3, r3, #4
 8002434:	6413      	str	r3, [r2, #64]	@ 0x40
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <HAL_TIM_Base_MspInit+0xb8>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002442:	2200      	movs	r2, #0
 8002444:	2100      	movs	r1, #0
 8002446:	201e      	movs	r0, #30
 8002448:	f001 fab3 	bl	80039b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800244c:	201e      	movs	r0, #30
 800244e:	f001 facc 	bl	80039ea <HAL_NVIC_EnableIRQ>
}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40023800 	.word	0x40023800
 8002460:	40000400 	.word	0x40000400
 8002464:	40000800 	.word	0x40000800

08002468 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08a      	sub	sp, #40	@ 0x28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002470:	f107 0314 	add.w	r3, r7, #20
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	60da      	str	r2, [r3, #12]
 800247e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a1d      	ldr	r2, [pc, #116]	@ (80024fc <HAL_UART_MspInit+0x94>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d133      	bne.n	80024f2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800248a:	2300      	movs	r3, #0
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	4b1c      	ldr	r3, [pc, #112]	@ (8002500 <HAL_UART_MspInit+0x98>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002492:	4a1b      	ldr	r2, [pc, #108]	@ (8002500 <HAL_UART_MspInit+0x98>)
 8002494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002498:	6413      	str	r3, [r2, #64]	@ 0x40
 800249a:	4b19      	ldr	r3, [pc, #100]	@ (8002500 <HAL_UART_MspInit+0x98>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a2:	613b      	str	r3, [r7, #16]
 80024a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	4b15      	ldr	r3, [pc, #84]	@ (8002500 <HAL_UART_MspInit+0x98>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a14      	ldr	r2, [pc, #80]	@ (8002500 <HAL_UART_MspInit+0x98>)
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <HAL_UART_MspInit+0x98>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024c2:	230c      	movs	r3, #12
 80024c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ca:	2300      	movs	r3, #0
 80024cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ce:	2300      	movs	r3, #0
 80024d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024d2:	2307      	movs	r3, #7
 80024d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d6:	f107 0314 	add.w	r3, r7, #20
 80024da:	4619      	mov	r1, r3
 80024dc:	4809      	ldr	r0, [pc, #36]	@ (8002504 <HAL_UART_MspInit+0x9c>)
 80024de:	f001 fea1 	bl	8004224 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80024e2:	2200      	movs	r2, #0
 80024e4:	2100      	movs	r1, #0
 80024e6:	2026      	movs	r0, #38	@ 0x26
 80024e8:	f001 fa63 	bl	80039b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024ec:	2026      	movs	r0, #38	@ 0x26
 80024ee:	f001 fa7c 	bl	80039ea <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80024f2:	bf00      	nop
 80024f4:	3728      	adds	r7, #40	@ 0x28
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40004400 	.word	0x40004400
 8002500:	40023800 	.word	0x40023800
 8002504:	40020000 	.word	0x40020000

08002508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800250c:	bf00      	nop
 800250e:	e7fd      	b.n	800250c <NMI_Handler+0x4>

08002510 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <HardFault_Handler+0x4>

08002518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <MemManage_Handler+0x4>

08002520 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002524:	bf00      	nop
 8002526:	e7fd      	b.n	8002524 <BusFault_Handler+0x4>

08002528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <UsageFault_Handler+0x4>

08002530 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800253e:	b480      	push	{r7}
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800255e:	f000 f993 	bl	8002888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
	...

08002568 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800256c:	4802      	ldr	r0, [pc, #8]	@ (8002578 <ADC_IRQHandler+0x10>)
 800256e:	f000 fc1f 	bl	8002db0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000208 	.word	0x20000208

0800257c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002580:	4802      	ldr	r0, [pc, #8]	@ (800258c <TIM2_IRQHandler+0x10>)
 8002582:	f002 fd66 	bl	8005052 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	200002b0 	.word	0x200002b0

08002590 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002594:	4802      	ldr	r0, [pc, #8]	@ (80025a0 <TIM3_IRQHandler+0x10>)
 8002596:	f002 fd5c 	bl	8005052 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	200002f8 	.word	0x200002f8

080025a4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80025a8:	4802      	ldr	r0, [pc, #8]	@ (80025b4 <TIM4_IRQHandler+0x10>)
 80025aa:	f002 fd52 	bl	8005052 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000340 	.word	0x20000340

080025b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025bc:	4802      	ldr	r0, [pc, #8]	@ (80025c8 <USART2_IRQHandler+0x10>)
 80025be:	f003 f9cf 	bl	8005960 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20000388 	.word	0x20000388

080025cc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025d0:	4802      	ldr	r0, [pc, #8]	@ (80025dc <DMA2_Stream0_IRQHandler+0x10>)
 80025d2:	f001 fbbd 	bl	8003d50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000250 	.word	0x20000250

080025e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
	return 1;
 80025e4:	2301      	movs	r3, #1
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <_kill>:

int _kill(int pid, int sig)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025fa:	f005 faff 	bl	8007bfc <__errno>
 80025fe:	4603      	mov	r3, r0
 8002600:	2216      	movs	r2, #22
 8002602:	601a      	str	r2, [r3, #0]
	return -1;
 8002604:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002608:	4618      	mov	r0, r3
 800260a:	3708      	adds	r7, #8
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <_exit>:

void _exit (int status)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002618:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7ff ffe7 	bl	80025f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002622:	bf00      	nop
 8002624:	e7fd      	b.n	8002622 <_exit+0x12>

08002626 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b086      	sub	sp, #24
 800262a:	af00      	add	r7, sp, #0
 800262c:	60f8      	str	r0, [r7, #12]
 800262e:	60b9      	str	r1, [r7, #8]
 8002630:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002632:	2300      	movs	r3, #0
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	e00a      	b.n	800264e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002638:	f3af 8000 	nop.w
 800263c:	4601      	mov	r1, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1c5a      	adds	r2, r3, #1
 8002642:	60ba      	str	r2, [r7, #8]
 8002644:	b2ca      	uxtb	r2, r1
 8002646:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	3301      	adds	r3, #1
 800264c:	617b      	str	r3, [r7, #20]
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	429a      	cmp	r2, r3
 8002654:	dbf0      	blt.n	8002638 <_read+0x12>
	}

return len;
 8002656:	687b      	ldr	r3, [r7, #4]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	e009      	b.n	8002686 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	1c5a      	adds	r2, r3, #1
 8002676:	60ba      	str	r2, [r7, #8]
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7fe ff9c 	bl	80015b8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	3301      	adds	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	429a      	cmp	r2, r3
 800268c:	dbf1      	blt.n	8002672 <_write+0x12>
	}
	return len;
 800268e:	687b      	ldr	r3, [r7, #4]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <_close>:

int _close(int file)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
	return -1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026c0:	605a      	str	r2, [r3, #4]
	return 0;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <_isatty>:

int _isatty(int file)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
	return 1;
 80026d8:	2301      	movs	r3, #1
}
 80026da:	4618      	mov	r0, r3
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b085      	sub	sp, #20
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	60f8      	str	r0, [r7, #12]
 80026ee:	60b9      	str	r1, [r7, #8]
 80026f0:	607a      	str	r2, [r7, #4]
	return 0;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002708:	4a14      	ldr	r2, [pc, #80]	@ (800275c <_sbrk+0x5c>)
 800270a:	4b15      	ldr	r3, [pc, #84]	@ (8002760 <_sbrk+0x60>)
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002714:	4b13      	ldr	r3, [pc, #76]	@ (8002764 <_sbrk+0x64>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d102      	bne.n	8002722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800271c:	4b11      	ldr	r3, [pc, #68]	@ (8002764 <_sbrk+0x64>)
 800271e:	4a12      	ldr	r2, [pc, #72]	@ (8002768 <_sbrk+0x68>)
 8002720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002722:	4b10      	ldr	r3, [pc, #64]	@ (8002764 <_sbrk+0x64>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	429a      	cmp	r2, r3
 800272e:	d207      	bcs.n	8002740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002730:	f005 fa64 	bl	8007bfc <__errno>
 8002734:	4603      	mov	r3, r0
 8002736:	220c      	movs	r2, #12
 8002738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800273a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800273e:	e009      	b.n	8002754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002740:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <_sbrk+0x64>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <_sbrk+0x64>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4413      	add	r3, r2
 800274e:	4a05      	ldr	r2, [pc, #20]	@ (8002764 <_sbrk+0x64>)
 8002750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002752:	68fb      	ldr	r3, [r7, #12]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	20018000 	.word	0x20018000
 8002760:	00000400 	.word	0x00000400
 8002764:	20005304 	.word	0x20005304
 8002768:	20005458 	.word	0x20005458

0800276c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002770:	4b06      	ldr	r3, [pc, #24]	@ (800278c <SystemInit+0x20>)
 8002772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002776:	4a05      	ldr	r2, [pc, #20]	@ (800278c <SystemInit+0x20>)
 8002778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800277c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002780:	bf00      	nop
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002790:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002794:	480d      	ldr	r0, [pc, #52]	@ (80027cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002796:	490e      	ldr	r1, [pc, #56]	@ (80027d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002798:	4a0e      	ldr	r2, [pc, #56]	@ (80027d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800279a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800279c:	e002      	b.n	80027a4 <LoopCopyDataInit>

0800279e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800279e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027a2:	3304      	adds	r3, #4

080027a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027a8:	d3f9      	bcc.n	800279e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027aa:	4a0b      	ldr	r2, [pc, #44]	@ (80027d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027ac:	4c0b      	ldr	r4, [pc, #44]	@ (80027dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80027ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b0:	e001      	b.n	80027b6 <LoopFillZerobss>

080027b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027b4:	3204      	adds	r2, #4

080027b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027b8:	d3fb      	bcc.n	80027b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ba:	f7ff ffd7 	bl	800276c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027be:	f005 fa23 	bl	8007c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027c2:	f7fe ff0b 	bl	80015dc <main>
  bx  lr    
 80027c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80027c8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80027cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027d0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80027d4:	0800bf90 	.word	0x0800bf90
  ldr r2, =_sbss
 80027d8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80027dc:	20005458 	.word	0x20005458

080027e0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027e0:	e7fe      	b.n	80027e0 <DMA1_Stream0_IRQHandler>
	...

080027e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002824 <HAL_Init+0x40>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002824 <HAL_Init+0x40>)
 80027ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <HAL_Init+0x40>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002824 <HAL_Init+0x40>)
 80027fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002800:	4b08      	ldr	r3, [pc, #32]	@ (8002824 <HAL_Init+0x40>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a07      	ldr	r2, [pc, #28]	@ (8002824 <HAL_Init+0x40>)
 8002806:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800280a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800280c:	2003      	movs	r0, #3
 800280e:	f001 f8c5 	bl	800399c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002812:	2000      	movs	r0, #0
 8002814:	f000 f808 	bl	8002828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002818:	f7ff fce2 	bl	80021e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40023c00 	.word	0x40023c00

08002828 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002830:	4b12      	ldr	r3, [pc, #72]	@ (800287c <HAL_InitTick+0x54>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b12      	ldr	r3, [pc, #72]	@ (8002880 <HAL_InitTick+0x58>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	4619      	mov	r1, r3
 800283a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800283e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002842:	fbb2 f3f3 	udiv	r3, r2, r3
 8002846:	4618      	mov	r0, r3
 8002848:	f001 f8dd 	bl	8003a06 <HAL_SYSTICK_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e00e      	b.n	8002874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b0f      	cmp	r3, #15
 800285a:	d80a      	bhi.n	8002872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800285c:	2200      	movs	r2, #0
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002864:	f001 f8a5 	bl	80039b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002868:	4a06      	ldr	r2, [pc, #24]	@ (8002884 <HAL_InitTick+0x5c>)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800286e:	2300      	movs	r3, #0
 8002870:	e000      	b.n	8002874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
}
 8002874:	4618      	mov	r0, r3
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20000000 	.word	0x20000000
 8002880:	20000008 	.word	0x20000008
 8002884:	20000004 	.word	0x20000004

08002888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800288c:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <HAL_IncTick+0x20>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	461a      	mov	r2, r3
 8002892:	4b06      	ldr	r3, [pc, #24]	@ (80028ac <HAL_IncTick+0x24>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4413      	add	r3, r2
 8002898:	4a04      	ldr	r2, [pc, #16]	@ (80028ac <HAL_IncTick+0x24>)
 800289a:	6013      	str	r3, [r2, #0]
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000008 	.word	0x20000008
 80028ac:	20005308 	.word	0x20005308

080028b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return uwTick;
 80028b4:	4b03      	ldr	r3, [pc, #12]	@ (80028c4 <HAL_GetTick+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20005308 	.word	0x20005308

080028c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e033      	b.n	8002946 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d109      	bne.n	80028fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff fca2 	bl	8002230 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d118      	bne.n	8002938 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800290e:	f023 0302 	bic.w	r3, r3, #2
 8002912:	f043 0202 	orr.w	r2, r3, #2
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fde6 	bl	80034ec <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292a:	f023 0303 	bic.w	r3, r3, #3
 800292e:	f043 0201 	orr.w	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	641a      	str	r2, [r3, #64]	@ 0x40
 8002936:	e001      	b.n	800293c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002944:	7bfb      	ldrb	r3, [r7, #15]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_ADC_Start+0x1a>
 8002966:	2302      	movs	r3, #2
 8002968:	e097      	b.n	8002a9a <HAL_ADC_Start+0x14a>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b01      	cmp	r3, #1
 800297e:	d018      	beq.n	80029b2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0201 	orr.w	r2, r2, #1
 800298e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002990:	4b45      	ldr	r3, [pc, #276]	@ (8002aa8 <HAL_ADC_Start+0x158>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a45      	ldr	r2, [pc, #276]	@ (8002aac <HAL_ADC_Start+0x15c>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	0c9a      	lsrs	r2, r3, #18
 800299c:	4613      	mov	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80029a4:	e002      	b.n	80029ac <HAL_ADC_Start+0x5c>
    {
      counter--;
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	3b01      	subs	r3, #1
 80029aa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f9      	bne.n	80029a6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d15f      	bne.n	8002a80 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d007      	beq.n	80029f2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029fe:	d106      	bne.n	8002a0e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a04:	f023 0206 	bic.w	r2, r3, #6
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a0c:	e002      	b.n	8002a14 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a1c:	4b24      	ldr	r3, [pc, #144]	@ (8002ab0 <HAL_ADC_Start+0x160>)
 8002a1e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002a28:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f003 031f 	and.w	r3, r3, #31
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10f      	bne.n	8002a56 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d129      	bne.n	8002a98 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a52:	609a      	str	r2, [r3, #8]
 8002a54:	e020      	b.n	8002a98 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a16      	ldr	r2, [pc, #88]	@ (8002ab4 <HAL_ADC_Start+0x164>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d11b      	bne.n	8002a98 <HAL_ADC_Start+0x148>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d114      	bne.n	8002a98 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a7c:	609a      	str	r2, [r3, #8]
 8002a7e:	e00b      	b.n	8002a98 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a84:	f043 0210 	orr.w	r2, r3, #16
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a90:	f043 0201 	orr.w	r2, r3, #1
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3714      	adds	r7, #20
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	20000000 	.word	0x20000000
 8002aac:	431bde83 	.word	0x431bde83
 8002ab0:	40012300 	.word	0x40012300
 8002ab4:	40012000 	.word	0x40012000

08002ab8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d101      	bne.n	8002ace <HAL_ADC_Stop+0x16>
 8002aca:	2302      	movs	r3, #2
 8002acc:	e021      	b.n	8002b12 <HAL_ADC_Stop+0x5a>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0201 	bic.w	r2, r2, #1
 8002ae4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d109      	bne.n	8002b08 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002afc:	f023 0301 	bic.w	r3, r3, #1
 8002b00:	f043 0201 	orr.w	r2, r3, #1
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b084      	sub	sp, #16
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b3a:	d113      	bne.n	8002b64 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b4a:	d10b      	bne.n	8002b64 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b50:	f043 0220 	orr.w	r2, r3, #32
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e063      	b.n	8002c2c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b64:	f7ff fea4 	bl	80028b0 <HAL_GetTick>
 8002b68:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b6a:	e021      	b.n	8002bb0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b72:	d01d      	beq.n	8002bb0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_ADC_PollForConversion+0x6c>
 8002b7a:	f7ff fe99 	bl	80028b0 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d212      	bcs.n	8002bb0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d00b      	beq.n	8002bb0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9c:	f043 0204 	orr.w	r2, r3, #4
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e03d      	b.n	8002c2c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d1d6      	bne.n	8002b6c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f06f 0212 	mvn.w	r2, #18
 8002bc6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bcc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d123      	bne.n	8002c2a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d11f      	bne.n	8002c2a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d006      	beq.n	8002c06 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d111      	bne.n	8002c2a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d105      	bne.n	8002c2a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c22:	f043 0201 	orr.w	r2, r3, #1
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <HAL_ADC_Start_IT+0x1a>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	e0a1      	b.n	8002d92 <HAL_ADC_Start_IT+0x15e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d018      	beq.n	8002c96 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689a      	ldr	r2, [r3, #8]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c74:	4b4a      	ldr	r3, [pc, #296]	@ (8002da0 <HAL_ADC_Start_IT+0x16c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a4a      	ldr	r2, [pc, #296]	@ (8002da4 <HAL_ADC_Start_IT+0x170>)
 8002c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7e:	0c9a      	lsrs	r2, r3, #18
 8002c80:	4613      	mov	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	4413      	add	r3, r2
 8002c86:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002c88:	e002      	b.n	8002c90 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f9      	bne.n	8002c8a <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d169      	bne.n	8002d78 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002cac:	f023 0301 	bic.w	r3, r3, #1
 8002cb0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d007      	beq.n	8002cd6 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002cce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ce2:	d106      	bne.n	8002cf2 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce8:	f023 0206 	bic.w	r2, r3, #6
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	645a      	str	r2, [r3, #68]	@ 0x44
 8002cf0:	e002      	b.n	8002cf8 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d00:	4b29      	ldr	r3, [pc, #164]	@ (8002da8 <HAL_ADC_Start_IT+0x174>)
 8002d02:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d0c:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6812      	ldr	r2, [r2, #0]
 8002d18:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002d1c:	f043 0320 	orr.w	r3, r3, #32
 8002d20:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 031f 	and.w	r3, r3, #31
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10f      	bne.n	8002d4e <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d129      	bne.n	8002d90 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	e020      	b.n	8002d90 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a16      	ldr	r2, [pc, #88]	@ (8002dac <HAL_ADC_Start_IT+0x178>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d11b      	bne.n	8002d90 <HAL_ADC_Start_IT+0x15c>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d114      	bne.n	8002d90 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002d74:	609a      	str	r2, [r3, #8]
 8002d76:	e00b      	b.n	8002d90 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	f043 0210 	orr.w	r2, r3, #16
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	20000000 	.word	0x20000000
 8002da4:	431bde83 	.word	0x431bde83
 8002da8:	40012300 	.word	0x40012300
 8002dac:	40012000 	.word	0x40012000

08002db0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f003 0320 	and.w	r3, r3, #32
 8002dde:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d049      	beq.n	8002e7a <HAL_ADC_IRQHandler+0xca>
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d046      	beq.n	8002e7a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d105      	bne.n	8002e04 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d12b      	bne.n	8002e6a <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d127      	bne.n	8002e6a <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e20:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d006      	beq.n	8002e36 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d119      	bne.n	8002e6a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0220 	bic.w	r2, r2, #32
 8002e44:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d105      	bne.n	8002e6a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	f043 0201 	orr.w	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7fe f982 	bl	8001174 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f06f 0212 	mvn.w	r2, #18
 8002e78:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e88:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d057      	beq.n	8002f40 <HAL_ADC_IRQHandler+0x190>
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d054      	beq.n	8002f40 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	f003 0310 	and.w	r3, r3, #16
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d105      	bne.n	8002eae <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d139      	bne.n	8002f30 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d006      	beq.n	8002ed8 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d12b      	bne.n	8002f30 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d124      	bne.n	8002f30 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d11d      	bne.n	8002f30 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d119      	bne.n	8002f30 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f0a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d105      	bne.n	8002f30 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f28:	f043 0201 	orr.w	r2, r3, #1
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 fc59 	bl	80037e8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f06f 020c 	mvn.w	r2, #12
 8002f3e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f4e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d017      	beq.n	8002f86 <HAL_ADC_IRQHandler+0x1d6>
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d014      	beq.n	8002f86 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d10d      	bne.n	8002f86 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f98b 	bl	8003292 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0201 	mvn.w	r2, #1
 8002f84:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f003 0320 	and.w	r3, r3, #32
 8002f8c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f94:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d015      	beq.n	8002fc8 <HAL_ADC_IRQHandler+0x218>
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d012      	beq.n	8002fc8 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa6:	f043 0202 	orr.w	r2, r3, #2
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f06f 0220 	mvn.w	r2, #32
 8002fb6:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7fe f909 	bl	80011d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f06f 0220 	mvn.w	r2, #32
 8002fc6:	601a      	str	r2, [r3, #0]
  }
}
 8002fc8:	bf00      	nop
 8002fca:	3718      	adds	r7, #24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d101      	bne.n	8002fee <HAL_ADC_Start_DMA+0x1e>
 8002fea:	2302      	movs	r3, #2
 8002fec:	e0ce      	b.n	800318c <HAL_ADC_Start_DMA+0x1bc>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	2b01      	cmp	r3, #1
 8003002:	d018      	beq.n	8003036 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0201 	orr.w	r2, r2, #1
 8003012:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003014:	4b5f      	ldr	r3, [pc, #380]	@ (8003194 <HAL_ADC_Start_DMA+0x1c4>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a5f      	ldr	r2, [pc, #380]	@ (8003198 <HAL_ADC_Start_DMA+0x1c8>)
 800301a:	fba2 2303 	umull	r2, r3, r2, r3
 800301e:	0c9a      	lsrs	r2, r3, #18
 8003020:	4613      	mov	r3, r2
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4413      	add	r3, r2
 8003026:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003028:	e002      	b.n	8003030 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	3b01      	subs	r3, #1
 800302e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1f9      	bne.n	800302a <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003040:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003044:	d107      	bne.n	8003056 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003054:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b01      	cmp	r3, #1
 8003062:	f040 8086 	bne.w	8003172 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800306e:	f023 0301 	bic.w	r3, r3, #1
 8003072:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003084:	2b00      	cmp	r3, #0
 8003086:	d007      	beq.n	8003098 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003090:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030a4:	d106      	bne.n	80030b4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030aa:	f023 0206 	bic.w	r2, r3, #6
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	645a      	str	r2, [r3, #68]	@ 0x44
 80030b2:	e002      	b.n	80030ba <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030c2:	4b36      	ldr	r3, [pc, #216]	@ (800319c <HAL_ADC_Start_DMA+0x1cc>)
 80030c4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ca:	4a35      	ldr	r2, [pc, #212]	@ (80031a0 <HAL_ADC_Start_DMA+0x1d0>)
 80030cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030d2:	4a34      	ldr	r2, [pc, #208]	@ (80031a4 <HAL_ADC_Start_DMA+0x1d4>)
 80030d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030da:	4a33      	ldr	r2, [pc, #204]	@ (80031a8 <HAL_ADC_Start_DMA+0x1d8>)
 80030dc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80030e6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80030f6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003106:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	334c      	adds	r3, #76	@ 0x4c
 8003112:	4619      	mov	r1, r3
 8003114:	68ba      	ldr	r2, [r7, #8]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f000 fd30 	bl	8003b7c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 031f 	and.w	r3, r3, #31
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10f      	bne.n	8003148 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d129      	bne.n	800318a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003144:	609a      	str	r2, [r3, #8]
 8003146:	e020      	b.n	800318a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a17      	ldr	r2, [pc, #92]	@ (80031ac <HAL_ADC_Start_DMA+0x1dc>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d11b      	bne.n	800318a <HAL_ADC_Start_DMA+0x1ba>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d114      	bne.n	800318a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800316e:	609a      	str	r2, [r3, #8]
 8003170:	e00b      	b.n	800318a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003176:	f043 0210 	orr.w	r2, r3, #16
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003182:	f043 0201 	orr.w	r2, r3, #1
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20000000 	.word	0x20000000
 8003198:	431bde83 	.word	0x431bde83
 800319c:	40012300 	.word	0x40012300
 80031a0:	080036e5 	.word	0x080036e5
 80031a4:	0800379f 	.word	0x0800379f
 80031a8:	080037bb 	.word	0x080037bb
 80031ac:	40012000 	.word	0x40012000

080031b0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031b8:	2300      	movs	r3, #0
 80031ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d101      	bne.n	80031ca <HAL_ADC_Stop_DMA+0x1a>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e048      	b.n	800325c <HAL_ADC_Stop_DMA+0xac>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 0201 	bic.w	r2, r2, #1
 80031e0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d130      	bne.n	8003252 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031fe:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003204:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d10f      	bne.n	800322e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003212:	4618      	mov	r0, r3
 8003214:	f000 fd0a 	bl	8003c2c <HAL_DMA_Abort>
 8003218:	4603      	mov	r3, r0
 800321a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d005      	beq.n	800322e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685a      	ldr	r2, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800323c:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003242:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003246:	f023 0301 	bic.w	r3, r3, #1
 800324a:	f043 0201 	orr.w	r2, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800325a:	7bfb      	ldrb	r3, [r7, #15]
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x1c>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e105      	b.n	80034d0 <HAL_ADC_ConfigChannel+0x228>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b09      	cmp	r3, #9
 80032d2:	d925      	bls.n	8003320 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68d9      	ldr	r1, [r3, #12]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	461a      	mov	r2, r3
 80032e2:	4613      	mov	r3, r2
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	4413      	add	r3, r2
 80032e8:	3b1e      	subs	r3, #30
 80032ea:	2207      	movs	r2, #7
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	43da      	mvns	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	400a      	ands	r2, r1
 80032f8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68d9      	ldr	r1, [r3, #12]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	b29b      	uxth	r3, r3
 800330a:	4618      	mov	r0, r3
 800330c:	4603      	mov	r3, r0
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	4403      	add	r3, r0
 8003312:	3b1e      	subs	r3, #30
 8003314:	409a      	lsls	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	60da      	str	r2, [r3, #12]
 800331e:	e022      	b.n	8003366 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6919      	ldr	r1, [r3, #16]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	b29b      	uxth	r3, r3
 800332c:	461a      	mov	r2, r3
 800332e:	4613      	mov	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4413      	add	r3, r2
 8003334:	2207      	movs	r2, #7
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	400a      	ands	r2, r1
 8003342:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6919      	ldr	r1, [r3, #16]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	689a      	ldr	r2, [r3, #8]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	b29b      	uxth	r3, r3
 8003354:	4618      	mov	r0, r3
 8003356:	4603      	mov	r3, r0
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	4403      	add	r3, r0
 800335c:	409a      	lsls	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b06      	cmp	r3, #6
 800336c:	d824      	bhi.n	80033b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	3b05      	subs	r3, #5
 8003380:	221f      	movs	r2, #31
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43da      	mvns	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	400a      	ands	r2, r1
 800338e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	4618      	mov	r0, r3
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	3b05      	subs	r3, #5
 80033aa:	fa00 f203 	lsl.w	r2, r0, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80033b6:	e04c      	b.n	8003452 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	2b0c      	cmp	r3, #12
 80033be:	d824      	bhi.n	800340a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	3b23      	subs	r3, #35	@ 0x23
 80033d2:	221f      	movs	r2, #31
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43da      	mvns	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	400a      	ands	r2, r1
 80033e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	4618      	mov	r0, r3
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	3b23      	subs	r3, #35	@ 0x23
 80033fc:	fa00 f203 	lsl.w	r2, r0, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	631a      	str	r2, [r3, #48]	@ 0x30
 8003408:	e023      	b.n	8003452 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	3b41      	subs	r3, #65	@ 0x41
 800341c:	221f      	movs	r2, #31
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	43da      	mvns	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	400a      	ands	r2, r1
 800342a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	b29b      	uxth	r3, r3
 8003438:	4618      	mov	r0, r3
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4413      	add	r3, r2
 8003444:	3b41      	subs	r3, #65	@ 0x41
 8003446:	fa00 f203 	lsl.w	r2, r0, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003452:	4b22      	ldr	r3, [pc, #136]	@ (80034dc <HAL_ADC_ConfigChannel+0x234>)
 8003454:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a21      	ldr	r2, [pc, #132]	@ (80034e0 <HAL_ADC_ConfigChannel+0x238>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d109      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1cc>
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b12      	cmp	r3, #18
 8003466:	d105      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a19      	ldr	r2, [pc, #100]	@ (80034e0 <HAL_ADC_ConfigChannel+0x238>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d123      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x21e>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2b10      	cmp	r3, #16
 8003484:	d003      	beq.n	800348e <HAL_ADC_ConfigChannel+0x1e6>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2b11      	cmp	r3, #17
 800348c:	d11b      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b10      	cmp	r3, #16
 80034a0:	d111      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034a2:	4b10      	ldr	r3, [pc, #64]	@ (80034e4 <HAL_ADC_ConfigChannel+0x23c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a10      	ldr	r2, [pc, #64]	@ (80034e8 <HAL_ADC_ConfigChannel+0x240>)
 80034a8:	fba2 2303 	umull	r2, r3, r2, r3
 80034ac:	0c9a      	lsrs	r2, r3, #18
 80034ae:	4613      	mov	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034b8:	e002      	b.n	80034c0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	3b01      	subs	r3, #1
 80034be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1f9      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3714      	adds	r7, #20
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	40012300 	.word	0x40012300
 80034e0:	40012000 	.word	0x40012000
 80034e4:	20000000 	.word	0x20000000
 80034e8:	431bde83 	.word	0x431bde83

080034ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034f4:	4b79      	ldr	r3, [pc, #484]	@ (80036dc <ADC_Init+0x1f0>)
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	431a      	orrs	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003520:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6859      	ldr	r1, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	021a      	lsls	r2, r3, #8
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	430a      	orrs	r2, r1
 8003534:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003544:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6859      	ldr	r1, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003566:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6899      	ldr	r1, [r3, #8]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68da      	ldr	r2, [r3, #12]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357e:	4a58      	ldr	r2, [pc, #352]	@ (80036e0 <ADC_Init+0x1f4>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d022      	beq.n	80035ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003592:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6899      	ldr	r1, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6899      	ldr	r1, [r3, #8]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	e00f      	b.n	80035ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035e8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 0202 	bic.w	r2, r2, #2
 80035f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6899      	ldr	r1, [r3, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	7e1b      	ldrb	r3, [r3, #24]
 8003604:	005a      	lsls	r2, r3, #1
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	430a      	orrs	r2, r1
 800360c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003626:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	685a      	ldr	r2, [r3, #4]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003636:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6859      	ldr	r1, [r3, #4]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003642:	3b01      	subs	r3, #1
 8003644:	035a      	lsls	r2, r3, #13
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	430a      	orrs	r2, r1
 800364c:	605a      	str	r2, [r3, #4]
 800364e:	e007      	b.n	8003660 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800365e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800366e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	3b01      	subs	r3, #1
 800367c:	051a      	lsls	r2, r3, #20
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003694:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6899      	ldr	r1, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036a2:	025a      	lsls	r2, r3, #9
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6899      	ldr	r1, [r3, #8]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	029a      	lsls	r2, r3, #10
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	609a      	str	r2, [r3, #8]
}
 80036d0:	bf00      	nop
 80036d2:	3714      	adds	r7, #20
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr
 80036dc:	40012300 	.word	0x40012300
 80036e0:	0f000001 	.word	0x0f000001

080036e4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d13c      	bne.n	8003778 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003702:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d12b      	bne.n	8003770 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800371c:	2b00      	cmp	r3, #0
 800371e:	d127      	bne.n	8003770 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003726:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800372a:	2b00      	cmp	r3, #0
 800372c:	d006      	beq.n	800373c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003738:	2b00      	cmp	r3, #0
 800373a:	d119      	bne.n	8003770 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0220 	bic.w	r2, r2, #32
 800374a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003750:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d105      	bne.n	8003770 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	f043 0201 	orr.w	r2, r3, #1
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f7fd fcff 	bl	8001174 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003776:	e00e      	b.n	8003796 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377c:	f003 0310 	and.w	r3, r3, #16
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f7fd fd23 	bl	80011d0 <HAL_ADC_ErrorCallback>
}
 800378a:	e004      	b.n	8003796 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	4798      	blx	r3
}
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b084      	sub	sp, #16
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037aa:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f7ff fd66 	bl	800327e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037b2:	bf00      	nop
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b084      	sub	sp, #16
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2240      	movs	r2, #64	@ 0x40
 80037cc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d2:	f043 0204 	orr.w	r2, r3, #4
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f7fd fcf8 	bl	80011d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80037e0:	bf00      	nop
 80037e2:	3710      	adds	r7, #16
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800380c:	4b0c      	ldr	r3, [pc, #48]	@ (8003840 <__NVIC_SetPriorityGrouping+0x44>)
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003818:	4013      	ands	r3, r2
 800381a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003824:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800382c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800382e:	4a04      	ldr	r2, [pc, #16]	@ (8003840 <__NVIC_SetPriorityGrouping+0x44>)
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	60d3      	str	r3, [r2, #12]
}
 8003834:	bf00      	nop
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003844:	b480      	push	{r7}
 8003846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003848:	4b04      	ldr	r3, [pc, #16]	@ (800385c <__NVIC_GetPriorityGrouping+0x18>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	0a1b      	lsrs	r3, r3, #8
 800384e:	f003 0307 	and.w	r3, r3, #7
}
 8003852:	4618      	mov	r0, r3
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr
 800385c:	e000ed00 	.word	0xe000ed00

08003860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	4603      	mov	r3, r0
 8003868:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800386a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386e:	2b00      	cmp	r3, #0
 8003870:	db0b      	blt.n	800388a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	f003 021f 	and.w	r2, r3, #31
 8003878:	4907      	ldr	r1, [pc, #28]	@ (8003898 <__NVIC_EnableIRQ+0x38>)
 800387a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387e:	095b      	lsrs	r3, r3, #5
 8003880:	2001      	movs	r0, #1
 8003882:	fa00 f202 	lsl.w	r2, r0, r2
 8003886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	e000e100 	.word	0xe000e100

0800389c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	6039      	str	r1, [r7, #0]
 80038a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	db0a      	blt.n	80038c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	490c      	ldr	r1, [pc, #48]	@ (80038e8 <__NVIC_SetPriority+0x4c>)
 80038b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ba:	0112      	lsls	r2, r2, #4
 80038bc:	b2d2      	uxtb	r2, r2
 80038be:	440b      	add	r3, r1
 80038c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038c4:	e00a      	b.n	80038dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	4908      	ldr	r1, [pc, #32]	@ (80038ec <__NVIC_SetPriority+0x50>)
 80038cc:	79fb      	ldrb	r3, [r7, #7]
 80038ce:	f003 030f 	and.w	r3, r3, #15
 80038d2:	3b04      	subs	r3, #4
 80038d4:	0112      	lsls	r2, r2, #4
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	440b      	add	r3, r1
 80038da:	761a      	strb	r2, [r3, #24]
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr
 80038e8:	e000e100 	.word	0xe000e100
 80038ec:	e000ed00 	.word	0xe000ed00

080038f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b089      	sub	sp, #36	@ 0x24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f1c3 0307 	rsb	r3, r3, #7
 800390a:	2b04      	cmp	r3, #4
 800390c:	bf28      	it	cs
 800390e:	2304      	movcs	r3, #4
 8003910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	3304      	adds	r3, #4
 8003916:	2b06      	cmp	r3, #6
 8003918:	d902      	bls.n	8003920 <NVIC_EncodePriority+0x30>
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	3b03      	subs	r3, #3
 800391e:	e000      	b.n	8003922 <NVIC_EncodePriority+0x32>
 8003920:	2300      	movs	r3, #0
 8003922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003924:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	43da      	mvns	r2, r3
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	401a      	ands	r2, r3
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003938:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	fa01 f303 	lsl.w	r3, r1, r3
 8003942:	43d9      	mvns	r1, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003948:	4313      	orrs	r3, r2
         );
}
 800394a:	4618      	mov	r0, r3
 800394c:	3724      	adds	r7, #36	@ 0x24
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3b01      	subs	r3, #1
 8003964:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003968:	d301      	bcc.n	800396e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800396a:	2301      	movs	r3, #1
 800396c:	e00f      	b.n	800398e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800396e:	4a0a      	ldr	r2, [pc, #40]	@ (8003998 <SysTick_Config+0x40>)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3b01      	subs	r3, #1
 8003974:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003976:	210f      	movs	r1, #15
 8003978:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800397c:	f7ff ff8e 	bl	800389c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003980:	4b05      	ldr	r3, [pc, #20]	@ (8003998 <SysTick_Config+0x40>)
 8003982:	2200      	movs	r2, #0
 8003984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003986:	4b04      	ldr	r3, [pc, #16]	@ (8003998 <SysTick_Config+0x40>)
 8003988:	2207      	movs	r2, #7
 800398a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	e000e010 	.word	0xe000e010

0800399c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f7ff ff29 	bl	80037fc <__NVIC_SetPriorityGrouping>
}
 80039aa:	bf00      	nop
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b086      	sub	sp, #24
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	4603      	mov	r3, r0
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	607a      	str	r2, [r7, #4]
 80039be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039c4:	f7ff ff3e 	bl	8003844 <__NVIC_GetPriorityGrouping>
 80039c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	68b9      	ldr	r1, [r7, #8]
 80039ce:	6978      	ldr	r0, [r7, #20]
 80039d0:	f7ff ff8e 	bl	80038f0 <NVIC_EncodePriority>
 80039d4:	4602      	mov	r2, r0
 80039d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039da:	4611      	mov	r1, r2
 80039dc:	4618      	mov	r0, r3
 80039de:	f7ff ff5d 	bl	800389c <__NVIC_SetPriority>
}
 80039e2:	bf00      	nop
 80039e4:	3718      	adds	r7, #24
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b082      	sub	sp, #8
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	4603      	mov	r3, r0
 80039f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff ff31 	bl	8003860 <__NVIC_EnableIRQ>
}
 80039fe:	bf00      	nop
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b082      	sub	sp, #8
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f7ff ffa2 	bl	8003958 <SysTick_Config>
 8003a14:	4603      	mov	r3, r0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a2c:	f7fe ff40 	bl	80028b0 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e099      	b.n	8003b70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0201 	bic.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a5c:	e00f      	b.n	8003a7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a5e:	f7fe ff27 	bl	80028b0 <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	2b05      	cmp	r3, #5
 8003a6a:	d908      	bls.n	8003a7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2220      	movs	r2, #32
 8003a70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2203      	movs	r2, #3
 8003a76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e078      	b.n	8003b70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d1e8      	bne.n	8003a5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	4b38      	ldr	r3, [pc, #224]	@ (8003b78 <HAL_DMA_Init+0x158>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ac2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	2b04      	cmp	r3, #4
 8003ad6:	d107      	bne.n	8003ae8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f023 0307 	bic.w	r3, r3, #7
 8003afe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d117      	bne.n	8003b42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00e      	beq.n	8003b42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 fb01 	bl	800412c <DMA_CheckFifoParam>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d008      	beq.n	8003b42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2240      	movs	r2, #64	@ 0x40
 8003b34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e016      	b.n	8003b70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 fab8 	bl	80040c0 <DMA_CalcBaseAndBitshift>
 8003b50:	4603      	mov	r3, r0
 8003b52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b58:	223f      	movs	r2, #63	@ 0x3f
 8003b5a:	409a      	lsls	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	f010803f 	.word	0xf010803f

08003b7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
 8003b88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d101      	bne.n	8003ba2 <HAL_DMA_Start_IT+0x26>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e040      	b.n	8003c24 <HAL_DMA_Start_IT+0xa8>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d12f      	bne.n	8003c16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	68b9      	ldr	r1, [r7, #8]
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 fa4a 	bl	8004064 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd4:	223f      	movs	r2, #63	@ 0x3f
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f042 0216 	orr.w	r2, r2, #22
 8003bea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d007      	beq.n	8003c04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0208 	orr.w	r2, r2, #8
 8003c02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f042 0201 	orr.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	e005      	b.n	8003c22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c1e:	2302      	movs	r3, #2
 8003c20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c38:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c3a:	f7fe fe39 	bl	80028b0 <HAL_GetTick>
 8003c3e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d008      	beq.n	8003c5e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2280      	movs	r2, #128	@ 0x80
 8003c50:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e052      	b.n	8003d04 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f022 0216 	bic.w	r2, r2, #22
 8003c6c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	695a      	ldr	r2, [r3, #20]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c7c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d103      	bne.n	8003c8e <HAL_DMA_Abort+0x62>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d007      	beq.n	8003c9e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0208 	bic.w	r2, r2, #8
 8003c9c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f022 0201 	bic.w	r2, r2, #1
 8003cac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cae:	e013      	b.n	8003cd8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cb0:	f7fe fdfe 	bl	80028b0 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b05      	cmp	r3, #5
 8003cbc:	d90c      	bls.n	8003cd8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2220      	movs	r2, #32
 8003cc2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e015      	b.n	8003d04 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1e4      	bne.n	8003cb0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cea:	223f      	movs	r2, #63	@ 0x3f
 8003cec:	409a      	lsls	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d004      	beq.n	8003d2a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2280      	movs	r2, #128	@ 0x80
 8003d24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e00c      	b.n	8003d44 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2205      	movs	r2, #5
 8003d2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0201 	bic.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d5c:	4b8e      	ldr	r3, [pc, #568]	@ (8003f98 <HAL_DMA_IRQHandler+0x248>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a8e      	ldr	r2, [pc, #568]	@ (8003f9c <HAL_DMA_IRQHandler+0x24c>)
 8003d62:	fba2 2303 	umull	r2, r3, r2, r3
 8003d66:	0a9b      	lsrs	r3, r3, #10
 8003d68:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7a:	2208      	movs	r2, #8
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d01a      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0304 	and.w	r3, r3, #4
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d013      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0204 	bic.w	r2, r2, #4
 8003da2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da8:	2208      	movs	r2, #8
 8003daa:	409a      	lsls	r2, r3
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db4:	f043 0201 	orr.w	r2, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	409a      	lsls	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d012      	beq.n	8003df2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00b      	beq.n	8003df2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	2201      	movs	r2, #1
 8003de0:	409a      	lsls	r2, r3
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dea:	f043 0202 	orr.w	r2, r3, #2
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df6:	2204      	movs	r2, #4
 8003df8:	409a      	lsls	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d012      	beq.n	8003e28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00b      	beq.n	8003e28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e14:	2204      	movs	r2, #4
 8003e16:	409a      	lsls	r2, r3
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e20:	f043 0204 	orr.w	r2, r3, #4
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2c:	2210      	movs	r2, #16
 8003e2e:	409a      	lsls	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d043      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d03c      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4a:	2210      	movs	r2, #16
 8003e4c:	409a      	lsls	r2, r3
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d018      	beq.n	8003e92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d108      	bne.n	8003e80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d024      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	4798      	blx	r3
 8003e7e:	e01f      	b.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01b      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	4798      	blx	r3
 8003e90:	e016      	b.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d107      	bne.n	8003eb0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0208 	bic.w	r2, r2, #8
 8003eae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	409a      	lsls	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f000 808f 	beq.w	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	f000 8087 	beq.w	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	409a      	lsls	r2, r3
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b05      	cmp	r3, #5
 8003ef8:	d136      	bne.n	8003f68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0216 	bic.w	r2, r2, #22
 8003f08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695a      	ldr	r2, [r3, #20]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d103      	bne.n	8003f2a <HAL_DMA_IRQHandler+0x1da>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d007      	beq.n	8003f3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0208 	bic.w	r2, r2, #8
 8003f38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f3e:	223f      	movs	r2, #63	@ 0x3f
 8003f40:	409a      	lsls	r2, r3
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d07e      	beq.n	800405c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	4798      	blx	r3
        }
        return;
 8003f66:	e079      	b.n	800405c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d01d      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10d      	bne.n	8003fa0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d031      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	4798      	blx	r3
 8003f94:	e02c      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
 8003f96:	bf00      	nop
 8003f98:	20000000 	.word	0x20000000
 8003f9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d023      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	4798      	blx	r3
 8003fb0:	e01e      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10f      	bne.n	8003fe0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0210 	bic.w	r2, r2, #16
 8003fce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d032      	beq.n	800405e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	d022      	beq.n	800404a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2205      	movs	r2, #5
 8004008:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0201 	bic.w	r2, r2, #1
 800401a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	3301      	adds	r3, #1
 8004020:	60bb      	str	r3, [r7, #8]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	429a      	cmp	r2, r3
 8004026:	d307      	bcc.n	8004038 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f2      	bne.n	800401c <HAL_DMA_IRQHandler+0x2cc>
 8004036:	e000      	b.n	800403a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004038:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	4798      	blx	r3
 800405a:	e000      	b.n	800405e <HAL_DMA_IRQHandler+0x30e>
        return;
 800405c:	bf00      	nop
    }
  }
}
 800405e:	3718      	adds	r7, #24
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
 8004070:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004080:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	2b40      	cmp	r3, #64	@ 0x40
 8004090:	d108      	bne.n	80040a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040a2:	e007      	b.n	80040b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	60da      	str	r2, [r3, #12]
}
 80040b4:	bf00      	nop
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	3b10      	subs	r3, #16
 80040d0:	4a14      	ldr	r2, [pc, #80]	@ (8004124 <DMA_CalcBaseAndBitshift+0x64>)
 80040d2:	fba2 2303 	umull	r2, r3, r2, r3
 80040d6:	091b      	lsrs	r3, r3, #4
 80040d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040da:	4a13      	ldr	r2, [pc, #76]	@ (8004128 <DMA_CalcBaseAndBitshift+0x68>)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4413      	add	r3, r2
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d909      	bls.n	8004102 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040f6:	f023 0303 	bic.w	r3, r3, #3
 80040fa:	1d1a      	adds	r2, r3, #4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	659a      	str	r2, [r3, #88]	@ 0x58
 8004100:	e007      	b.n	8004112 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800410a:	f023 0303 	bic.w	r3, r3, #3
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004116:	4618      	mov	r0, r3
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	aaaaaaab 	.word	0xaaaaaaab
 8004128:	0800bb34 	.word	0x0800bb34

0800412c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004134:	2300      	movs	r3, #0
 8004136:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d11f      	bne.n	8004186 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d856      	bhi.n	80041fa <DMA_CheckFifoParam+0xce>
 800414c:	a201      	add	r2, pc, #4	@ (adr r2, 8004154 <DMA_CheckFifoParam+0x28>)
 800414e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004152:	bf00      	nop
 8004154:	08004165 	.word	0x08004165
 8004158:	08004177 	.word	0x08004177
 800415c:	08004165 	.word	0x08004165
 8004160:	080041fb 	.word	0x080041fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d046      	beq.n	80041fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004174:	e043      	b.n	80041fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800417e:	d140      	bne.n	8004202 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004184:	e03d      	b.n	8004202 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800418e:	d121      	bne.n	80041d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b03      	cmp	r3, #3
 8004194:	d837      	bhi.n	8004206 <DMA_CheckFifoParam+0xda>
 8004196:	a201      	add	r2, pc, #4	@ (adr r2, 800419c <DMA_CheckFifoParam+0x70>)
 8004198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419c:	080041ad 	.word	0x080041ad
 80041a0:	080041b3 	.word	0x080041b3
 80041a4:	080041ad 	.word	0x080041ad
 80041a8:	080041c5 	.word	0x080041c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
      break;
 80041b0:	e030      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d025      	beq.n	800420a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c2:	e022      	b.n	800420a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041cc:	d11f      	bne.n	800420e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041d2:	e01c      	b.n	800420e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d903      	bls.n	80041e2 <DMA_CheckFifoParam+0xb6>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d003      	beq.n	80041e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041e0:	e018      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	73fb      	strb	r3, [r7, #15]
      break;
 80041e6:	e015      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00e      	beq.n	8004212 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	73fb      	strb	r3, [r7, #15]
      break;
 80041f8:	e00b      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 80041fa:	bf00      	nop
 80041fc:	e00a      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 80041fe:	bf00      	nop
 8004200:	e008      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004202:	bf00      	nop
 8004204:	e006      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004206:	bf00      	nop
 8004208:	e004      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 800420a:	bf00      	nop
 800420c:	e002      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;   
 800420e:	bf00      	nop
 8004210:	e000      	b.n	8004214 <DMA_CheckFifoParam+0xe8>
      break;
 8004212:	bf00      	nop
    }
  } 
  
  return status; 
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop

08004224 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004224:	b480      	push	{r7}
 8004226:	b089      	sub	sp, #36	@ 0x24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800422e:	2300      	movs	r3, #0
 8004230:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004232:	2300      	movs	r3, #0
 8004234:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004236:	2300      	movs	r3, #0
 8004238:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800423a:	2300      	movs	r3, #0
 800423c:	61fb      	str	r3, [r7, #28]
 800423e:	e159      	b.n	80044f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004240:	2201      	movs	r2, #1
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4013      	ands	r3, r2
 8004252:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	429a      	cmp	r2, r3
 800425a:	f040 8148 	bne.w	80044ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f003 0303 	and.w	r3, r3, #3
 8004266:	2b01      	cmp	r3, #1
 8004268:	d005      	beq.n	8004276 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004272:	2b02      	cmp	r3, #2
 8004274:	d130      	bne.n	80042d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	2203      	movs	r2, #3
 8004282:	fa02 f303 	lsl.w	r3, r2, r3
 8004286:	43db      	mvns	r3, r3
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4013      	ands	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	68da      	ldr	r2, [r3, #12]
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4313      	orrs	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042ac:	2201      	movs	r2, #1
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	43db      	mvns	r3, r3
 80042b6:	69ba      	ldr	r2, [r7, #24]
 80042b8:	4013      	ands	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	091b      	lsrs	r3, r3, #4
 80042c2:	f003 0201 	and.w	r2, r3, #1
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f003 0303 	and.w	r3, r3, #3
 80042e0:	2b03      	cmp	r3, #3
 80042e2:	d017      	beq.n	8004314 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	2203      	movs	r2, #3
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	43db      	mvns	r3, r3
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	4013      	ands	r3, r2
 80042fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	4313      	orrs	r3, r2
 800430c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f003 0303 	and.w	r3, r3, #3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d123      	bne.n	8004368 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	08da      	lsrs	r2, r3, #3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3208      	adds	r2, #8
 8004328:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800432c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	f003 0307 	and.w	r3, r3, #7
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	220f      	movs	r2, #15
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	43db      	mvns	r3, r3
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	4013      	ands	r3, r2
 8004342:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	691a      	ldr	r2, [r3, #16]
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	f003 0307 	and.w	r3, r3, #7
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	4313      	orrs	r3, r2
 8004358:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	08da      	lsrs	r2, r3, #3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	3208      	adds	r2, #8
 8004362:	69b9      	ldr	r1, [r7, #24]
 8004364:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	2203      	movs	r2, #3
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 0203 	and.w	r2, r3, #3
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	4313      	orrs	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 80a2 	beq.w	80044ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043aa:	2300      	movs	r3, #0
 80043ac:	60fb      	str	r3, [r7, #12]
 80043ae:	4b57      	ldr	r3, [pc, #348]	@ (800450c <HAL_GPIO_Init+0x2e8>)
 80043b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b2:	4a56      	ldr	r2, [pc, #344]	@ (800450c <HAL_GPIO_Init+0x2e8>)
 80043b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80043ba:	4b54      	ldr	r3, [pc, #336]	@ (800450c <HAL_GPIO_Init+0x2e8>)
 80043bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043c2:	60fb      	str	r3, [r7, #12]
 80043c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043c6:	4a52      	ldr	r2, [pc, #328]	@ (8004510 <HAL_GPIO_Init+0x2ec>)
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	3302      	adds	r3, #2
 80043ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	f003 0303 	and.w	r3, r3, #3
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	220f      	movs	r2, #15
 80043de:	fa02 f303 	lsl.w	r3, r2, r3
 80043e2:	43db      	mvns	r3, r3
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	4013      	ands	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a49      	ldr	r2, [pc, #292]	@ (8004514 <HAL_GPIO_Init+0x2f0>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d019      	beq.n	8004426 <HAL_GPIO_Init+0x202>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a48      	ldr	r2, [pc, #288]	@ (8004518 <HAL_GPIO_Init+0x2f4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d013      	beq.n	8004422 <HAL_GPIO_Init+0x1fe>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a47      	ldr	r2, [pc, #284]	@ (800451c <HAL_GPIO_Init+0x2f8>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d00d      	beq.n	800441e <HAL_GPIO_Init+0x1fa>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a46      	ldr	r2, [pc, #280]	@ (8004520 <HAL_GPIO_Init+0x2fc>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d007      	beq.n	800441a <HAL_GPIO_Init+0x1f6>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a45      	ldr	r2, [pc, #276]	@ (8004524 <HAL_GPIO_Init+0x300>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d101      	bne.n	8004416 <HAL_GPIO_Init+0x1f2>
 8004412:	2304      	movs	r3, #4
 8004414:	e008      	b.n	8004428 <HAL_GPIO_Init+0x204>
 8004416:	2307      	movs	r3, #7
 8004418:	e006      	b.n	8004428 <HAL_GPIO_Init+0x204>
 800441a:	2303      	movs	r3, #3
 800441c:	e004      	b.n	8004428 <HAL_GPIO_Init+0x204>
 800441e:	2302      	movs	r3, #2
 8004420:	e002      	b.n	8004428 <HAL_GPIO_Init+0x204>
 8004422:	2301      	movs	r3, #1
 8004424:	e000      	b.n	8004428 <HAL_GPIO_Init+0x204>
 8004426:	2300      	movs	r3, #0
 8004428:	69fa      	ldr	r2, [r7, #28]
 800442a:	f002 0203 	and.w	r2, r2, #3
 800442e:	0092      	lsls	r2, r2, #2
 8004430:	4093      	lsls	r3, r2
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4313      	orrs	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004438:	4935      	ldr	r1, [pc, #212]	@ (8004510 <HAL_GPIO_Init+0x2ec>)
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	089b      	lsrs	r3, r3, #2
 800443e:	3302      	adds	r3, #2
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004446:	4b38      	ldr	r3, [pc, #224]	@ (8004528 <HAL_GPIO_Init+0x304>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	43db      	mvns	r3, r3
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	4013      	ands	r3, r2
 8004454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d003      	beq.n	800446a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	4313      	orrs	r3, r2
 8004468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800446a:	4a2f      	ldr	r2, [pc, #188]	@ (8004528 <HAL_GPIO_Init+0x304>)
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004470:	4b2d      	ldr	r3, [pc, #180]	@ (8004528 <HAL_GPIO_Init+0x304>)
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	43db      	mvns	r3, r3
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	4013      	ands	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d003      	beq.n	8004494 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004494:	4a24      	ldr	r2, [pc, #144]	@ (8004528 <HAL_GPIO_Init+0x304>)
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800449a:	4b23      	ldr	r3, [pc, #140]	@ (8004528 <HAL_GPIO_Init+0x304>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	43db      	mvns	r3, r3
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	4013      	ands	r3, r2
 80044a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044be:	4a1a      	ldr	r2, [pc, #104]	@ (8004528 <HAL_GPIO_Init+0x304>)
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044c4:	4b18      	ldr	r3, [pc, #96]	@ (8004528 <HAL_GPIO_Init+0x304>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	43db      	mvns	r3, r3
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4013      	ands	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d003      	beq.n	80044e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044e8:	4a0f      	ldr	r2, [pc, #60]	@ (8004528 <HAL_GPIO_Init+0x304>)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	3301      	adds	r3, #1
 80044f2:	61fb      	str	r3, [r7, #28]
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	2b0f      	cmp	r3, #15
 80044f8:	f67f aea2 	bls.w	8004240 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044fc:	bf00      	nop
 80044fe:	bf00      	nop
 8004500:	3724      	adds	r7, #36	@ 0x24
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40023800 	.word	0x40023800
 8004510:	40013800 	.word	0x40013800
 8004514:	40020000 	.word	0x40020000
 8004518:	40020400 	.word	0x40020400
 800451c:	40020800 	.word	0x40020800
 8004520:	40020c00 	.word	0x40020c00
 8004524:	40021000 	.word	0x40021000
 8004528:	40013c00 	.word	0x40013c00

0800452c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	460b      	mov	r3, r1
 8004536:	807b      	strh	r3, [r7, #2]
 8004538:	4613      	mov	r3, r2
 800453a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800453c:	787b      	ldrb	r3, [r7, #1]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004542:	887a      	ldrh	r2, [r7, #2]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004548:	e003      	b.n	8004552 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800454a:	887b      	ldrh	r3, [r7, #2]
 800454c:	041a      	lsls	r2, r3, #16
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	619a      	str	r2, [r3, #24]
}
 8004552:	bf00      	nop
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
	...

08004560 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d101      	bne.n	8004572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e267      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d075      	beq.n	800466a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800457e:	4b88      	ldr	r3, [pc, #544]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 030c 	and.w	r3, r3, #12
 8004586:	2b04      	cmp	r3, #4
 8004588:	d00c      	beq.n	80045a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800458a:	4b85      	ldr	r3, [pc, #532]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004592:	2b08      	cmp	r3, #8
 8004594:	d112      	bne.n	80045bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004596:	4b82      	ldr	r3, [pc, #520]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800459e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045a2:	d10b      	bne.n	80045bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045a4:	4b7e      	ldr	r3, [pc, #504]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d05b      	beq.n	8004668 <HAL_RCC_OscConfig+0x108>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d157      	bne.n	8004668 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e242      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045c4:	d106      	bne.n	80045d4 <HAL_RCC_OscConfig+0x74>
 80045c6:	4b76      	ldr	r3, [pc, #472]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a75      	ldr	r2, [pc, #468]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	e01d      	b.n	8004610 <HAL_RCC_OscConfig+0xb0>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045dc:	d10c      	bne.n	80045f8 <HAL_RCC_OscConfig+0x98>
 80045de:	4b70      	ldr	r3, [pc, #448]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a6f      	ldr	r2, [pc, #444]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045e8:	6013      	str	r3, [r2, #0]
 80045ea:	4b6d      	ldr	r3, [pc, #436]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a6c      	ldr	r2, [pc, #432]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	e00b      	b.n	8004610 <HAL_RCC_OscConfig+0xb0>
 80045f8:	4b69      	ldr	r3, [pc, #420]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a68      	ldr	r2, [pc, #416]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80045fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	4b66      	ldr	r3, [pc, #408]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a65      	ldr	r2, [pc, #404]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 800460a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800460e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d013      	beq.n	8004640 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004618:	f7fe f94a 	bl	80028b0 <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800461e:	e008      	b.n	8004632 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004620:	f7fe f946 	bl	80028b0 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b64      	cmp	r3, #100	@ 0x64
 800462c:	d901      	bls.n	8004632 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e207      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004632:	4b5b      	ldr	r3, [pc, #364]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0f0      	beq.n	8004620 <HAL_RCC_OscConfig+0xc0>
 800463e:	e014      	b.n	800466a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004640:	f7fe f936 	bl	80028b0 <HAL_GetTick>
 8004644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004646:	e008      	b.n	800465a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004648:	f7fe f932 	bl	80028b0 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b64      	cmp	r3, #100	@ 0x64
 8004654:	d901      	bls.n	800465a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e1f3      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800465a:	4b51      	ldr	r3, [pc, #324]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1f0      	bne.n	8004648 <HAL_RCC_OscConfig+0xe8>
 8004666:	e000      	b.n	800466a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	2b00      	cmp	r3, #0
 8004674:	d063      	beq.n	800473e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004676:	4b4a      	ldr	r3, [pc, #296]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 030c 	and.w	r3, r3, #12
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00b      	beq.n	800469a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004682:	4b47      	ldr	r3, [pc, #284]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800468a:	2b08      	cmp	r3, #8
 800468c:	d11c      	bne.n	80046c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800468e:	4b44      	ldr	r3, [pc, #272]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d116      	bne.n	80046c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800469a:	4b41      	ldr	r3, [pc, #260]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d005      	beq.n	80046b2 <HAL_RCC_OscConfig+0x152>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d001      	beq.n	80046b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e1c7      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046b2:	4b3b      	ldr	r3, [pc, #236]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	00db      	lsls	r3, r3, #3
 80046c0:	4937      	ldr	r1, [pc, #220]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046c6:	e03a      	b.n	800473e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d020      	beq.n	8004712 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046d0:	4b34      	ldr	r3, [pc, #208]	@ (80047a4 <HAL_RCC_OscConfig+0x244>)
 80046d2:	2201      	movs	r2, #1
 80046d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d6:	f7fe f8eb 	bl	80028b0 <HAL_GetTick>
 80046da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046dc:	e008      	b.n	80046f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046de:	f7fe f8e7 	bl	80028b0 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	d901      	bls.n	80046f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e1a8      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046f0:	4b2b      	ldr	r3, [pc, #172]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d0f0      	beq.n	80046de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046fc:	4b28      	ldr	r3, [pc, #160]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	00db      	lsls	r3, r3, #3
 800470a:	4925      	ldr	r1, [pc, #148]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 800470c:	4313      	orrs	r3, r2
 800470e:	600b      	str	r3, [r1, #0]
 8004710:	e015      	b.n	800473e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004712:	4b24      	ldr	r3, [pc, #144]	@ (80047a4 <HAL_RCC_OscConfig+0x244>)
 8004714:	2200      	movs	r2, #0
 8004716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004718:	f7fe f8ca 	bl	80028b0 <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004720:	f7fe f8c6 	bl	80028b0 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e187      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004732:	4b1b      	ldr	r3, [pc, #108]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1f0      	bne.n	8004720 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	2b00      	cmp	r3, #0
 8004748:	d036      	beq.n	80047b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d016      	beq.n	8004780 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004752:	4b15      	ldr	r3, [pc, #84]	@ (80047a8 <HAL_RCC_OscConfig+0x248>)
 8004754:	2201      	movs	r2, #1
 8004756:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004758:	f7fe f8aa 	bl	80028b0 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800475e:	e008      	b.n	8004772 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004760:	f7fe f8a6 	bl	80028b0 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e167      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004772:	4b0b      	ldr	r3, [pc, #44]	@ (80047a0 <HAL_RCC_OscConfig+0x240>)
 8004774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d0f0      	beq.n	8004760 <HAL_RCC_OscConfig+0x200>
 800477e:	e01b      	b.n	80047b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004780:	4b09      	ldr	r3, [pc, #36]	@ (80047a8 <HAL_RCC_OscConfig+0x248>)
 8004782:	2200      	movs	r2, #0
 8004784:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004786:	f7fe f893 	bl	80028b0 <HAL_GetTick>
 800478a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800478c:	e00e      	b.n	80047ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800478e:	f7fe f88f 	bl	80028b0 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	2b02      	cmp	r3, #2
 800479a:	d907      	bls.n	80047ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e150      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
 80047a0:	40023800 	.word	0x40023800
 80047a4:	42470000 	.word	0x42470000
 80047a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047ac:	4b88      	ldr	r3, [pc, #544]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80047ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1ea      	bne.n	800478e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 8097 	beq.w	80048f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047c6:	2300      	movs	r3, #0
 80047c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047ca:	4b81      	ldr	r3, [pc, #516]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80047cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d10f      	bne.n	80047f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047d6:	2300      	movs	r3, #0
 80047d8:	60bb      	str	r3, [r7, #8]
 80047da:	4b7d      	ldr	r3, [pc, #500]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80047dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047de:	4a7c      	ldr	r2, [pc, #496]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80047e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80047e6:	4b7a      	ldr	r3, [pc, #488]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80047e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ee:	60bb      	str	r3, [r7, #8]
 80047f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047f2:	2301      	movs	r3, #1
 80047f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f6:	4b77      	ldr	r3, [pc, #476]	@ (80049d4 <HAL_RCC_OscConfig+0x474>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d118      	bne.n	8004834 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004802:	4b74      	ldr	r3, [pc, #464]	@ (80049d4 <HAL_RCC_OscConfig+0x474>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a73      	ldr	r2, [pc, #460]	@ (80049d4 <HAL_RCC_OscConfig+0x474>)
 8004808:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800480c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800480e:	f7fe f84f 	bl	80028b0 <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004814:	e008      	b.n	8004828 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004816:	f7fe f84b 	bl	80028b0 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b02      	cmp	r3, #2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e10c      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004828:	4b6a      	ldr	r3, [pc, #424]	@ (80049d4 <HAL_RCC_OscConfig+0x474>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0f0      	beq.n	8004816 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d106      	bne.n	800484a <HAL_RCC_OscConfig+0x2ea>
 800483c:	4b64      	ldr	r3, [pc, #400]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 800483e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004840:	4a63      	ldr	r2, [pc, #396]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004842:	f043 0301 	orr.w	r3, r3, #1
 8004846:	6713      	str	r3, [r2, #112]	@ 0x70
 8004848:	e01c      	b.n	8004884 <HAL_RCC_OscConfig+0x324>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	2b05      	cmp	r3, #5
 8004850:	d10c      	bne.n	800486c <HAL_RCC_OscConfig+0x30c>
 8004852:	4b5f      	ldr	r3, [pc, #380]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004856:	4a5e      	ldr	r2, [pc, #376]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004858:	f043 0304 	orr.w	r3, r3, #4
 800485c:	6713      	str	r3, [r2, #112]	@ 0x70
 800485e:	4b5c      	ldr	r3, [pc, #368]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004862:	4a5b      	ldr	r2, [pc, #364]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004864:	f043 0301 	orr.w	r3, r3, #1
 8004868:	6713      	str	r3, [r2, #112]	@ 0x70
 800486a:	e00b      	b.n	8004884 <HAL_RCC_OscConfig+0x324>
 800486c:	4b58      	ldr	r3, [pc, #352]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 800486e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004870:	4a57      	ldr	r2, [pc, #348]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004872:	f023 0301 	bic.w	r3, r3, #1
 8004876:	6713      	str	r3, [r2, #112]	@ 0x70
 8004878:	4b55      	ldr	r3, [pc, #340]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 800487a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487c:	4a54      	ldr	r2, [pc, #336]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 800487e:	f023 0304 	bic.w	r3, r3, #4
 8004882:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d015      	beq.n	80048b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800488c:	f7fe f810 	bl	80028b0 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004892:	e00a      	b.n	80048aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004894:	f7fe f80c 	bl	80028b0 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e0cb      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048aa:	4b49      	ldr	r3, [pc, #292]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80048ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d0ee      	beq.n	8004894 <HAL_RCC_OscConfig+0x334>
 80048b6:	e014      	b.n	80048e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048b8:	f7fd fffa 	bl	80028b0 <HAL_GetTick>
 80048bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048be:	e00a      	b.n	80048d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048c0:	f7fd fff6 	bl	80028b0 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d901      	bls.n	80048d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e0b5      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048d6:	4b3e      	ldr	r3, [pc, #248]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1ee      	bne.n	80048c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048e2:	7dfb      	ldrb	r3, [r7, #23]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d105      	bne.n	80048f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048e8:	4b39      	ldr	r3, [pc, #228]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80048ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ec:	4a38      	ldr	r2, [pc, #224]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80048ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 80a1 	beq.w	8004a40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048fe:	4b34      	ldr	r3, [pc, #208]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 030c 	and.w	r3, r3, #12
 8004906:	2b08      	cmp	r3, #8
 8004908:	d05c      	beq.n	80049c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d141      	bne.n	8004996 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004912:	4b31      	ldr	r3, [pc, #196]	@ (80049d8 <HAL_RCC_OscConfig+0x478>)
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004918:	f7fd ffca 	bl	80028b0 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004920:	f7fd ffc6 	bl	80028b0 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e087      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004932:	4b27      	ldr	r3, [pc, #156]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1f0      	bne.n	8004920 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	69da      	ldr	r2, [r3, #28]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	431a      	orrs	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	019b      	lsls	r3, r3, #6
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004954:	085b      	lsrs	r3, r3, #1
 8004956:	3b01      	subs	r3, #1
 8004958:	041b      	lsls	r3, r3, #16
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004960:	061b      	lsls	r3, r3, #24
 8004962:	491b      	ldr	r1, [pc, #108]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 8004964:	4313      	orrs	r3, r2
 8004966:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004968:	4b1b      	ldr	r3, [pc, #108]	@ (80049d8 <HAL_RCC_OscConfig+0x478>)
 800496a:	2201      	movs	r2, #1
 800496c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800496e:	f7fd ff9f 	bl	80028b0 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004974:	e008      	b.n	8004988 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004976:	f7fd ff9b 	bl	80028b0 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e05c      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004988:	4b11      	ldr	r3, [pc, #68]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d0f0      	beq.n	8004976 <HAL_RCC_OscConfig+0x416>
 8004994:	e054      	b.n	8004a40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004996:	4b10      	ldr	r3, [pc, #64]	@ (80049d8 <HAL_RCC_OscConfig+0x478>)
 8004998:	2200      	movs	r2, #0
 800499a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499c:	f7fd ff88 	bl	80028b0 <HAL_GetTick>
 80049a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049a2:	e008      	b.n	80049b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049a4:	f7fd ff84 	bl	80028b0 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d901      	bls.n	80049b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e045      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b6:	4b06      	ldr	r3, [pc, #24]	@ (80049d0 <HAL_RCC_OscConfig+0x470>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1f0      	bne.n	80049a4 <HAL_RCC_OscConfig+0x444>
 80049c2:	e03d      	b.n	8004a40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d107      	bne.n	80049dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e038      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
 80049d0:	40023800 	.word	0x40023800
 80049d4:	40007000 	.word	0x40007000
 80049d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049dc:	4b1b      	ldr	r3, [pc, #108]	@ (8004a4c <HAL_RCC_OscConfig+0x4ec>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d028      	beq.n	8004a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d121      	bne.n	8004a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d11a      	bne.n	8004a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d111      	bne.n	8004a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a22:	085b      	lsrs	r3, r3, #1
 8004a24:	3b01      	subs	r3, #1
 8004a26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d107      	bne.n	8004a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d001      	beq.n	8004a40 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3718      	adds	r7, #24
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	40023800 	.word	0x40023800

08004a50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e0cc      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a64:	4b68      	ldr	r3, [pc, #416]	@ (8004c08 <HAL_RCC_ClockConfig+0x1b8>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0307 	and.w	r3, r3, #7
 8004a6c:	683a      	ldr	r2, [r7, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d90c      	bls.n	8004a8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a72:	4b65      	ldr	r3, [pc, #404]	@ (8004c08 <HAL_RCC_ClockConfig+0x1b8>)
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a7a:	4b63      	ldr	r3, [pc, #396]	@ (8004c08 <HAL_RCC_ClockConfig+0x1b8>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0307 	and.w	r3, r3, #7
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d001      	beq.n	8004a8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e0b8      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d020      	beq.n	8004ada <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d005      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aa4:	4b59      	ldr	r3, [pc, #356]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	4a58      	ldr	r2, [pc, #352]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004aaa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004aae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0308 	and.w	r3, r3, #8
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004abc:	4b53      	ldr	r3, [pc, #332]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	4a52      	ldr	r2, [pc, #328]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004ac6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ac8:	4b50      	ldr	r3, [pc, #320]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	494d      	ldr	r1, [pc, #308]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d044      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d107      	bne.n	8004afe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aee:	4b47      	ldr	r3, [pc, #284]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d119      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e07f      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d003      	beq.n	8004b0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b0a:	2b03      	cmp	r3, #3
 8004b0c:	d107      	bne.n	8004b1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b0e:	4b3f      	ldr	r3, [pc, #252]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d109      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e06f      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d101      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e067      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b2e:	4b37      	ldr	r3, [pc, #220]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f023 0203 	bic.w	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	4934      	ldr	r1, [pc, #208]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b40:	f7fd feb6 	bl	80028b0 <HAL_GetTick>
 8004b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b46:	e00a      	b.n	8004b5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b48:	f7fd feb2 	bl	80028b0 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e04f      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f003 020c 	and.w	r2, r3, #12
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d1eb      	bne.n	8004b48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b70:	4b25      	ldr	r3, [pc, #148]	@ (8004c08 <HAL_RCC_ClockConfig+0x1b8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0307 	and.w	r3, r3, #7
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d20c      	bcs.n	8004b98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7e:	4b22      	ldr	r3, [pc, #136]	@ (8004c08 <HAL_RCC_ClockConfig+0x1b8>)
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	b2d2      	uxtb	r2, r2
 8004b84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b86:	4b20      	ldr	r3, [pc, #128]	@ (8004c08 <HAL_RCC_ClockConfig+0x1b8>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0307 	and.w	r3, r3, #7
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d001      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e032      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d008      	beq.n	8004bb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ba4:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	4916      	ldr	r1, [pc, #88]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d009      	beq.n	8004bd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bc2:	4b12      	ldr	r3, [pc, #72]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	490e      	ldr	r1, [pc, #56]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bd6:	f000 f821 	bl	8004c1c <HAL_RCC_GetSysClockFreq>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8004c0c <HAL_RCC_ClockConfig+0x1bc>)
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	091b      	lsrs	r3, r3, #4
 8004be2:	f003 030f 	and.w	r3, r3, #15
 8004be6:	490a      	ldr	r1, [pc, #40]	@ (8004c10 <HAL_RCC_ClockConfig+0x1c0>)
 8004be8:	5ccb      	ldrb	r3, [r1, r3]
 8004bea:	fa22 f303 	lsr.w	r3, r2, r3
 8004bee:	4a09      	ldr	r2, [pc, #36]	@ (8004c14 <HAL_RCC_ClockConfig+0x1c4>)
 8004bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004bf2:	4b09      	ldr	r3, [pc, #36]	@ (8004c18 <HAL_RCC_ClockConfig+0x1c8>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7fd fe16 	bl	8002828 <HAL_InitTick>

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	40023c00 	.word	0x40023c00
 8004c0c:	40023800 	.word	0x40023800
 8004c10:	0800bb1c 	.word	0x0800bb1c
 8004c14:	20000000 	.word	0x20000000
 8004c18:	20000004 	.word	0x20000004

08004c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c20:	b094      	sub	sp, #80	@ 0x50
 8004c22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c24:	2300      	movs	r3, #0
 8004c26:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c34:	4b79      	ldr	r3, [pc, #484]	@ (8004e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	f003 030c 	and.w	r3, r3, #12
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d00d      	beq.n	8004c5c <HAL_RCC_GetSysClockFreq+0x40>
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	f200 80e1 	bhi.w	8004e08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <HAL_RCC_GetSysClockFreq+0x34>
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	d003      	beq.n	8004c56 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c4e:	e0db      	b.n	8004e08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c50:	4b73      	ldr	r3, [pc, #460]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c54:	e0db      	b.n	8004e0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c56:	4b73      	ldr	r3, [pc, #460]	@ (8004e24 <HAL_RCC_GetSysClockFreq+0x208>)
 8004c58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c5a:	e0d8      	b.n	8004e0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c5c:	4b6f      	ldr	r3, [pc, #444]	@ (8004e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c66:	4b6d      	ldr	r3, [pc, #436]	@ (8004e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d063      	beq.n	8004d3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c72:	4b6a      	ldr	r3, [pc, #424]	@ (8004e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	099b      	lsrs	r3, r3, #6
 8004c78:	2200      	movs	r2, #0
 8004c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c86:	2300      	movs	r3, #0
 8004c88:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c8e:	4622      	mov	r2, r4
 8004c90:	462b      	mov	r3, r5
 8004c92:	f04f 0000 	mov.w	r0, #0
 8004c96:	f04f 0100 	mov.w	r1, #0
 8004c9a:	0159      	lsls	r1, r3, #5
 8004c9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ca0:	0150      	lsls	r0, r2, #5
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4621      	mov	r1, r4
 8004ca8:	1a51      	subs	r1, r2, r1
 8004caa:	6139      	str	r1, [r7, #16]
 8004cac:	4629      	mov	r1, r5
 8004cae:	eb63 0301 	sbc.w	r3, r3, r1
 8004cb2:	617b      	str	r3, [r7, #20]
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004cc0:	4659      	mov	r1, fp
 8004cc2:	018b      	lsls	r3, r1, #6
 8004cc4:	4651      	mov	r1, sl
 8004cc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cca:	4651      	mov	r1, sl
 8004ccc:	018a      	lsls	r2, r1, #6
 8004cce:	4651      	mov	r1, sl
 8004cd0:	ebb2 0801 	subs.w	r8, r2, r1
 8004cd4:	4659      	mov	r1, fp
 8004cd6:	eb63 0901 	sbc.w	r9, r3, r1
 8004cda:	f04f 0200 	mov.w	r2, #0
 8004cde:	f04f 0300 	mov.w	r3, #0
 8004ce2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ce6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cee:	4690      	mov	r8, r2
 8004cf0:	4699      	mov	r9, r3
 8004cf2:	4623      	mov	r3, r4
 8004cf4:	eb18 0303 	adds.w	r3, r8, r3
 8004cf8:	60bb      	str	r3, [r7, #8]
 8004cfa:	462b      	mov	r3, r5
 8004cfc:	eb49 0303 	adc.w	r3, r9, r3
 8004d00:	60fb      	str	r3, [r7, #12]
 8004d02:	f04f 0200 	mov.w	r2, #0
 8004d06:	f04f 0300 	mov.w	r3, #0
 8004d0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d0e:	4629      	mov	r1, r5
 8004d10:	024b      	lsls	r3, r1, #9
 8004d12:	4621      	mov	r1, r4
 8004d14:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d18:	4621      	mov	r1, r4
 8004d1a:	024a      	lsls	r2, r1, #9
 8004d1c:	4610      	mov	r0, r2
 8004d1e:	4619      	mov	r1, r3
 8004d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d22:	2200      	movs	r2, #0
 8004d24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d2c:	f7fb ffb4 	bl	8000c98 <__aeabi_uldivmod>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4613      	mov	r3, r2
 8004d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d38:	e058      	b.n	8004dec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d3a:	4b38      	ldr	r3, [pc, #224]	@ (8004e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	099b      	lsrs	r3, r3, #6
 8004d40:	2200      	movs	r2, #0
 8004d42:	4618      	mov	r0, r3
 8004d44:	4611      	mov	r1, r2
 8004d46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d4a:	623b      	str	r3, [r7, #32]
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d54:	4642      	mov	r2, r8
 8004d56:	464b      	mov	r3, r9
 8004d58:	f04f 0000 	mov.w	r0, #0
 8004d5c:	f04f 0100 	mov.w	r1, #0
 8004d60:	0159      	lsls	r1, r3, #5
 8004d62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d66:	0150      	lsls	r0, r2, #5
 8004d68:	4602      	mov	r2, r0
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	4641      	mov	r1, r8
 8004d6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d72:	4649      	mov	r1, r9
 8004d74:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	f04f 0300 	mov.w	r3, #0
 8004d80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d8c:	ebb2 040a 	subs.w	r4, r2, sl
 8004d90:	eb63 050b 	sbc.w	r5, r3, fp
 8004d94:	f04f 0200 	mov.w	r2, #0
 8004d98:	f04f 0300 	mov.w	r3, #0
 8004d9c:	00eb      	lsls	r3, r5, #3
 8004d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004da2:	00e2      	lsls	r2, r4, #3
 8004da4:	4614      	mov	r4, r2
 8004da6:	461d      	mov	r5, r3
 8004da8:	4643      	mov	r3, r8
 8004daa:	18e3      	adds	r3, r4, r3
 8004dac:	603b      	str	r3, [r7, #0]
 8004dae:	464b      	mov	r3, r9
 8004db0:	eb45 0303 	adc.w	r3, r5, r3
 8004db4:	607b      	str	r3, [r7, #4]
 8004db6:	f04f 0200 	mov.w	r2, #0
 8004dba:	f04f 0300 	mov.w	r3, #0
 8004dbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dc2:	4629      	mov	r1, r5
 8004dc4:	028b      	lsls	r3, r1, #10
 8004dc6:	4621      	mov	r1, r4
 8004dc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004dcc:	4621      	mov	r1, r4
 8004dce:	028a      	lsls	r2, r1, #10
 8004dd0:	4610      	mov	r0, r2
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	61bb      	str	r3, [r7, #24]
 8004dda:	61fa      	str	r2, [r7, #28]
 8004ddc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004de0:	f7fb ff5a 	bl	8000c98 <__aeabi_uldivmod>
 8004de4:	4602      	mov	r2, r0
 8004de6:	460b      	mov	r3, r1
 8004de8:	4613      	mov	r3, r2
 8004dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004dec:	4b0b      	ldr	r3, [pc, #44]	@ (8004e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	0c1b      	lsrs	r3, r3, #16
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	3301      	adds	r3, #1
 8004df8:	005b      	lsls	r3, r3, #1
 8004dfa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004dfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e06:	e002      	b.n	8004e0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e08:	4b05      	ldr	r3, [pc, #20]	@ (8004e20 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3750      	adds	r7, #80	@ 0x50
 8004e14:	46bd      	mov	sp, r7
 8004e16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	00f42400 	.word	0x00f42400
 8004e24:	007a1200 	.word	0x007a1200

08004e28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e2c:	4b03      	ldr	r3, [pc, #12]	@ (8004e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20000000 	.word	0x20000000

08004e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e44:	f7ff fff0 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	4b05      	ldr	r3, [pc, #20]	@ (8004e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	0a9b      	lsrs	r3, r3, #10
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	4903      	ldr	r1, [pc, #12]	@ (8004e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e56:	5ccb      	ldrb	r3, [r1, r3]
 8004e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	40023800 	.word	0x40023800
 8004e64:	0800bb2c 	.word	0x0800bb2c

08004e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e6c:	f7ff ffdc 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e70:	4602      	mov	r2, r0
 8004e72:	4b05      	ldr	r3, [pc, #20]	@ (8004e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	0b5b      	lsrs	r3, r3, #13
 8004e78:	f003 0307 	and.w	r3, r3, #7
 8004e7c:	4903      	ldr	r1, [pc, #12]	@ (8004e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e7e:	5ccb      	ldrb	r3, [r1, r3]
 8004e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	0800bb2c 	.word	0x0800bb2c

08004e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e041      	b.n	8004f26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d106      	bne.n	8004ebc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7fd fa74 	bl	80023a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3304      	adds	r3, #4
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4610      	mov	r0, r2
 8004ed0:	f000 fa9e 	bl	8005410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d001      	beq.n	8004f48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e044      	b.n	8004fd2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68da      	ldr	r2, [r3, #12]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d018      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x6c>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f72:	d013      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x6c>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1a      	ldr	r2, [pc, #104]	@ (8004fe4 <HAL_TIM_Base_Start_IT+0xb4>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00e      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x6c>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a19      	ldr	r2, [pc, #100]	@ (8004fe8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d009      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x6c>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a17      	ldr	r2, [pc, #92]	@ (8004fec <HAL_TIM_Base_Start_IT+0xbc>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_TIM_Base_Start_IT+0x6c>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a16      	ldr	r2, [pc, #88]	@ (8004ff0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d111      	bne.n	8004fc0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f003 0307 	and.w	r3, r3, #7
 8004fa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2b06      	cmp	r3, #6
 8004fac:	d010      	beq.n	8004fd0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f042 0201 	orr.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fbe:	e007      	b.n	8004fd0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0201 	orr.w	r2, r2, #1
 8004fce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40014000 	.word	0x40014000

08004ff4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f022 0201 	bic.w	r2, r2, #1
 800500a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6a1a      	ldr	r2, [r3, #32]
 8005012:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005016:	4013      	ands	r3, r2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d10f      	bne.n	800503c <HAL_TIM_Base_Stop_IT+0x48>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6a1a      	ldr	r2, [r3, #32]
 8005022:	f240 4344 	movw	r3, #1092	@ 0x444
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d107      	bne.n	800503c <HAL_TIM_Base_Stop_IT+0x48>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f022 0201 	bic.w	r2, r2, #1
 800503a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b084      	sub	sp, #16
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b00      	cmp	r3, #0
 8005072:	d020      	beq.n	80050b6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d01b      	beq.n	80050b6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f06f 0202 	mvn.w	r2, #2
 8005086:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	f003 0303 	and.w	r3, r3, #3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d003      	beq.n	80050a4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 f999 	bl	80053d4 <HAL_TIM_IC_CaptureCallback>
 80050a2:	e005      	b.n	80050b0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f98b 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f99c 	bl	80053e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	f003 0304 	and.w	r3, r3, #4
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d020      	beq.n	8005102 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f003 0304 	and.w	r3, r3, #4
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d01b      	beq.n	8005102 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f06f 0204 	mvn.w	r2, #4
 80050d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2202      	movs	r2, #2
 80050d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d003      	beq.n	80050f0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f973 	bl	80053d4 <HAL_TIM_IC_CaptureCallback>
 80050ee:	e005      	b.n	80050fc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 f965 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 f976 	bl	80053e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f003 0308 	and.w	r3, r3, #8
 8005108:	2b00      	cmp	r3, #0
 800510a:	d020      	beq.n	800514e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f003 0308 	and.w	r3, r3, #8
 8005112:	2b00      	cmp	r3, #0
 8005114:	d01b      	beq.n	800514e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f06f 0208 	mvn.w	r2, #8
 800511e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2204      	movs	r2, #4
 8005124:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69db      	ldr	r3, [r3, #28]
 800512c:	f003 0303 	and.w	r3, r3, #3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d003      	beq.n	800513c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 f94d 	bl	80053d4 <HAL_TIM_IC_CaptureCallback>
 800513a:	e005      	b.n	8005148 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f93f 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f950 	bl	80053e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f003 0310 	and.w	r3, r3, #16
 8005154:	2b00      	cmp	r3, #0
 8005156:	d020      	beq.n	800519a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f003 0310 	and.w	r3, r3, #16
 800515e:	2b00      	cmp	r3, #0
 8005160:	d01b      	beq.n	800519a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f06f 0210 	mvn.w	r2, #16
 800516a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2208      	movs	r2, #8
 8005170:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	69db      	ldr	r3, [r3, #28]
 8005178:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800517c:	2b00      	cmp	r3, #0
 800517e:	d003      	beq.n	8005188 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 f927 	bl	80053d4 <HAL_TIM_IC_CaptureCallback>
 8005186:	e005      	b.n	8005194 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 f919 	bl	80053c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f92a 	bl	80053e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	f003 0301 	and.w	r3, r3, #1
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00c      	beq.n	80051be <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d007      	beq.n	80051be <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f06f 0201 	mvn.w	r2, #1
 80051b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f7fc fc93 	bl	8001ae4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00c      	beq.n	80051e2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d007      	beq.n	80051e2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80051da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 fab5 	bl	800574c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00c      	beq.n	8005206 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d007      	beq.n	8005206 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f8fb 	bl	80053fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f003 0320 	and.w	r3, r3, #32
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00c      	beq.n	800522a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b00      	cmp	r3, #0
 8005218:	d007      	beq.n	800522a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f06f 0220 	mvn.w	r2, #32
 8005222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 fa87 	bl	8005738 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800522a:	bf00      	nop
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005232:	b580      	push	{r7, lr}
 8005234:	b084      	sub	sp, #16
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
 800523a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800523c:	2300      	movs	r3, #0
 800523e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005246:	2b01      	cmp	r3, #1
 8005248:	d101      	bne.n	800524e <HAL_TIM_ConfigClockSource+0x1c>
 800524a:	2302      	movs	r3, #2
 800524c:	e0b4      	b.n	80053b8 <HAL_TIM_ConfigClockSource+0x186>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800526c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005274:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005286:	d03e      	beq.n	8005306 <HAL_TIM_ConfigClockSource+0xd4>
 8005288:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800528c:	f200 8087 	bhi.w	800539e <HAL_TIM_ConfigClockSource+0x16c>
 8005290:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005294:	f000 8086 	beq.w	80053a4 <HAL_TIM_ConfigClockSource+0x172>
 8005298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800529c:	d87f      	bhi.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
 800529e:	2b70      	cmp	r3, #112	@ 0x70
 80052a0:	d01a      	beq.n	80052d8 <HAL_TIM_ConfigClockSource+0xa6>
 80052a2:	2b70      	cmp	r3, #112	@ 0x70
 80052a4:	d87b      	bhi.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
 80052a6:	2b60      	cmp	r3, #96	@ 0x60
 80052a8:	d050      	beq.n	800534c <HAL_TIM_ConfigClockSource+0x11a>
 80052aa:	2b60      	cmp	r3, #96	@ 0x60
 80052ac:	d877      	bhi.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
 80052ae:	2b50      	cmp	r3, #80	@ 0x50
 80052b0:	d03c      	beq.n	800532c <HAL_TIM_ConfigClockSource+0xfa>
 80052b2:	2b50      	cmp	r3, #80	@ 0x50
 80052b4:	d873      	bhi.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
 80052b6:	2b40      	cmp	r3, #64	@ 0x40
 80052b8:	d058      	beq.n	800536c <HAL_TIM_ConfigClockSource+0x13a>
 80052ba:	2b40      	cmp	r3, #64	@ 0x40
 80052bc:	d86f      	bhi.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
 80052be:	2b30      	cmp	r3, #48	@ 0x30
 80052c0:	d064      	beq.n	800538c <HAL_TIM_ConfigClockSource+0x15a>
 80052c2:	2b30      	cmp	r3, #48	@ 0x30
 80052c4:	d86b      	bhi.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
 80052c6:	2b20      	cmp	r3, #32
 80052c8:	d060      	beq.n	800538c <HAL_TIM_ConfigClockSource+0x15a>
 80052ca:	2b20      	cmp	r3, #32
 80052cc:	d867      	bhi.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d05c      	beq.n	800538c <HAL_TIM_ConfigClockSource+0x15a>
 80052d2:	2b10      	cmp	r3, #16
 80052d4:	d05a      	beq.n	800538c <HAL_TIM_ConfigClockSource+0x15a>
 80052d6:	e062      	b.n	800539e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052e8:	f000 f998 	bl	800561c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80052fa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	609a      	str	r2, [r3, #8]
      break;
 8005304:	e04f      	b.n	80053a6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005316:	f000 f981 	bl	800561c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005328:	609a      	str	r2, [r3, #8]
      break;
 800532a:	e03c      	b.n	80053a6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005338:	461a      	mov	r2, r3
 800533a:	f000 f8f5 	bl	8005528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2150      	movs	r1, #80	@ 0x50
 8005344:	4618      	mov	r0, r3
 8005346:	f000 f94e 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800534a:	e02c      	b.n	80053a6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005358:	461a      	mov	r2, r3
 800535a:	f000 f914 	bl	8005586 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2160      	movs	r1, #96	@ 0x60
 8005364:	4618      	mov	r0, r3
 8005366:	f000 f93e 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800536a:	e01c      	b.n	80053a6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005378:	461a      	mov	r2, r3
 800537a:	f000 f8d5 	bl	8005528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2140      	movs	r1, #64	@ 0x40
 8005384:	4618      	mov	r0, r3
 8005386:	f000 f92e 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800538a:	e00c      	b.n	80053a6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4619      	mov	r1, r3
 8005396:	4610      	mov	r0, r2
 8005398:	f000 f925 	bl	80055e6 <TIM_ITRx_SetConfig>
      break;
 800539c:	e003      	b.n	80053a6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	73fb      	strb	r3, [r7, #15]
      break;
 80053a2:	e000      	b.n	80053a6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053a4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005410:	b480      	push	{r7}
 8005412:	b085      	sub	sp, #20
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a3a      	ldr	r2, [pc, #232]	@ (800550c <TIM_Base_SetConfig+0xfc>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d00f      	beq.n	8005448 <TIM_Base_SetConfig+0x38>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800542e:	d00b      	beq.n	8005448 <TIM_Base_SetConfig+0x38>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a37      	ldr	r2, [pc, #220]	@ (8005510 <TIM_Base_SetConfig+0x100>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d007      	beq.n	8005448 <TIM_Base_SetConfig+0x38>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a36      	ldr	r2, [pc, #216]	@ (8005514 <TIM_Base_SetConfig+0x104>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d003      	beq.n	8005448 <TIM_Base_SetConfig+0x38>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a35      	ldr	r2, [pc, #212]	@ (8005518 <TIM_Base_SetConfig+0x108>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d108      	bne.n	800545a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800544e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	4313      	orrs	r3, r2
 8005458:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a2b      	ldr	r2, [pc, #172]	@ (800550c <TIM_Base_SetConfig+0xfc>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d01b      	beq.n	800549a <TIM_Base_SetConfig+0x8a>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005468:	d017      	beq.n	800549a <TIM_Base_SetConfig+0x8a>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a28      	ldr	r2, [pc, #160]	@ (8005510 <TIM_Base_SetConfig+0x100>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d013      	beq.n	800549a <TIM_Base_SetConfig+0x8a>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a27      	ldr	r2, [pc, #156]	@ (8005514 <TIM_Base_SetConfig+0x104>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d00f      	beq.n	800549a <TIM_Base_SetConfig+0x8a>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a26      	ldr	r2, [pc, #152]	@ (8005518 <TIM_Base_SetConfig+0x108>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d00b      	beq.n	800549a <TIM_Base_SetConfig+0x8a>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a25      	ldr	r2, [pc, #148]	@ (800551c <TIM_Base_SetConfig+0x10c>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d007      	beq.n	800549a <TIM_Base_SetConfig+0x8a>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a24      	ldr	r2, [pc, #144]	@ (8005520 <TIM_Base_SetConfig+0x110>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d003      	beq.n	800549a <TIM_Base_SetConfig+0x8a>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a23      	ldr	r2, [pc, #140]	@ (8005524 <TIM_Base_SetConfig+0x114>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d108      	bne.n	80054ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	689a      	ldr	r2, [r3, #8]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a0e      	ldr	r2, [pc, #56]	@ (800550c <TIM_Base_SetConfig+0xfc>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d103      	bne.n	80054e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	691a      	ldr	r2, [r3, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d105      	bne.n	80054fe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	f023 0201 	bic.w	r2, r3, #1
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	611a      	str	r2, [r3, #16]
  }
}
 80054fe:	bf00      	nop
 8005500:	3714      	adds	r7, #20
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	40010000 	.word	0x40010000
 8005510:	40000400 	.word	0x40000400
 8005514:	40000800 	.word	0x40000800
 8005518:	40000c00 	.word	0x40000c00
 800551c:	40014000 	.word	0x40014000
 8005520:	40014400 	.word	0x40014400
 8005524:	40014800 	.word	0x40014800

08005528 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005528:	b480      	push	{r7}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	f023 0201 	bic.w	r2, r3, #1
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	011b      	lsls	r3, r3, #4
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	4313      	orrs	r3, r2
 800555c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f023 030a 	bic.w	r3, r3, #10
 8005564:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	4313      	orrs	r3, r2
 800556c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	621a      	str	r2, [r3, #32]
}
 800557a:	bf00      	nop
 800557c:	371c      	adds	r7, #28
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005586:	b480      	push	{r7}
 8005588:	b087      	sub	sp, #28
 800558a:	af00      	add	r7, sp, #0
 800558c:	60f8      	str	r0, [r7, #12]
 800558e:	60b9      	str	r1, [r7, #8]
 8005590:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	f023 0210 	bic.w	r2, r3, #16
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	031b      	lsls	r3, r3, #12
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	621a      	str	r2, [r3, #32]
}
 80055da:	bf00      	nop
 80055dc:	371c      	adds	r7, #28
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr

080055e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055e6:	b480      	push	{r7}
 80055e8:	b085      	sub	sp, #20
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
 80055ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055fe:	683a      	ldr	r2, [r7, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4313      	orrs	r3, r2
 8005604:	f043 0307 	orr.w	r3, r3, #7
 8005608:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	609a      	str	r2, [r3, #8]
}
 8005610:	bf00      	nop
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800561c:	b480      	push	{r7}
 800561e:	b087      	sub	sp, #28
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
 8005628:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005636:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	021a      	lsls	r2, r3, #8
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	431a      	orrs	r2, r3
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	4313      	orrs	r3, r2
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	609a      	str	r2, [r3, #8]
}
 8005650:	bf00      	nop
 8005652:	371c      	adds	r7, #28
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005670:	2302      	movs	r3, #2
 8005672:	e050      	b.n	8005716 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800569a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005724 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d018      	beq.n	80056ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c0:	d013      	beq.n	80056ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a18      	ldr	r2, [pc, #96]	@ (8005728 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d00e      	beq.n	80056ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a16      	ldr	r2, [pc, #88]	@ (800572c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d009      	beq.n	80056ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a15      	ldr	r2, [pc, #84]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d004      	beq.n	80056ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a13      	ldr	r2, [pc, #76]	@ (8005734 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d10c      	bne.n	8005704 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	40010000 	.word	0x40010000
 8005728:	40000400 	.word	0x40000400
 800572c:	40000800 	.word	0x40000800
 8005730:	40000c00 	.word	0x40000c00
 8005734:	40014000 	.word	0x40014000

08005738 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d101      	bne.n	8005772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e042      	b.n	80057f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d106      	bne.n	800578c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f7fc fe6e 	bl	8002468 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2224      	movs	r2, #36	@ 0x24
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 fdbd 	bl	8006324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	691a      	ldr	r2, [r3, #16]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695a      	ldr	r2, [r3, #20]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68da      	ldr	r2, [r3, #12]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2220      	movs	r2, #32
 80057e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08a      	sub	sp, #40	@ 0x28
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	603b      	str	r3, [r7, #0]
 800580c:	4613      	mov	r3, r2
 800580e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b20      	cmp	r3, #32
 800581e:	d175      	bne.n	800590c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <HAL_UART_Transmit+0x2c>
 8005826:	88fb      	ldrh	r3, [r7, #6]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e06e      	b.n	800590e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2221      	movs	r2, #33	@ 0x21
 800583a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800583e:	f7fd f837 	bl	80028b0 <HAL_GetTick>
 8005842:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	88fa      	ldrh	r2, [r7, #6]
 8005848:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	88fa      	ldrh	r2, [r7, #6]
 800584e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005858:	d108      	bne.n	800586c <HAL_UART_Transmit+0x6c>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d104      	bne.n	800586c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005862:	2300      	movs	r3, #0
 8005864:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	61bb      	str	r3, [r7, #24]
 800586a:	e003      	b.n	8005874 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005870:	2300      	movs	r3, #0
 8005872:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005874:	e02e      	b.n	80058d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	2200      	movs	r2, #0
 800587e:	2180      	movs	r1, #128	@ 0x80
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 fb1f 	bl	8005ec4 <UART_WaitOnFlagUntilTimeout>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d005      	beq.n	8005898 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2220      	movs	r2, #32
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e03a      	b.n	800590e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10b      	bne.n	80058b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	881b      	ldrh	r3, [r3, #0]
 80058a2:	461a      	mov	r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	3302      	adds	r3, #2
 80058b2:	61bb      	str	r3, [r7, #24]
 80058b4:	e007      	b.n	80058c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	781a      	ldrb	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	3301      	adds	r3, #1
 80058c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058d8:	b29b      	uxth	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1cb      	bne.n	8005876 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2200      	movs	r2, #0
 80058e6:	2140      	movs	r1, #64	@ 0x40
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 faeb 	bl	8005ec4 <UART_WaitOnFlagUntilTimeout>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e006      	b.n	800590e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005908:	2300      	movs	r3, #0
 800590a:	e000      	b.n	800590e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800590c:	2302      	movs	r3, #2
  }
}
 800590e:	4618      	mov	r0, r3
 8005910:	3720      	adds	r7, #32
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	60f8      	str	r0, [r7, #12]
 800591e:	60b9      	str	r1, [r7, #8]
 8005920:	4613      	mov	r3, r2
 8005922:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b20      	cmp	r3, #32
 800592e:	d112      	bne.n	8005956 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_UART_Receive_IT+0x26>
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d101      	bne.n	8005940 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e00b      	b.n	8005958 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005946:	88fb      	ldrh	r3, [r7, #6]
 8005948:	461a      	mov	r2, r3
 800594a:	68b9      	ldr	r1, [r7, #8]
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 fb12 	bl	8005f76 <UART_Start_Receive_IT>
 8005952:	4603      	mov	r3, r0
 8005954:	e000      	b.n	8005958 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
  }
}
 8005958:	4618      	mov	r0, r3
 800595a:	3710      	adds	r7, #16
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b0ba      	sub	sp, #232	@ 0xe8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005986:	2300      	movs	r3, #0
 8005988:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800598c:	2300      	movs	r3, #0
 800598e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800599e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10f      	bne.n	80059c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059aa:	f003 0320 	and.w	r3, r3, #32
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d009      	beq.n	80059c6 <HAL_UART_IRQHandler+0x66>
 80059b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d003      	beq.n	80059c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fbf2 	bl	80061a8 <UART_Receive_IT>
      return;
 80059c4:	e25b      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 80de 	beq.w	8005b8c <HAL_UART_IRQHandler+0x22c>
 80059d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d106      	bne.n	80059ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	f000 80d1 	beq.w	8005b8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00b      	beq.n	8005a0e <HAL_UART_IRQHandler+0xae>
 80059f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a06:	f043 0201 	orr.w	r2, r3, #1
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a12:	f003 0304 	and.w	r3, r3, #4
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00b      	beq.n	8005a32 <HAL_UART_IRQHandler+0xd2>
 8005a1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d005      	beq.n	8005a32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a2a:	f043 0202 	orr.w	r2, r3, #2
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a36:	f003 0302 	and.w	r3, r3, #2
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00b      	beq.n	8005a56 <HAL_UART_IRQHandler+0xf6>
 8005a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d005      	beq.n	8005a56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a4e:	f043 0204 	orr.w	r2, r3, #4
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a5a:	f003 0308 	and.w	r3, r3, #8
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d011      	beq.n	8005a86 <HAL_UART_IRQHandler+0x126>
 8005a62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a66:	f003 0320 	and.w	r3, r3, #32
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d105      	bne.n	8005a7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d005      	beq.n	8005a86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a7e:	f043 0208 	orr.w	r2, r3, #8
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f000 81f2 	beq.w	8005e74 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a94:	f003 0320 	and.w	r3, r3, #32
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d008      	beq.n	8005aae <HAL_UART_IRQHandler+0x14e>
 8005a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aa0:	f003 0320 	and.w	r3, r3, #32
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d002      	beq.n	8005aae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 fb7d 	bl	80061a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab8:	2b40      	cmp	r3, #64	@ 0x40
 8005aba:	bf0c      	ite	eq
 8005abc:	2301      	moveq	r3, #1
 8005abe:	2300      	movne	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aca:	f003 0308 	and.w	r3, r3, #8
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d103      	bne.n	8005ada <HAL_UART_IRQHandler+0x17a>
 8005ad2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d04f      	beq.n	8005b7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 fa85 	bl	8005fea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aea:	2b40      	cmp	r3, #64	@ 0x40
 8005aec:	d141      	bne.n	8005b72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	3314      	adds	r3, #20
 8005af4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005afc:	e853 3f00 	ldrex	r3, [r3]
 8005b00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3314      	adds	r3, #20
 8005b16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b2a:	e841 2300 	strex	r3, r2, [r1]
 8005b2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1d9      	bne.n	8005aee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d013      	beq.n	8005b6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b46:	4a7e      	ldr	r2, [pc, #504]	@ (8005d40 <HAL_UART_IRQHandler+0x3e0>)
 8005b48:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7fe f8dc 	bl	8003d0c <HAL_DMA_Abort_IT>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d016      	beq.n	8005b88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005b64:	4610      	mov	r0, r2
 8005b66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b68:	e00e      	b.n	8005b88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 f994 	bl	8005e98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b70:	e00a      	b.n	8005b88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f990 	bl	8005e98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b78:	e006      	b.n	8005b88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f98c 	bl	8005e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005b86:	e175      	b.n	8005e74 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b88:	bf00      	nop
    return;
 8005b8a:	e173      	b.n	8005e74 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	f040 814f 	bne.w	8005e34 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 8148 	beq.w	8005e34 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ba8:	f003 0310 	and.w	r3, r3, #16
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 8141 	beq.w	8005e34 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	60bb      	str	r3, [r7, #8]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	60bb      	str	r3, [r7, #8]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	60bb      	str	r3, [r7, #8]
 8005bc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd2:	2b40      	cmp	r3, #64	@ 0x40
 8005bd4:	f040 80b6 	bne.w	8005d44 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005be4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 8145 	beq.w	8005e78 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005bf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	f080 813e 	bcs.w	8005e78 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c0e:	f000 8088 	beq.w	8005d22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	330c      	adds	r3, #12
 8005c18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c20:	e853 3f00 	ldrex	r3, [r3]
 8005c24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	330c      	adds	r3, #12
 8005c3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005c3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c4e:	e841 2300 	strex	r3, r2, [r1]
 8005c52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1d9      	bne.n	8005c12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	3314      	adds	r3, #20
 8005c64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c68:	e853 3f00 	ldrex	r3, [r3]
 8005c6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c70:	f023 0301 	bic.w	r3, r3, #1
 8005c74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3314      	adds	r3, #20
 8005c7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c8e:	e841 2300 	strex	r3, r2, [r1]
 8005c92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d1e1      	bne.n	8005c5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3314      	adds	r3, #20
 8005ca0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ca4:	e853 3f00 	ldrex	r3, [r3]
 8005ca8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005caa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	3314      	adds	r3, #20
 8005cba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005cbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005cc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005cc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005cc6:	e841 2300 	strex	r3, r2, [r1]
 8005cca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ccc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1e3      	bne.n	8005c9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2220      	movs	r2, #32
 8005cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	330c      	adds	r3, #12
 8005ce6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cea:	e853 3f00 	ldrex	r3, [r3]
 8005cee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005cf0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cf2:	f023 0310 	bic.w	r3, r3, #16
 8005cf6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	330c      	adds	r3, #12
 8005d00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005d06:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e3      	bne.n	8005ce0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7fd ff85 	bl	8003c2c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2202      	movs	r2, #2
 8005d26:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	4619      	mov	r1, r3
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 f8b7 	bl	8005eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d3e:	e09b      	b.n	8005e78 <HAL_UART_IRQHandler+0x518>
 8005d40:	080060b1 	.word	0x080060b1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 808e 	beq.w	8005e7c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005d60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8089 	beq.w	8005e7c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	330c      	adds	r3, #12
 8005d70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d74:	e853 3f00 	ldrex	r3, [r3]
 8005d78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	330c      	adds	r3, #12
 8005d8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005d8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e3      	bne.n	8005d6a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3314      	adds	r3, #20
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	e853 3f00 	ldrex	r3, [r3]
 8005db0:	623b      	str	r3, [r7, #32]
   return(result);
 8005db2:	6a3b      	ldr	r3, [r7, #32]
 8005db4:	f023 0301 	bic.w	r3, r3, #1
 8005db8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	3314      	adds	r3, #20
 8005dc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005dc6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dce:	e841 2300 	strex	r3, r2, [r1]
 8005dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1e3      	bne.n	8005da2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2200      	movs	r2, #0
 8005de6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	330c      	adds	r3, #12
 8005dee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	e853 3f00 	ldrex	r3, [r3]
 8005df6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f023 0310 	bic.w	r3, r3, #16
 8005dfe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	330c      	adds	r3, #12
 8005e08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005e0c:	61fa      	str	r2, [r7, #28]
 8005e0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e10:	69b9      	ldr	r1, [r7, #24]
 8005e12:	69fa      	ldr	r2, [r7, #28]
 8005e14:	e841 2300 	strex	r3, r2, [r1]
 8005e18:	617b      	str	r3, [r7, #20]
   return(result);
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1e3      	bne.n	8005de8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 f83d 	bl	8005eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e32:	e023      	b.n	8005e7c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d009      	beq.n	8005e54 <HAL_UART_IRQHandler+0x4f4>
 8005e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d003      	beq.n	8005e54 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 f943 	bl	80060d8 <UART_Transmit_IT>
    return;
 8005e52:	e014      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00e      	beq.n	8005e7e <HAL_UART_IRQHandler+0x51e>
 8005e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d008      	beq.n	8005e7e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f983 	bl	8006178 <UART_EndTransmit_IT>
    return;
 8005e72:	e004      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
    return;
 8005e74:	bf00      	nop
 8005e76:	e002      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
      return;
 8005e78:	bf00      	nop
 8005e7a:	e000      	b.n	8005e7e <HAL_UART_IRQHandler+0x51e>
      return;
 8005e7c:	bf00      	nop
  }
}
 8005e7e:	37e8      	adds	r7, #232	@ 0xe8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b086      	sub	sp, #24
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	60b9      	str	r1, [r7, #8]
 8005ece:	603b      	str	r3, [r7, #0]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ed4:	e03b      	b.n	8005f4e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005edc:	d037      	beq.n	8005f4e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ede:	f7fc fce7 	bl	80028b0 <HAL_GetTick>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	1ad3      	subs	r3, r2, r3
 8005ee8:	6a3a      	ldr	r2, [r7, #32]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d302      	bcc.n	8005ef4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005eee:	6a3b      	ldr	r3, [r7, #32]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e03a      	b.n	8005f6e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	f003 0304 	and.w	r3, r3, #4
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d023      	beq.n	8005f4e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	2b80      	cmp	r3, #128	@ 0x80
 8005f0a:	d020      	beq.n	8005f4e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2b40      	cmp	r3, #64	@ 0x40
 8005f10:	d01d      	beq.n	8005f4e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0308 	and.w	r3, r3, #8
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d116      	bne.n	8005f4e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f20:	2300      	movs	r3, #0
 8005f22:	617b      	str	r3, [r7, #20]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	617b      	str	r3, [r7, #20]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f000 f857 	bl	8005fea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2208      	movs	r2, #8
 8005f40:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e00f      	b.n	8005f6e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	4013      	ands	r3, r2
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	bf0c      	ite	eq
 8005f5e:	2301      	moveq	r3, #1
 8005f60:	2300      	movne	r3, #0
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	461a      	mov	r2, r3
 8005f66:	79fb      	ldrb	r3, [r7, #7]
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d0b4      	beq.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3718      	adds	r7, #24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}

08005f76 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f76:	b480      	push	{r7}
 8005f78:	b085      	sub	sp, #20
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	60f8      	str	r0, [r7, #12]
 8005f7e:	60b9      	str	r1, [r7, #8]
 8005f80:	4613      	mov	r3, r2
 8005f82:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	88fa      	ldrh	r2, [r7, #6]
 8005f8e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	88fa      	ldrh	r2, [r7, #6]
 8005f94:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2222      	movs	r2, #34	@ 0x22
 8005fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d007      	beq.n	8005fbc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68da      	ldr	r2, [r3, #12]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fba:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f042 0201 	orr.w	r2, r2, #1
 8005fca:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68da      	ldr	r2, [r3, #12]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 0220 	orr.w	r2, r2, #32
 8005fda:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr

08005fea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fea:	b480      	push	{r7}
 8005fec:	b095      	sub	sp, #84	@ 0x54
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	330c      	adds	r3, #12
 8005ff8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ffc:	e853 3f00 	ldrex	r3, [r3]
 8006000:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006004:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006008:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	330c      	adds	r3, #12
 8006010:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006012:	643a      	str	r2, [r7, #64]	@ 0x40
 8006014:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006016:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006018:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800601a:	e841 2300 	strex	r3, r2, [r1]
 800601e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1e5      	bne.n	8005ff2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	3314      	adds	r3, #20
 800602c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	e853 3f00 	ldrex	r3, [r3]
 8006034:	61fb      	str	r3, [r7, #28]
   return(result);
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	f023 0301 	bic.w	r3, r3, #1
 800603c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	3314      	adds	r3, #20
 8006044:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006046:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006048:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800604c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800604e:	e841 2300 	strex	r3, r2, [r1]
 8006052:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006056:	2b00      	cmp	r3, #0
 8006058:	d1e5      	bne.n	8006026 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800605e:	2b01      	cmp	r3, #1
 8006060:	d119      	bne.n	8006096 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	330c      	adds	r3, #12
 8006068:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	e853 3f00 	ldrex	r3, [r3]
 8006070:	60bb      	str	r3, [r7, #8]
   return(result);
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	f023 0310 	bic.w	r3, r3, #16
 8006078:	647b      	str	r3, [r7, #68]	@ 0x44
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	330c      	adds	r3, #12
 8006080:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006082:	61ba      	str	r2, [r7, #24]
 8006084:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006086:	6979      	ldr	r1, [r7, #20]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	e841 2300 	strex	r3, r2, [r1]
 800608e:	613b      	str	r3, [r7, #16]
   return(result);
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1e5      	bne.n	8006062 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80060a4:	bf00      	nop
 80060a6:	3754      	adds	r7, #84	@ 0x54
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f7ff fee4 	bl	8005e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060d0:	bf00      	nop
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b21      	cmp	r3, #33	@ 0x21
 80060ea:	d13e      	bne.n	800616a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060f4:	d114      	bne.n	8006120 <UART_Transmit_IT+0x48>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d110      	bne.n	8006120 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	881b      	ldrh	r3, [r3, #0]
 8006108:	461a      	mov	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006112:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	1c9a      	adds	r2, r3, #2
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	621a      	str	r2, [r3, #32]
 800611e:	e008      	b.n	8006132 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a1b      	ldr	r3, [r3, #32]
 8006124:	1c59      	adds	r1, r3, #1
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	6211      	str	r1, [r2, #32]
 800612a:	781a      	ldrb	r2, [r3, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006136:	b29b      	uxth	r3, r3
 8006138:	3b01      	subs	r3, #1
 800613a:	b29b      	uxth	r3, r3
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	4619      	mov	r1, r3
 8006140:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006142:	2b00      	cmp	r3, #0
 8006144:	d10f      	bne.n	8006166 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68da      	ldr	r2, [r3, #12]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006154:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68da      	ldr	r2, [r3, #12]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006164:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006166:	2300      	movs	r3, #0
 8006168:	e000      	b.n	800616c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800616a:	2302      	movs	r3, #2
  }
}
 800616c:	4618      	mov	r0, r3
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68da      	ldr	r2, [r3, #12]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800618e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2220      	movs	r2, #32
 8006194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f7ff fe73 	bl	8005e84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b08c      	sub	sp, #48	@ 0x30
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	2b22      	cmp	r3, #34	@ 0x22
 80061ba:	f040 80ae 	bne.w	800631a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061c6:	d117      	bne.n	80061f8 <UART_Receive_IT+0x50>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d113      	bne.n	80061f8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80061d0:	2300      	movs	r3, #0
 80061d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f0:	1c9a      	adds	r2, r3, #2
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80061f6:	e026      	b.n	8006246 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80061fe:	2300      	movs	r3, #0
 8006200:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800620a:	d007      	beq.n	800621c <UART_Receive_IT+0x74>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d10a      	bne.n	800622a <UART_Receive_IT+0x82>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d106      	bne.n	800622a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	b2da      	uxtb	r2, r3
 8006224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006226:	701a      	strb	r2, [r3, #0]
 8006228:	e008      	b.n	800623c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	b2db      	uxtb	r3, r3
 8006232:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006236:	b2da      	uxtb	r2, r3
 8006238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800623a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006240:	1c5a      	adds	r2, r3, #1
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800624a:	b29b      	uxth	r3, r3
 800624c:	3b01      	subs	r3, #1
 800624e:	b29b      	uxth	r3, r3
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	4619      	mov	r1, r3
 8006254:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006256:	2b00      	cmp	r3, #0
 8006258:	d15d      	bne.n	8006316 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68da      	ldr	r2, [r3, #12]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f022 0220 	bic.w	r2, r2, #32
 8006268:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68da      	ldr	r2, [r3, #12]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006278:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	695a      	ldr	r2, [r3, #20]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f022 0201 	bic.w	r2, r2, #1
 8006288:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2220      	movs	r2, #32
 800628e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800629c:	2b01      	cmp	r3, #1
 800629e:	d135      	bne.n	800630c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	330c      	adds	r3, #12
 80062ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	e853 3f00 	ldrex	r3, [r3]
 80062b4:	613b      	str	r3, [r7, #16]
   return(result);
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	f023 0310 	bic.w	r3, r3, #16
 80062bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	330c      	adds	r3, #12
 80062c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062c6:	623a      	str	r2, [r7, #32]
 80062c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ca:	69f9      	ldr	r1, [r7, #28]
 80062cc:	6a3a      	ldr	r2, [r7, #32]
 80062ce:	e841 2300 	strex	r3, r2, [r1]
 80062d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1e5      	bne.n	80062a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0310 	and.w	r3, r3, #16
 80062e4:	2b10      	cmp	r3, #16
 80062e6:	d10a      	bne.n	80062fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062e8:	2300      	movs	r3, #0
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	60fb      	str	r3, [r7, #12]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	60fb      	str	r3, [r7, #12]
 80062fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006302:	4619      	mov	r1, r3
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f7ff fdd1 	bl	8005eac <HAL_UARTEx_RxEventCallback>
 800630a:	e002      	b.n	8006312 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f7fb f8ff 	bl	8001510 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	e002      	b.n	800631c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006316:	2300      	movs	r3, #0
 8006318:	e000      	b.n	800631c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800631a:	2302      	movs	r3, #2
  }
}
 800631c:	4618      	mov	r0, r3
 800631e:	3730      	adds	r7, #48	@ 0x30
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006328:	b0c0      	sub	sp, #256	@ 0x100
 800632a:	af00      	add	r7, sp, #0
 800632c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006340:	68d9      	ldr	r1, [r3, #12]
 8006342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	ea40 0301 	orr.w	r3, r0, r1
 800634c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800634e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006352:	689a      	ldr	r2, [r3, #8]
 8006354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	431a      	orrs	r2, r3
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006360:	695b      	ldr	r3, [r3, #20]
 8006362:	431a      	orrs	r2, r3
 8006364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006368:	69db      	ldr	r3, [r3, #28]
 800636a:	4313      	orrs	r3, r2
 800636c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800637c:	f021 010c 	bic.w	r1, r1, #12
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800638a:	430b      	orrs	r3, r1
 800638c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800638e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800639a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800639e:	6999      	ldr	r1, [r3, #24]
 80063a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	ea40 0301 	orr.w	r3, r0, r1
 80063aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	4b8f      	ldr	r3, [pc, #572]	@ (80065f0 <UART_SetConfig+0x2cc>)
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d005      	beq.n	80063c4 <UART_SetConfig+0xa0>
 80063b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	4b8d      	ldr	r3, [pc, #564]	@ (80065f4 <UART_SetConfig+0x2d0>)
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d104      	bne.n	80063ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063c4:	f7fe fd50 	bl	8004e68 <HAL_RCC_GetPCLK2Freq>
 80063c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80063cc:	e003      	b.n	80063d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063ce:	f7fe fd37 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 80063d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063da:	69db      	ldr	r3, [r3, #28]
 80063dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063e0:	f040 810c 	bne.w	80065fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063e8:	2200      	movs	r2, #0
 80063ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80063ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80063f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80063f6:	4622      	mov	r2, r4
 80063f8:	462b      	mov	r3, r5
 80063fa:	1891      	adds	r1, r2, r2
 80063fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80063fe:	415b      	adcs	r3, r3
 8006400:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006402:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006406:	4621      	mov	r1, r4
 8006408:	eb12 0801 	adds.w	r8, r2, r1
 800640c:	4629      	mov	r1, r5
 800640e:	eb43 0901 	adc.w	r9, r3, r1
 8006412:	f04f 0200 	mov.w	r2, #0
 8006416:	f04f 0300 	mov.w	r3, #0
 800641a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800641e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006422:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006426:	4690      	mov	r8, r2
 8006428:	4699      	mov	r9, r3
 800642a:	4623      	mov	r3, r4
 800642c:	eb18 0303 	adds.w	r3, r8, r3
 8006430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006434:	462b      	mov	r3, r5
 8006436:	eb49 0303 	adc.w	r3, r9, r3
 800643a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800643e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800644a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800644e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006452:	460b      	mov	r3, r1
 8006454:	18db      	adds	r3, r3, r3
 8006456:	653b      	str	r3, [r7, #80]	@ 0x50
 8006458:	4613      	mov	r3, r2
 800645a:	eb42 0303 	adc.w	r3, r2, r3
 800645e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006460:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006464:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006468:	f7fa fc16 	bl	8000c98 <__aeabi_uldivmod>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	4b61      	ldr	r3, [pc, #388]	@ (80065f8 <UART_SetConfig+0x2d4>)
 8006472:	fba3 2302 	umull	r2, r3, r3, r2
 8006476:	095b      	lsrs	r3, r3, #5
 8006478:	011c      	lsls	r4, r3, #4
 800647a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800647e:	2200      	movs	r2, #0
 8006480:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006484:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006488:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800648c:	4642      	mov	r2, r8
 800648e:	464b      	mov	r3, r9
 8006490:	1891      	adds	r1, r2, r2
 8006492:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006494:	415b      	adcs	r3, r3
 8006496:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006498:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800649c:	4641      	mov	r1, r8
 800649e:	eb12 0a01 	adds.w	sl, r2, r1
 80064a2:	4649      	mov	r1, r9
 80064a4:	eb43 0b01 	adc.w	fp, r3, r1
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	f04f 0300 	mov.w	r3, #0
 80064b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80064b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80064b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064bc:	4692      	mov	sl, r2
 80064be:	469b      	mov	fp, r3
 80064c0:	4643      	mov	r3, r8
 80064c2:	eb1a 0303 	adds.w	r3, sl, r3
 80064c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80064ca:	464b      	mov	r3, r9
 80064cc:	eb4b 0303 	adc.w	r3, fp, r3
 80064d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80064d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80064e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80064e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80064e8:	460b      	mov	r3, r1
 80064ea:	18db      	adds	r3, r3, r3
 80064ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80064ee:	4613      	mov	r3, r2
 80064f0:	eb42 0303 	adc.w	r3, r2, r3
 80064f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80064f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80064fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80064fe:	f7fa fbcb 	bl	8000c98 <__aeabi_uldivmod>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4611      	mov	r1, r2
 8006508:	4b3b      	ldr	r3, [pc, #236]	@ (80065f8 <UART_SetConfig+0x2d4>)
 800650a:	fba3 2301 	umull	r2, r3, r3, r1
 800650e:	095b      	lsrs	r3, r3, #5
 8006510:	2264      	movs	r2, #100	@ 0x64
 8006512:	fb02 f303 	mul.w	r3, r2, r3
 8006516:	1acb      	subs	r3, r1, r3
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800651e:	4b36      	ldr	r3, [pc, #216]	@ (80065f8 <UART_SetConfig+0x2d4>)
 8006520:	fba3 2302 	umull	r2, r3, r3, r2
 8006524:	095b      	lsrs	r3, r3, #5
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800652c:	441c      	add	r4, r3
 800652e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006532:	2200      	movs	r2, #0
 8006534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006538:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800653c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006540:	4642      	mov	r2, r8
 8006542:	464b      	mov	r3, r9
 8006544:	1891      	adds	r1, r2, r2
 8006546:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006548:	415b      	adcs	r3, r3
 800654a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800654c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006550:	4641      	mov	r1, r8
 8006552:	1851      	adds	r1, r2, r1
 8006554:	6339      	str	r1, [r7, #48]	@ 0x30
 8006556:	4649      	mov	r1, r9
 8006558:	414b      	adcs	r3, r1
 800655a:	637b      	str	r3, [r7, #52]	@ 0x34
 800655c:	f04f 0200 	mov.w	r2, #0
 8006560:	f04f 0300 	mov.w	r3, #0
 8006564:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006568:	4659      	mov	r1, fp
 800656a:	00cb      	lsls	r3, r1, #3
 800656c:	4651      	mov	r1, sl
 800656e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006572:	4651      	mov	r1, sl
 8006574:	00ca      	lsls	r2, r1, #3
 8006576:	4610      	mov	r0, r2
 8006578:	4619      	mov	r1, r3
 800657a:	4603      	mov	r3, r0
 800657c:	4642      	mov	r2, r8
 800657e:	189b      	adds	r3, r3, r2
 8006580:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006584:	464b      	mov	r3, r9
 8006586:	460a      	mov	r2, r1
 8006588:	eb42 0303 	adc.w	r3, r2, r3
 800658c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800659c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80065a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80065a4:	460b      	mov	r3, r1
 80065a6:	18db      	adds	r3, r3, r3
 80065a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065aa:	4613      	mov	r3, r2
 80065ac:	eb42 0303 	adc.w	r3, r2, r3
 80065b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80065ba:	f7fa fb6d 	bl	8000c98 <__aeabi_uldivmod>
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	4b0d      	ldr	r3, [pc, #52]	@ (80065f8 <UART_SetConfig+0x2d4>)
 80065c4:	fba3 1302 	umull	r1, r3, r3, r2
 80065c8:	095b      	lsrs	r3, r3, #5
 80065ca:	2164      	movs	r1, #100	@ 0x64
 80065cc:	fb01 f303 	mul.w	r3, r1, r3
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	3332      	adds	r3, #50	@ 0x32
 80065d6:	4a08      	ldr	r2, [pc, #32]	@ (80065f8 <UART_SetConfig+0x2d4>)
 80065d8:	fba2 2303 	umull	r2, r3, r2, r3
 80065dc:	095b      	lsrs	r3, r3, #5
 80065de:	f003 0207 	and.w	r2, r3, #7
 80065e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4422      	add	r2, r4
 80065ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065ec:	e106      	b.n	80067fc <UART_SetConfig+0x4d8>
 80065ee:	bf00      	nop
 80065f0:	40011000 	.word	0x40011000
 80065f4:	40011400 	.word	0x40011400
 80065f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006600:	2200      	movs	r2, #0
 8006602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006606:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800660a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800660e:	4642      	mov	r2, r8
 8006610:	464b      	mov	r3, r9
 8006612:	1891      	adds	r1, r2, r2
 8006614:	6239      	str	r1, [r7, #32]
 8006616:	415b      	adcs	r3, r3
 8006618:	627b      	str	r3, [r7, #36]	@ 0x24
 800661a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800661e:	4641      	mov	r1, r8
 8006620:	1854      	adds	r4, r2, r1
 8006622:	4649      	mov	r1, r9
 8006624:	eb43 0501 	adc.w	r5, r3, r1
 8006628:	f04f 0200 	mov.w	r2, #0
 800662c:	f04f 0300 	mov.w	r3, #0
 8006630:	00eb      	lsls	r3, r5, #3
 8006632:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006636:	00e2      	lsls	r2, r4, #3
 8006638:	4614      	mov	r4, r2
 800663a:	461d      	mov	r5, r3
 800663c:	4643      	mov	r3, r8
 800663e:	18e3      	adds	r3, r4, r3
 8006640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006644:	464b      	mov	r3, r9
 8006646:	eb45 0303 	adc.w	r3, r5, r3
 800664a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800664e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800665a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800665e:	f04f 0200 	mov.w	r2, #0
 8006662:	f04f 0300 	mov.w	r3, #0
 8006666:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800666a:	4629      	mov	r1, r5
 800666c:	008b      	lsls	r3, r1, #2
 800666e:	4621      	mov	r1, r4
 8006670:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006674:	4621      	mov	r1, r4
 8006676:	008a      	lsls	r2, r1, #2
 8006678:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800667c:	f7fa fb0c 	bl	8000c98 <__aeabi_uldivmod>
 8006680:	4602      	mov	r2, r0
 8006682:	460b      	mov	r3, r1
 8006684:	4b60      	ldr	r3, [pc, #384]	@ (8006808 <UART_SetConfig+0x4e4>)
 8006686:	fba3 2302 	umull	r2, r3, r3, r2
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	011c      	lsls	r4, r3, #4
 800668e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006692:	2200      	movs	r2, #0
 8006694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006698:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800669c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80066a0:	4642      	mov	r2, r8
 80066a2:	464b      	mov	r3, r9
 80066a4:	1891      	adds	r1, r2, r2
 80066a6:	61b9      	str	r1, [r7, #24]
 80066a8:	415b      	adcs	r3, r3
 80066aa:	61fb      	str	r3, [r7, #28]
 80066ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066b0:	4641      	mov	r1, r8
 80066b2:	1851      	adds	r1, r2, r1
 80066b4:	6139      	str	r1, [r7, #16]
 80066b6:	4649      	mov	r1, r9
 80066b8:	414b      	adcs	r3, r1
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066c8:	4659      	mov	r1, fp
 80066ca:	00cb      	lsls	r3, r1, #3
 80066cc:	4651      	mov	r1, sl
 80066ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066d2:	4651      	mov	r1, sl
 80066d4:	00ca      	lsls	r2, r1, #3
 80066d6:	4610      	mov	r0, r2
 80066d8:	4619      	mov	r1, r3
 80066da:	4603      	mov	r3, r0
 80066dc:	4642      	mov	r2, r8
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80066e4:	464b      	mov	r3, r9
 80066e6:	460a      	mov	r2, r1
 80066e8:	eb42 0303 	adc.w	r3, r2, r3
 80066ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80066f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80066fc:	f04f 0200 	mov.w	r2, #0
 8006700:	f04f 0300 	mov.w	r3, #0
 8006704:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006708:	4649      	mov	r1, r9
 800670a:	008b      	lsls	r3, r1, #2
 800670c:	4641      	mov	r1, r8
 800670e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006712:	4641      	mov	r1, r8
 8006714:	008a      	lsls	r2, r1, #2
 8006716:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800671a:	f7fa fabd 	bl	8000c98 <__aeabi_uldivmod>
 800671e:	4602      	mov	r2, r0
 8006720:	460b      	mov	r3, r1
 8006722:	4611      	mov	r1, r2
 8006724:	4b38      	ldr	r3, [pc, #224]	@ (8006808 <UART_SetConfig+0x4e4>)
 8006726:	fba3 2301 	umull	r2, r3, r3, r1
 800672a:	095b      	lsrs	r3, r3, #5
 800672c:	2264      	movs	r2, #100	@ 0x64
 800672e:	fb02 f303 	mul.w	r3, r2, r3
 8006732:	1acb      	subs	r3, r1, r3
 8006734:	011b      	lsls	r3, r3, #4
 8006736:	3332      	adds	r3, #50	@ 0x32
 8006738:	4a33      	ldr	r2, [pc, #204]	@ (8006808 <UART_SetConfig+0x4e4>)
 800673a:	fba2 2303 	umull	r2, r3, r2, r3
 800673e:	095b      	lsrs	r3, r3, #5
 8006740:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006744:	441c      	add	r4, r3
 8006746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800674a:	2200      	movs	r2, #0
 800674c:	673b      	str	r3, [r7, #112]	@ 0x70
 800674e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006750:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006754:	4642      	mov	r2, r8
 8006756:	464b      	mov	r3, r9
 8006758:	1891      	adds	r1, r2, r2
 800675a:	60b9      	str	r1, [r7, #8]
 800675c:	415b      	adcs	r3, r3
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006764:	4641      	mov	r1, r8
 8006766:	1851      	adds	r1, r2, r1
 8006768:	6039      	str	r1, [r7, #0]
 800676a:	4649      	mov	r1, r9
 800676c:	414b      	adcs	r3, r1
 800676e:	607b      	str	r3, [r7, #4]
 8006770:	f04f 0200 	mov.w	r2, #0
 8006774:	f04f 0300 	mov.w	r3, #0
 8006778:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800677c:	4659      	mov	r1, fp
 800677e:	00cb      	lsls	r3, r1, #3
 8006780:	4651      	mov	r1, sl
 8006782:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006786:	4651      	mov	r1, sl
 8006788:	00ca      	lsls	r2, r1, #3
 800678a:	4610      	mov	r0, r2
 800678c:	4619      	mov	r1, r3
 800678e:	4603      	mov	r3, r0
 8006790:	4642      	mov	r2, r8
 8006792:	189b      	adds	r3, r3, r2
 8006794:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006796:	464b      	mov	r3, r9
 8006798:	460a      	mov	r2, r1
 800679a:	eb42 0303 	adc.w	r3, r2, r3
 800679e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80067aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80067ac:	f04f 0200 	mov.w	r2, #0
 80067b0:	f04f 0300 	mov.w	r3, #0
 80067b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80067b8:	4649      	mov	r1, r9
 80067ba:	008b      	lsls	r3, r1, #2
 80067bc:	4641      	mov	r1, r8
 80067be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067c2:	4641      	mov	r1, r8
 80067c4:	008a      	lsls	r2, r1, #2
 80067c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80067ca:	f7fa fa65 	bl	8000c98 <__aeabi_uldivmod>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006808 <UART_SetConfig+0x4e4>)
 80067d4:	fba3 1302 	umull	r1, r3, r3, r2
 80067d8:	095b      	lsrs	r3, r3, #5
 80067da:	2164      	movs	r1, #100	@ 0x64
 80067dc:	fb01 f303 	mul.w	r3, r1, r3
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	3332      	adds	r3, #50	@ 0x32
 80067e6:	4a08      	ldr	r2, [pc, #32]	@ (8006808 <UART_SetConfig+0x4e4>)
 80067e8:	fba2 2303 	umull	r2, r3, r2, r3
 80067ec:	095b      	lsrs	r3, r3, #5
 80067ee:	f003 020f 	and.w	r2, r3, #15
 80067f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4422      	add	r2, r4
 80067fa:	609a      	str	r2, [r3, #8]
}
 80067fc:	bf00      	nop
 80067fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006802:	46bd      	mov	sp, r7
 8006804:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006808:	51eb851f 	.word	0x51eb851f

0800680c <_strtoul_l.constprop.0>:
 800680c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006810:	4e34      	ldr	r6, [pc, #208]	@ (80068e4 <_strtoul_l.constprop.0+0xd8>)
 8006812:	4686      	mov	lr, r0
 8006814:	460d      	mov	r5, r1
 8006816:	4628      	mov	r0, r5
 8006818:	f815 4b01 	ldrb.w	r4, [r5], #1
 800681c:	5d37      	ldrb	r7, [r6, r4]
 800681e:	f017 0708 	ands.w	r7, r7, #8
 8006822:	d1f8      	bne.n	8006816 <_strtoul_l.constprop.0+0xa>
 8006824:	2c2d      	cmp	r4, #45	@ 0x2d
 8006826:	d12f      	bne.n	8006888 <_strtoul_l.constprop.0+0x7c>
 8006828:	782c      	ldrb	r4, [r5, #0]
 800682a:	2701      	movs	r7, #1
 800682c:	1c85      	adds	r5, r0, #2
 800682e:	f033 0010 	bics.w	r0, r3, #16
 8006832:	d109      	bne.n	8006848 <_strtoul_l.constprop.0+0x3c>
 8006834:	2c30      	cmp	r4, #48	@ 0x30
 8006836:	d12c      	bne.n	8006892 <_strtoul_l.constprop.0+0x86>
 8006838:	7828      	ldrb	r0, [r5, #0]
 800683a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800683e:	2858      	cmp	r0, #88	@ 0x58
 8006840:	d127      	bne.n	8006892 <_strtoul_l.constprop.0+0x86>
 8006842:	786c      	ldrb	r4, [r5, #1]
 8006844:	2310      	movs	r3, #16
 8006846:	3502      	adds	r5, #2
 8006848:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800684c:	2600      	movs	r6, #0
 800684e:	fbb8 f8f3 	udiv	r8, r8, r3
 8006852:	fb03 f908 	mul.w	r9, r3, r8
 8006856:	ea6f 0909 	mvn.w	r9, r9
 800685a:	4630      	mov	r0, r6
 800685c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8006860:	f1bc 0f09 	cmp.w	ip, #9
 8006864:	d81c      	bhi.n	80068a0 <_strtoul_l.constprop.0+0x94>
 8006866:	4664      	mov	r4, ip
 8006868:	42a3      	cmp	r3, r4
 800686a:	dd2a      	ble.n	80068c2 <_strtoul_l.constprop.0+0xb6>
 800686c:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8006870:	d007      	beq.n	8006882 <_strtoul_l.constprop.0+0x76>
 8006872:	4580      	cmp	r8, r0
 8006874:	d322      	bcc.n	80068bc <_strtoul_l.constprop.0+0xb0>
 8006876:	d101      	bne.n	800687c <_strtoul_l.constprop.0+0x70>
 8006878:	45a1      	cmp	r9, r4
 800687a:	db1f      	blt.n	80068bc <_strtoul_l.constprop.0+0xb0>
 800687c:	fb00 4003 	mla	r0, r0, r3, r4
 8006880:	2601      	movs	r6, #1
 8006882:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006886:	e7e9      	b.n	800685c <_strtoul_l.constprop.0+0x50>
 8006888:	2c2b      	cmp	r4, #43	@ 0x2b
 800688a:	bf04      	itt	eq
 800688c:	782c      	ldrbeq	r4, [r5, #0]
 800688e:	1c85      	addeq	r5, r0, #2
 8006890:	e7cd      	b.n	800682e <_strtoul_l.constprop.0+0x22>
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1d8      	bne.n	8006848 <_strtoul_l.constprop.0+0x3c>
 8006896:	2c30      	cmp	r4, #48	@ 0x30
 8006898:	bf0c      	ite	eq
 800689a:	2308      	moveq	r3, #8
 800689c:	230a      	movne	r3, #10
 800689e:	e7d3      	b.n	8006848 <_strtoul_l.constprop.0+0x3c>
 80068a0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80068a4:	f1bc 0f19 	cmp.w	ip, #25
 80068a8:	d801      	bhi.n	80068ae <_strtoul_l.constprop.0+0xa2>
 80068aa:	3c37      	subs	r4, #55	@ 0x37
 80068ac:	e7dc      	b.n	8006868 <_strtoul_l.constprop.0+0x5c>
 80068ae:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80068b2:	f1bc 0f19 	cmp.w	ip, #25
 80068b6:	d804      	bhi.n	80068c2 <_strtoul_l.constprop.0+0xb6>
 80068b8:	3c57      	subs	r4, #87	@ 0x57
 80068ba:	e7d5      	b.n	8006868 <_strtoul_l.constprop.0+0x5c>
 80068bc:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80068c0:	e7df      	b.n	8006882 <_strtoul_l.constprop.0+0x76>
 80068c2:	1c73      	adds	r3, r6, #1
 80068c4:	d106      	bne.n	80068d4 <_strtoul_l.constprop.0+0xc8>
 80068c6:	2322      	movs	r3, #34	@ 0x22
 80068c8:	f8ce 3000 	str.w	r3, [lr]
 80068cc:	4630      	mov	r0, r6
 80068ce:	b932      	cbnz	r2, 80068de <_strtoul_l.constprop.0+0xd2>
 80068d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068d4:	b107      	cbz	r7, 80068d8 <_strtoul_l.constprop.0+0xcc>
 80068d6:	4240      	negs	r0, r0
 80068d8:	2a00      	cmp	r2, #0
 80068da:	d0f9      	beq.n	80068d0 <_strtoul_l.constprop.0+0xc4>
 80068dc:	b106      	cbz	r6, 80068e0 <_strtoul_l.constprop.0+0xd4>
 80068de:	1e69      	subs	r1, r5, #1
 80068e0:	6011      	str	r1, [r2, #0]
 80068e2:	e7f5      	b.n	80068d0 <_strtoul_l.constprop.0+0xc4>
 80068e4:	0800bb3d 	.word	0x0800bb3d

080068e8 <_strtoul_r>:
 80068e8:	f7ff bf90 	b.w	800680c <_strtoul_l.constprop.0>

080068ec <strtoul>:
 80068ec:	4613      	mov	r3, r2
 80068ee:	460a      	mov	r2, r1
 80068f0:	4601      	mov	r1, r0
 80068f2:	4802      	ldr	r0, [pc, #8]	@ (80068fc <strtoul+0x10>)
 80068f4:	6800      	ldr	r0, [r0, #0]
 80068f6:	f7ff bf89 	b.w	800680c <_strtoul_l.constprop.0>
 80068fa:	bf00      	nop
 80068fc:	20000018 	.word	0x20000018

08006900 <__cvt>:
 8006900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006904:	ec57 6b10 	vmov	r6, r7, d0
 8006908:	2f00      	cmp	r7, #0
 800690a:	460c      	mov	r4, r1
 800690c:	4619      	mov	r1, r3
 800690e:	463b      	mov	r3, r7
 8006910:	bfbb      	ittet	lt
 8006912:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006916:	461f      	movlt	r7, r3
 8006918:	2300      	movge	r3, #0
 800691a:	232d      	movlt	r3, #45	@ 0x2d
 800691c:	700b      	strb	r3, [r1, #0]
 800691e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006920:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006924:	4691      	mov	r9, r2
 8006926:	f023 0820 	bic.w	r8, r3, #32
 800692a:	bfbc      	itt	lt
 800692c:	4632      	movlt	r2, r6
 800692e:	4616      	movlt	r6, r2
 8006930:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006934:	d005      	beq.n	8006942 <__cvt+0x42>
 8006936:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800693a:	d100      	bne.n	800693e <__cvt+0x3e>
 800693c:	3401      	adds	r4, #1
 800693e:	2102      	movs	r1, #2
 8006940:	e000      	b.n	8006944 <__cvt+0x44>
 8006942:	2103      	movs	r1, #3
 8006944:	ab03      	add	r3, sp, #12
 8006946:	9301      	str	r3, [sp, #4]
 8006948:	ab02      	add	r3, sp, #8
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	ec47 6b10 	vmov	d0, r6, r7
 8006950:	4653      	mov	r3, sl
 8006952:	4622      	mov	r2, r4
 8006954:	f001 fa10 	bl	8007d78 <_dtoa_r>
 8006958:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800695c:	4605      	mov	r5, r0
 800695e:	d119      	bne.n	8006994 <__cvt+0x94>
 8006960:	f019 0f01 	tst.w	r9, #1
 8006964:	d00e      	beq.n	8006984 <__cvt+0x84>
 8006966:	eb00 0904 	add.w	r9, r0, r4
 800696a:	2200      	movs	r2, #0
 800696c:	2300      	movs	r3, #0
 800696e:	4630      	mov	r0, r6
 8006970:	4639      	mov	r1, r7
 8006972:	f7fa f8b1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006976:	b108      	cbz	r0, 800697c <__cvt+0x7c>
 8006978:	f8cd 900c 	str.w	r9, [sp, #12]
 800697c:	2230      	movs	r2, #48	@ 0x30
 800697e:	9b03      	ldr	r3, [sp, #12]
 8006980:	454b      	cmp	r3, r9
 8006982:	d31e      	bcc.n	80069c2 <__cvt+0xc2>
 8006984:	9b03      	ldr	r3, [sp, #12]
 8006986:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006988:	1b5b      	subs	r3, r3, r5
 800698a:	4628      	mov	r0, r5
 800698c:	6013      	str	r3, [r2, #0]
 800698e:	b004      	add	sp, #16
 8006990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006994:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006998:	eb00 0904 	add.w	r9, r0, r4
 800699c:	d1e5      	bne.n	800696a <__cvt+0x6a>
 800699e:	7803      	ldrb	r3, [r0, #0]
 80069a0:	2b30      	cmp	r3, #48	@ 0x30
 80069a2:	d10a      	bne.n	80069ba <__cvt+0xba>
 80069a4:	2200      	movs	r2, #0
 80069a6:	2300      	movs	r3, #0
 80069a8:	4630      	mov	r0, r6
 80069aa:	4639      	mov	r1, r7
 80069ac:	f7fa f894 	bl	8000ad8 <__aeabi_dcmpeq>
 80069b0:	b918      	cbnz	r0, 80069ba <__cvt+0xba>
 80069b2:	f1c4 0401 	rsb	r4, r4, #1
 80069b6:	f8ca 4000 	str.w	r4, [sl]
 80069ba:	f8da 3000 	ldr.w	r3, [sl]
 80069be:	4499      	add	r9, r3
 80069c0:	e7d3      	b.n	800696a <__cvt+0x6a>
 80069c2:	1c59      	adds	r1, r3, #1
 80069c4:	9103      	str	r1, [sp, #12]
 80069c6:	701a      	strb	r2, [r3, #0]
 80069c8:	e7d9      	b.n	800697e <__cvt+0x7e>

080069ca <__exponent>:
 80069ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069cc:	2900      	cmp	r1, #0
 80069ce:	bfba      	itte	lt
 80069d0:	4249      	neglt	r1, r1
 80069d2:	232d      	movlt	r3, #45	@ 0x2d
 80069d4:	232b      	movge	r3, #43	@ 0x2b
 80069d6:	2909      	cmp	r1, #9
 80069d8:	7002      	strb	r2, [r0, #0]
 80069da:	7043      	strb	r3, [r0, #1]
 80069dc:	dd29      	ble.n	8006a32 <__exponent+0x68>
 80069de:	f10d 0307 	add.w	r3, sp, #7
 80069e2:	461d      	mov	r5, r3
 80069e4:	270a      	movs	r7, #10
 80069e6:	461a      	mov	r2, r3
 80069e8:	fbb1 f6f7 	udiv	r6, r1, r7
 80069ec:	fb07 1416 	mls	r4, r7, r6, r1
 80069f0:	3430      	adds	r4, #48	@ 0x30
 80069f2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80069f6:	460c      	mov	r4, r1
 80069f8:	2c63      	cmp	r4, #99	@ 0x63
 80069fa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80069fe:	4631      	mov	r1, r6
 8006a00:	dcf1      	bgt.n	80069e6 <__exponent+0x1c>
 8006a02:	3130      	adds	r1, #48	@ 0x30
 8006a04:	1e94      	subs	r4, r2, #2
 8006a06:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a0a:	1c41      	adds	r1, r0, #1
 8006a0c:	4623      	mov	r3, r4
 8006a0e:	42ab      	cmp	r3, r5
 8006a10:	d30a      	bcc.n	8006a28 <__exponent+0x5e>
 8006a12:	f10d 0309 	add.w	r3, sp, #9
 8006a16:	1a9b      	subs	r3, r3, r2
 8006a18:	42ac      	cmp	r4, r5
 8006a1a:	bf88      	it	hi
 8006a1c:	2300      	movhi	r3, #0
 8006a1e:	3302      	adds	r3, #2
 8006a20:	4403      	add	r3, r0
 8006a22:	1a18      	subs	r0, r3, r0
 8006a24:	b003      	add	sp, #12
 8006a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a28:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a2c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a30:	e7ed      	b.n	8006a0e <__exponent+0x44>
 8006a32:	2330      	movs	r3, #48	@ 0x30
 8006a34:	3130      	adds	r1, #48	@ 0x30
 8006a36:	7083      	strb	r3, [r0, #2]
 8006a38:	70c1      	strb	r1, [r0, #3]
 8006a3a:	1d03      	adds	r3, r0, #4
 8006a3c:	e7f1      	b.n	8006a22 <__exponent+0x58>
	...

08006a40 <_printf_float>:
 8006a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a44:	b08d      	sub	sp, #52	@ 0x34
 8006a46:	460c      	mov	r4, r1
 8006a48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006a4c:	4616      	mov	r6, r2
 8006a4e:	461f      	mov	r7, r3
 8006a50:	4605      	mov	r5, r0
 8006a52:	f001 f889 	bl	8007b68 <_localeconv_r>
 8006a56:	6803      	ldr	r3, [r0, #0]
 8006a58:	9304      	str	r3, [sp, #16]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7f9 fc10 	bl	8000280 <strlen>
 8006a60:	2300      	movs	r3, #0
 8006a62:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a64:	f8d8 3000 	ldr.w	r3, [r8]
 8006a68:	9005      	str	r0, [sp, #20]
 8006a6a:	3307      	adds	r3, #7
 8006a6c:	f023 0307 	bic.w	r3, r3, #7
 8006a70:	f103 0208 	add.w	r2, r3, #8
 8006a74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a78:	f8d4 b000 	ldr.w	fp, [r4]
 8006a7c:	f8c8 2000 	str.w	r2, [r8]
 8006a80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a88:	9307      	str	r3, [sp, #28]
 8006a8a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a96:	4b9c      	ldr	r3, [pc, #624]	@ (8006d08 <_printf_float+0x2c8>)
 8006a98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a9c:	f7fa f84e 	bl	8000b3c <__aeabi_dcmpun>
 8006aa0:	bb70      	cbnz	r0, 8006b00 <_printf_float+0xc0>
 8006aa2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aa6:	4b98      	ldr	r3, [pc, #608]	@ (8006d08 <_printf_float+0x2c8>)
 8006aa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006aac:	f7fa f828 	bl	8000b00 <__aeabi_dcmple>
 8006ab0:	bb30      	cbnz	r0, 8006b00 <_printf_float+0xc0>
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	4640      	mov	r0, r8
 8006ab8:	4649      	mov	r1, r9
 8006aba:	f7fa f817 	bl	8000aec <__aeabi_dcmplt>
 8006abe:	b110      	cbz	r0, 8006ac6 <_printf_float+0x86>
 8006ac0:	232d      	movs	r3, #45	@ 0x2d
 8006ac2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ac6:	4a91      	ldr	r2, [pc, #580]	@ (8006d0c <_printf_float+0x2cc>)
 8006ac8:	4b91      	ldr	r3, [pc, #580]	@ (8006d10 <_printf_float+0x2d0>)
 8006aca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006ace:	bf94      	ite	ls
 8006ad0:	4690      	movls	r8, r2
 8006ad2:	4698      	movhi	r8, r3
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	6123      	str	r3, [r4, #16]
 8006ad8:	f02b 0304 	bic.w	r3, fp, #4
 8006adc:	6023      	str	r3, [r4, #0]
 8006ade:	f04f 0900 	mov.w	r9, #0
 8006ae2:	9700      	str	r7, [sp, #0]
 8006ae4:	4633      	mov	r3, r6
 8006ae6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006ae8:	4621      	mov	r1, r4
 8006aea:	4628      	mov	r0, r5
 8006aec:	f000 f9d2 	bl	8006e94 <_printf_common>
 8006af0:	3001      	adds	r0, #1
 8006af2:	f040 808d 	bne.w	8006c10 <_printf_float+0x1d0>
 8006af6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006afa:	b00d      	add	sp, #52	@ 0x34
 8006afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b00:	4642      	mov	r2, r8
 8006b02:	464b      	mov	r3, r9
 8006b04:	4640      	mov	r0, r8
 8006b06:	4649      	mov	r1, r9
 8006b08:	f7fa f818 	bl	8000b3c <__aeabi_dcmpun>
 8006b0c:	b140      	cbz	r0, 8006b20 <_printf_float+0xe0>
 8006b0e:	464b      	mov	r3, r9
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	bfbc      	itt	lt
 8006b14:	232d      	movlt	r3, #45	@ 0x2d
 8006b16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006b1a:	4a7e      	ldr	r2, [pc, #504]	@ (8006d14 <_printf_float+0x2d4>)
 8006b1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006d18 <_printf_float+0x2d8>)
 8006b1e:	e7d4      	b.n	8006aca <_printf_float+0x8a>
 8006b20:	6863      	ldr	r3, [r4, #4]
 8006b22:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006b26:	9206      	str	r2, [sp, #24]
 8006b28:	1c5a      	adds	r2, r3, #1
 8006b2a:	d13b      	bne.n	8006ba4 <_printf_float+0x164>
 8006b2c:	2306      	movs	r3, #6
 8006b2e:	6063      	str	r3, [r4, #4]
 8006b30:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006b34:	2300      	movs	r3, #0
 8006b36:	6022      	str	r2, [r4, #0]
 8006b38:	9303      	str	r3, [sp, #12]
 8006b3a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006b3c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006b40:	ab09      	add	r3, sp, #36	@ 0x24
 8006b42:	9300      	str	r3, [sp, #0]
 8006b44:	6861      	ldr	r1, [r4, #4]
 8006b46:	ec49 8b10 	vmov	d0, r8, r9
 8006b4a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006b4e:	4628      	mov	r0, r5
 8006b50:	f7ff fed6 	bl	8006900 <__cvt>
 8006b54:	9b06      	ldr	r3, [sp, #24]
 8006b56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b58:	2b47      	cmp	r3, #71	@ 0x47
 8006b5a:	4680      	mov	r8, r0
 8006b5c:	d129      	bne.n	8006bb2 <_printf_float+0x172>
 8006b5e:	1cc8      	adds	r0, r1, #3
 8006b60:	db02      	blt.n	8006b68 <_printf_float+0x128>
 8006b62:	6863      	ldr	r3, [r4, #4]
 8006b64:	4299      	cmp	r1, r3
 8006b66:	dd41      	ble.n	8006bec <_printf_float+0x1ac>
 8006b68:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b6c:	fa5f fa8a 	uxtb.w	sl, sl
 8006b70:	3901      	subs	r1, #1
 8006b72:	4652      	mov	r2, sl
 8006b74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006b78:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b7a:	f7ff ff26 	bl	80069ca <__exponent>
 8006b7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b80:	1813      	adds	r3, r2, r0
 8006b82:	2a01      	cmp	r2, #1
 8006b84:	4681      	mov	r9, r0
 8006b86:	6123      	str	r3, [r4, #16]
 8006b88:	dc02      	bgt.n	8006b90 <_printf_float+0x150>
 8006b8a:	6822      	ldr	r2, [r4, #0]
 8006b8c:	07d2      	lsls	r2, r2, #31
 8006b8e:	d501      	bpl.n	8006b94 <_printf_float+0x154>
 8006b90:	3301      	adds	r3, #1
 8006b92:	6123      	str	r3, [r4, #16]
 8006b94:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d0a2      	beq.n	8006ae2 <_printf_float+0xa2>
 8006b9c:	232d      	movs	r3, #45	@ 0x2d
 8006b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ba2:	e79e      	b.n	8006ae2 <_printf_float+0xa2>
 8006ba4:	9a06      	ldr	r2, [sp, #24]
 8006ba6:	2a47      	cmp	r2, #71	@ 0x47
 8006ba8:	d1c2      	bne.n	8006b30 <_printf_float+0xf0>
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1c0      	bne.n	8006b30 <_printf_float+0xf0>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e7bd      	b.n	8006b2e <_printf_float+0xee>
 8006bb2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006bb6:	d9db      	bls.n	8006b70 <_printf_float+0x130>
 8006bb8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006bbc:	d118      	bne.n	8006bf0 <_printf_float+0x1b0>
 8006bbe:	2900      	cmp	r1, #0
 8006bc0:	6863      	ldr	r3, [r4, #4]
 8006bc2:	dd0b      	ble.n	8006bdc <_printf_float+0x19c>
 8006bc4:	6121      	str	r1, [r4, #16]
 8006bc6:	b913      	cbnz	r3, 8006bce <_printf_float+0x18e>
 8006bc8:	6822      	ldr	r2, [r4, #0]
 8006bca:	07d0      	lsls	r0, r2, #31
 8006bcc:	d502      	bpl.n	8006bd4 <_printf_float+0x194>
 8006bce:	3301      	adds	r3, #1
 8006bd0:	440b      	add	r3, r1
 8006bd2:	6123      	str	r3, [r4, #16]
 8006bd4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006bd6:	f04f 0900 	mov.w	r9, #0
 8006bda:	e7db      	b.n	8006b94 <_printf_float+0x154>
 8006bdc:	b913      	cbnz	r3, 8006be4 <_printf_float+0x1a4>
 8006bde:	6822      	ldr	r2, [r4, #0]
 8006be0:	07d2      	lsls	r2, r2, #31
 8006be2:	d501      	bpl.n	8006be8 <_printf_float+0x1a8>
 8006be4:	3302      	adds	r3, #2
 8006be6:	e7f4      	b.n	8006bd2 <_printf_float+0x192>
 8006be8:	2301      	movs	r3, #1
 8006bea:	e7f2      	b.n	8006bd2 <_printf_float+0x192>
 8006bec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006bf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bf2:	4299      	cmp	r1, r3
 8006bf4:	db05      	blt.n	8006c02 <_printf_float+0x1c2>
 8006bf6:	6823      	ldr	r3, [r4, #0]
 8006bf8:	6121      	str	r1, [r4, #16]
 8006bfa:	07d8      	lsls	r0, r3, #31
 8006bfc:	d5ea      	bpl.n	8006bd4 <_printf_float+0x194>
 8006bfe:	1c4b      	adds	r3, r1, #1
 8006c00:	e7e7      	b.n	8006bd2 <_printf_float+0x192>
 8006c02:	2900      	cmp	r1, #0
 8006c04:	bfd4      	ite	le
 8006c06:	f1c1 0202 	rsble	r2, r1, #2
 8006c0a:	2201      	movgt	r2, #1
 8006c0c:	4413      	add	r3, r2
 8006c0e:	e7e0      	b.n	8006bd2 <_printf_float+0x192>
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	055a      	lsls	r2, r3, #21
 8006c14:	d407      	bmi.n	8006c26 <_printf_float+0x1e6>
 8006c16:	6923      	ldr	r3, [r4, #16]
 8006c18:	4642      	mov	r2, r8
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	47b8      	blx	r7
 8006c20:	3001      	adds	r0, #1
 8006c22:	d12b      	bne.n	8006c7c <_printf_float+0x23c>
 8006c24:	e767      	b.n	8006af6 <_printf_float+0xb6>
 8006c26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c2a:	f240 80dd 	bls.w	8006de8 <_printf_float+0x3a8>
 8006c2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c32:	2200      	movs	r2, #0
 8006c34:	2300      	movs	r3, #0
 8006c36:	f7f9 ff4f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d033      	beq.n	8006ca6 <_printf_float+0x266>
 8006c3e:	4a37      	ldr	r2, [pc, #220]	@ (8006d1c <_printf_float+0x2dc>)
 8006c40:	2301      	movs	r3, #1
 8006c42:	4631      	mov	r1, r6
 8006c44:	4628      	mov	r0, r5
 8006c46:	47b8      	blx	r7
 8006c48:	3001      	adds	r0, #1
 8006c4a:	f43f af54 	beq.w	8006af6 <_printf_float+0xb6>
 8006c4e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006c52:	4543      	cmp	r3, r8
 8006c54:	db02      	blt.n	8006c5c <_printf_float+0x21c>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	07d8      	lsls	r0, r3, #31
 8006c5a:	d50f      	bpl.n	8006c7c <_printf_float+0x23c>
 8006c5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c60:	4631      	mov	r1, r6
 8006c62:	4628      	mov	r0, r5
 8006c64:	47b8      	blx	r7
 8006c66:	3001      	adds	r0, #1
 8006c68:	f43f af45 	beq.w	8006af6 <_printf_float+0xb6>
 8006c6c:	f04f 0900 	mov.w	r9, #0
 8006c70:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006c74:	f104 0a1a 	add.w	sl, r4, #26
 8006c78:	45c8      	cmp	r8, r9
 8006c7a:	dc09      	bgt.n	8006c90 <_printf_float+0x250>
 8006c7c:	6823      	ldr	r3, [r4, #0]
 8006c7e:	079b      	lsls	r3, r3, #30
 8006c80:	f100 8103 	bmi.w	8006e8a <_printf_float+0x44a>
 8006c84:	68e0      	ldr	r0, [r4, #12]
 8006c86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c88:	4298      	cmp	r0, r3
 8006c8a:	bfb8      	it	lt
 8006c8c:	4618      	movlt	r0, r3
 8006c8e:	e734      	b.n	8006afa <_printf_float+0xba>
 8006c90:	2301      	movs	r3, #1
 8006c92:	4652      	mov	r2, sl
 8006c94:	4631      	mov	r1, r6
 8006c96:	4628      	mov	r0, r5
 8006c98:	47b8      	blx	r7
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	f43f af2b 	beq.w	8006af6 <_printf_float+0xb6>
 8006ca0:	f109 0901 	add.w	r9, r9, #1
 8006ca4:	e7e8      	b.n	8006c78 <_printf_float+0x238>
 8006ca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	dc39      	bgt.n	8006d20 <_printf_float+0x2e0>
 8006cac:	4a1b      	ldr	r2, [pc, #108]	@ (8006d1c <_printf_float+0x2dc>)
 8006cae:	2301      	movs	r3, #1
 8006cb0:	4631      	mov	r1, r6
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	47b8      	blx	r7
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	f43f af1d 	beq.w	8006af6 <_printf_float+0xb6>
 8006cbc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006cc0:	ea59 0303 	orrs.w	r3, r9, r3
 8006cc4:	d102      	bne.n	8006ccc <_printf_float+0x28c>
 8006cc6:	6823      	ldr	r3, [r4, #0]
 8006cc8:	07d9      	lsls	r1, r3, #31
 8006cca:	d5d7      	bpl.n	8006c7c <_printf_float+0x23c>
 8006ccc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cd0:	4631      	mov	r1, r6
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	47b8      	blx	r7
 8006cd6:	3001      	adds	r0, #1
 8006cd8:	f43f af0d 	beq.w	8006af6 <_printf_float+0xb6>
 8006cdc:	f04f 0a00 	mov.w	sl, #0
 8006ce0:	f104 0b1a 	add.w	fp, r4, #26
 8006ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce6:	425b      	negs	r3, r3
 8006ce8:	4553      	cmp	r3, sl
 8006cea:	dc01      	bgt.n	8006cf0 <_printf_float+0x2b0>
 8006cec:	464b      	mov	r3, r9
 8006cee:	e793      	b.n	8006c18 <_printf_float+0x1d8>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	465a      	mov	r2, fp
 8006cf4:	4631      	mov	r1, r6
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	47b8      	blx	r7
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	f43f aefb 	beq.w	8006af6 <_printf_float+0xb6>
 8006d00:	f10a 0a01 	add.w	sl, sl, #1
 8006d04:	e7ee      	b.n	8006ce4 <_printf_float+0x2a4>
 8006d06:	bf00      	nop
 8006d08:	7fefffff 	.word	0x7fefffff
 8006d0c:	0800bc3d 	.word	0x0800bc3d
 8006d10:	0800bc41 	.word	0x0800bc41
 8006d14:	0800bc45 	.word	0x0800bc45
 8006d18:	0800bc49 	.word	0x0800bc49
 8006d1c:	0800bed7 	.word	0x0800bed7
 8006d20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d22:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d26:	4553      	cmp	r3, sl
 8006d28:	bfa8      	it	ge
 8006d2a:	4653      	movge	r3, sl
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	4699      	mov	r9, r3
 8006d30:	dc36      	bgt.n	8006da0 <_printf_float+0x360>
 8006d32:	f04f 0b00 	mov.w	fp, #0
 8006d36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d3a:	f104 021a 	add.w	r2, r4, #26
 8006d3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d40:	9306      	str	r3, [sp, #24]
 8006d42:	eba3 0309 	sub.w	r3, r3, r9
 8006d46:	455b      	cmp	r3, fp
 8006d48:	dc31      	bgt.n	8006dae <_printf_float+0x36e>
 8006d4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d4c:	459a      	cmp	sl, r3
 8006d4e:	dc3a      	bgt.n	8006dc6 <_printf_float+0x386>
 8006d50:	6823      	ldr	r3, [r4, #0]
 8006d52:	07da      	lsls	r2, r3, #31
 8006d54:	d437      	bmi.n	8006dc6 <_printf_float+0x386>
 8006d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d58:	ebaa 0903 	sub.w	r9, sl, r3
 8006d5c:	9b06      	ldr	r3, [sp, #24]
 8006d5e:	ebaa 0303 	sub.w	r3, sl, r3
 8006d62:	4599      	cmp	r9, r3
 8006d64:	bfa8      	it	ge
 8006d66:	4699      	movge	r9, r3
 8006d68:	f1b9 0f00 	cmp.w	r9, #0
 8006d6c:	dc33      	bgt.n	8006dd6 <_printf_float+0x396>
 8006d6e:	f04f 0800 	mov.w	r8, #0
 8006d72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d76:	f104 0b1a 	add.w	fp, r4, #26
 8006d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d7c:	ebaa 0303 	sub.w	r3, sl, r3
 8006d80:	eba3 0309 	sub.w	r3, r3, r9
 8006d84:	4543      	cmp	r3, r8
 8006d86:	f77f af79 	ble.w	8006c7c <_printf_float+0x23c>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	465a      	mov	r2, fp
 8006d8e:	4631      	mov	r1, r6
 8006d90:	4628      	mov	r0, r5
 8006d92:	47b8      	blx	r7
 8006d94:	3001      	adds	r0, #1
 8006d96:	f43f aeae 	beq.w	8006af6 <_printf_float+0xb6>
 8006d9a:	f108 0801 	add.w	r8, r8, #1
 8006d9e:	e7ec      	b.n	8006d7a <_printf_float+0x33a>
 8006da0:	4642      	mov	r2, r8
 8006da2:	4631      	mov	r1, r6
 8006da4:	4628      	mov	r0, r5
 8006da6:	47b8      	blx	r7
 8006da8:	3001      	adds	r0, #1
 8006daa:	d1c2      	bne.n	8006d32 <_printf_float+0x2f2>
 8006dac:	e6a3      	b.n	8006af6 <_printf_float+0xb6>
 8006dae:	2301      	movs	r3, #1
 8006db0:	4631      	mov	r1, r6
 8006db2:	4628      	mov	r0, r5
 8006db4:	9206      	str	r2, [sp, #24]
 8006db6:	47b8      	blx	r7
 8006db8:	3001      	adds	r0, #1
 8006dba:	f43f ae9c 	beq.w	8006af6 <_printf_float+0xb6>
 8006dbe:	9a06      	ldr	r2, [sp, #24]
 8006dc0:	f10b 0b01 	add.w	fp, fp, #1
 8006dc4:	e7bb      	b.n	8006d3e <_printf_float+0x2fe>
 8006dc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	d1c0      	bne.n	8006d56 <_printf_float+0x316>
 8006dd4:	e68f      	b.n	8006af6 <_printf_float+0xb6>
 8006dd6:	9a06      	ldr	r2, [sp, #24]
 8006dd8:	464b      	mov	r3, r9
 8006dda:	4442      	add	r2, r8
 8006ddc:	4631      	mov	r1, r6
 8006dde:	4628      	mov	r0, r5
 8006de0:	47b8      	blx	r7
 8006de2:	3001      	adds	r0, #1
 8006de4:	d1c3      	bne.n	8006d6e <_printf_float+0x32e>
 8006de6:	e686      	b.n	8006af6 <_printf_float+0xb6>
 8006de8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006dec:	f1ba 0f01 	cmp.w	sl, #1
 8006df0:	dc01      	bgt.n	8006df6 <_printf_float+0x3b6>
 8006df2:	07db      	lsls	r3, r3, #31
 8006df4:	d536      	bpl.n	8006e64 <_printf_float+0x424>
 8006df6:	2301      	movs	r3, #1
 8006df8:	4642      	mov	r2, r8
 8006dfa:	4631      	mov	r1, r6
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	47b8      	blx	r7
 8006e00:	3001      	adds	r0, #1
 8006e02:	f43f ae78 	beq.w	8006af6 <_printf_float+0xb6>
 8006e06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e0a:	4631      	mov	r1, r6
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	47b8      	blx	r7
 8006e10:	3001      	adds	r0, #1
 8006e12:	f43f ae70 	beq.w	8006af6 <_printf_float+0xb6>
 8006e16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006e22:	f7f9 fe59 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e26:	b9c0      	cbnz	r0, 8006e5a <_printf_float+0x41a>
 8006e28:	4653      	mov	r3, sl
 8006e2a:	f108 0201 	add.w	r2, r8, #1
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	d10c      	bne.n	8006e52 <_printf_float+0x412>
 8006e38:	e65d      	b.n	8006af6 <_printf_float+0xb6>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	465a      	mov	r2, fp
 8006e3e:	4631      	mov	r1, r6
 8006e40:	4628      	mov	r0, r5
 8006e42:	47b8      	blx	r7
 8006e44:	3001      	adds	r0, #1
 8006e46:	f43f ae56 	beq.w	8006af6 <_printf_float+0xb6>
 8006e4a:	f108 0801 	add.w	r8, r8, #1
 8006e4e:	45d0      	cmp	r8, sl
 8006e50:	dbf3      	blt.n	8006e3a <_printf_float+0x3fa>
 8006e52:	464b      	mov	r3, r9
 8006e54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006e58:	e6df      	b.n	8006c1a <_printf_float+0x1da>
 8006e5a:	f04f 0800 	mov.w	r8, #0
 8006e5e:	f104 0b1a 	add.w	fp, r4, #26
 8006e62:	e7f4      	b.n	8006e4e <_printf_float+0x40e>
 8006e64:	2301      	movs	r3, #1
 8006e66:	4642      	mov	r2, r8
 8006e68:	e7e1      	b.n	8006e2e <_printf_float+0x3ee>
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	464a      	mov	r2, r9
 8006e6e:	4631      	mov	r1, r6
 8006e70:	4628      	mov	r0, r5
 8006e72:	47b8      	blx	r7
 8006e74:	3001      	adds	r0, #1
 8006e76:	f43f ae3e 	beq.w	8006af6 <_printf_float+0xb6>
 8006e7a:	f108 0801 	add.w	r8, r8, #1
 8006e7e:	68e3      	ldr	r3, [r4, #12]
 8006e80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e82:	1a5b      	subs	r3, r3, r1
 8006e84:	4543      	cmp	r3, r8
 8006e86:	dcf0      	bgt.n	8006e6a <_printf_float+0x42a>
 8006e88:	e6fc      	b.n	8006c84 <_printf_float+0x244>
 8006e8a:	f04f 0800 	mov.w	r8, #0
 8006e8e:	f104 0919 	add.w	r9, r4, #25
 8006e92:	e7f4      	b.n	8006e7e <_printf_float+0x43e>

08006e94 <_printf_common>:
 8006e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e98:	4616      	mov	r6, r2
 8006e9a:	4698      	mov	r8, r3
 8006e9c:	688a      	ldr	r2, [r1, #8]
 8006e9e:	690b      	ldr	r3, [r1, #16]
 8006ea0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	bfb8      	it	lt
 8006ea8:	4613      	movlt	r3, r2
 8006eaa:	6033      	str	r3, [r6, #0]
 8006eac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	b10a      	cbz	r2, 8006eba <_printf_common+0x26>
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	6033      	str	r3, [r6, #0]
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	0699      	lsls	r1, r3, #26
 8006ebe:	bf42      	ittt	mi
 8006ec0:	6833      	ldrmi	r3, [r6, #0]
 8006ec2:	3302      	addmi	r3, #2
 8006ec4:	6033      	strmi	r3, [r6, #0]
 8006ec6:	6825      	ldr	r5, [r4, #0]
 8006ec8:	f015 0506 	ands.w	r5, r5, #6
 8006ecc:	d106      	bne.n	8006edc <_printf_common+0x48>
 8006ece:	f104 0a19 	add.w	sl, r4, #25
 8006ed2:	68e3      	ldr	r3, [r4, #12]
 8006ed4:	6832      	ldr	r2, [r6, #0]
 8006ed6:	1a9b      	subs	r3, r3, r2
 8006ed8:	42ab      	cmp	r3, r5
 8006eda:	dc26      	bgt.n	8006f2a <_printf_common+0x96>
 8006edc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ee0:	6822      	ldr	r2, [r4, #0]
 8006ee2:	3b00      	subs	r3, #0
 8006ee4:	bf18      	it	ne
 8006ee6:	2301      	movne	r3, #1
 8006ee8:	0692      	lsls	r2, r2, #26
 8006eea:	d42b      	bmi.n	8006f44 <_printf_common+0xb0>
 8006eec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ef0:	4641      	mov	r1, r8
 8006ef2:	4638      	mov	r0, r7
 8006ef4:	47c8      	blx	r9
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	d01e      	beq.n	8006f38 <_printf_common+0xa4>
 8006efa:	6823      	ldr	r3, [r4, #0]
 8006efc:	6922      	ldr	r2, [r4, #16]
 8006efe:	f003 0306 	and.w	r3, r3, #6
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	bf02      	ittt	eq
 8006f06:	68e5      	ldreq	r5, [r4, #12]
 8006f08:	6833      	ldreq	r3, [r6, #0]
 8006f0a:	1aed      	subeq	r5, r5, r3
 8006f0c:	68a3      	ldr	r3, [r4, #8]
 8006f0e:	bf0c      	ite	eq
 8006f10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f14:	2500      	movne	r5, #0
 8006f16:	4293      	cmp	r3, r2
 8006f18:	bfc4      	itt	gt
 8006f1a:	1a9b      	subgt	r3, r3, r2
 8006f1c:	18ed      	addgt	r5, r5, r3
 8006f1e:	2600      	movs	r6, #0
 8006f20:	341a      	adds	r4, #26
 8006f22:	42b5      	cmp	r5, r6
 8006f24:	d11a      	bne.n	8006f5c <_printf_common+0xc8>
 8006f26:	2000      	movs	r0, #0
 8006f28:	e008      	b.n	8006f3c <_printf_common+0xa8>
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4652      	mov	r2, sl
 8006f2e:	4641      	mov	r1, r8
 8006f30:	4638      	mov	r0, r7
 8006f32:	47c8      	blx	r9
 8006f34:	3001      	adds	r0, #1
 8006f36:	d103      	bne.n	8006f40 <_printf_common+0xac>
 8006f38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f40:	3501      	adds	r5, #1
 8006f42:	e7c6      	b.n	8006ed2 <_printf_common+0x3e>
 8006f44:	18e1      	adds	r1, r4, r3
 8006f46:	1c5a      	adds	r2, r3, #1
 8006f48:	2030      	movs	r0, #48	@ 0x30
 8006f4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f4e:	4422      	add	r2, r4
 8006f50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f58:	3302      	adds	r3, #2
 8006f5a:	e7c7      	b.n	8006eec <_printf_common+0x58>
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	4622      	mov	r2, r4
 8006f60:	4641      	mov	r1, r8
 8006f62:	4638      	mov	r0, r7
 8006f64:	47c8      	blx	r9
 8006f66:	3001      	adds	r0, #1
 8006f68:	d0e6      	beq.n	8006f38 <_printf_common+0xa4>
 8006f6a:	3601      	adds	r6, #1
 8006f6c:	e7d9      	b.n	8006f22 <_printf_common+0x8e>
	...

08006f70 <_printf_i>:
 8006f70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f74:	7e0f      	ldrb	r7, [r1, #24]
 8006f76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f78:	2f78      	cmp	r7, #120	@ 0x78
 8006f7a:	4691      	mov	r9, r2
 8006f7c:	4680      	mov	r8, r0
 8006f7e:	460c      	mov	r4, r1
 8006f80:	469a      	mov	sl, r3
 8006f82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f86:	d807      	bhi.n	8006f98 <_printf_i+0x28>
 8006f88:	2f62      	cmp	r7, #98	@ 0x62
 8006f8a:	d80a      	bhi.n	8006fa2 <_printf_i+0x32>
 8006f8c:	2f00      	cmp	r7, #0
 8006f8e:	f000 80d2 	beq.w	8007136 <_printf_i+0x1c6>
 8006f92:	2f58      	cmp	r7, #88	@ 0x58
 8006f94:	f000 80b9 	beq.w	800710a <_printf_i+0x19a>
 8006f98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006fa0:	e03a      	b.n	8007018 <_printf_i+0xa8>
 8006fa2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006fa6:	2b15      	cmp	r3, #21
 8006fa8:	d8f6      	bhi.n	8006f98 <_printf_i+0x28>
 8006faa:	a101      	add	r1, pc, #4	@ (adr r1, 8006fb0 <_printf_i+0x40>)
 8006fac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006fb0:	08007009 	.word	0x08007009
 8006fb4:	0800701d 	.word	0x0800701d
 8006fb8:	08006f99 	.word	0x08006f99
 8006fbc:	08006f99 	.word	0x08006f99
 8006fc0:	08006f99 	.word	0x08006f99
 8006fc4:	08006f99 	.word	0x08006f99
 8006fc8:	0800701d 	.word	0x0800701d
 8006fcc:	08006f99 	.word	0x08006f99
 8006fd0:	08006f99 	.word	0x08006f99
 8006fd4:	08006f99 	.word	0x08006f99
 8006fd8:	08006f99 	.word	0x08006f99
 8006fdc:	0800711d 	.word	0x0800711d
 8006fe0:	08007047 	.word	0x08007047
 8006fe4:	080070d7 	.word	0x080070d7
 8006fe8:	08006f99 	.word	0x08006f99
 8006fec:	08006f99 	.word	0x08006f99
 8006ff0:	0800713f 	.word	0x0800713f
 8006ff4:	08006f99 	.word	0x08006f99
 8006ff8:	08007047 	.word	0x08007047
 8006ffc:	08006f99 	.word	0x08006f99
 8007000:	08006f99 	.word	0x08006f99
 8007004:	080070df 	.word	0x080070df
 8007008:	6833      	ldr	r3, [r6, #0]
 800700a:	1d1a      	adds	r2, r3, #4
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	6032      	str	r2, [r6, #0]
 8007010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007014:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007018:	2301      	movs	r3, #1
 800701a:	e09d      	b.n	8007158 <_printf_i+0x1e8>
 800701c:	6833      	ldr	r3, [r6, #0]
 800701e:	6820      	ldr	r0, [r4, #0]
 8007020:	1d19      	adds	r1, r3, #4
 8007022:	6031      	str	r1, [r6, #0]
 8007024:	0606      	lsls	r6, r0, #24
 8007026:	d501      	bpl.n	800702c <_printf_i+0xbc>
 8007028:	681d      	ldr	r5, [r3, #0]
 800702a:	e003      	b.n	8007034 <_printf_i+0xc4>
 800702c:	0645      	lsls	r5, r0, #25
 800702e:	d5fb      	bpl.n	8007028 <_printf_i+0xb8>
 8007030:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007034:	2d00      	cmp	r5, #0
 8007036:	da03      	bge.n	8007040 <_printf_i+0xd0>
 8007038:	232d      	movs	r3, #45	@ 0x2d
 800703a:	426d      	negs	r5, r5
 800703c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007040:	4859      	ldr	r0, [pc, #356]	@ (80071a8 <_printf_i+0x238>)
 8007042:	230a      	movs	r3, #10
 8007044:	e011      	b.n	800706a <_printf_i+0xfa>
 8007046:	6821      	ldr	r1, [r4, #0]
 8007048:	6833      	ldr	r3, [r6, #0]
 800704a:	0608      	lsls	r0, r1, #24
 800704c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007050:	d402      	bmi.n	8007058 <_printf_i+0xe8>
 8007052:	0649      	lsls	r1, r1, #25
 8007054:	bf48      	it	mi
 8007056:	b2ad      	uxthmi	r5, r5
 8007058:	2f6f      	cmp	r7, #111	@ 0x6f
 800705a:	4853      	ldr	r0, [pc, #332]	@ (80071a8 <_printf_i+0x238>)
 800705c:	6033      	str	r3, [r6, #0]
 800705e:	bf14      	ite	ne
 8007060:	230a      	movne	r3, #10
 8007062:	2308      	moveq	r3, #8
 8007064:	2100      	movs	r1, #0
 8007066:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800706a:	6866      	ldr	r6, [r4, #4]
 800706c:	60a6      	str	r6, [r4, #8]
 800706e:	2e00      	cmp	r6, #0
 8007070:	bfa2      	ittt	ge
 8007072:	6821      	ldrge	r1, [r4, #0]
 8007074:	f021 0104 	bicge.w	r1, r1, #4
 8007078:	6021      	strge	r1, [r4, #0]
 800707a:	b90d      	cbnz	r5, 8007080 <_printf_i+0x110>
 800707c:	2e00      	cmp	r6, #0
 800707e:	d04b      	beq.n	8007118 <_printf_i+0x1a8>
 8007080:	4616      	mov	r6, r2
 8007082:	fbb5 f1f3 	udiv	r1, r5, r3
 8007086:	fb03 5711 	mls	r7, r3, r1, r5
 800708a:	5dc7      	ldrb	r7, [r0, r7]
 800708c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007090:	462f      	mov	r7, r5
 8007092:	42bb      	cmp	r3, r7
 8007094:	460d      	mov	r5, r1
 8007096:	d9f4      	bls.n	8007082 <_printf_i+0x112>
 8007098:	2b08      	cmp	r3, #8
 800709a:	d10b      	bne.n	80070b4 <_printf_i+0x144>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	07df      	lsls	r7, r3, #31
 80070a0:	d508      	bpl.n	80070b4 <_printf_i+0x144>
 80070a2:	6923      	ldr	r3, [r4, #16]
 80070a4:	6861      	ldr	r1, [r4, #4]
 80070a6:	4299      	cmp	r1, r3
 80070a8:	bfde      	ittt	le
 80070aa:	2330      	movle	r3, #48	@ 0x30
 80070ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80070b0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80070b4:	1b92      	subs	r2, r2, r6
 80070b6:	6122      	str	r2, [r4, #16]
 80070b8:	f8cd a000 	str.w	sl, [sp]
 80070bc:	464b      	mov	r3, r9
 80070be:	aa03      	add	r2, sp, #12
 80070c0:	4621      	mov	r1, r4
 80070c2:	4640      	mov	r0, r8
 80070c4:	f7ff fee6 	bl	8006e94 <_printf_common>
 80070c8:	3001      	adds	r0, #1
 80070ca:	d14a      	bne.n	8007162 <_printf_i+0x1f2>
 80070cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070d0:	b004      	add	sp, #16
 80070d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070d6:	6823      	ldr	r3, [r4, #0]
 80070d8:	f043 0320 	orr.w	r3, r3, #32
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	4833      	ldr	r0, [pc, #204]	@ (80071ac <_printf_i+0x23c>)
 80070e0:	2778      	movs	r7, #120	@ 0x78
 80070e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	6831      	ldr	r1, [r6, #0]
 80070ea:	061f      	lsls	r7, r3, #24
 80070ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80070f0:	d402      	bmi.n	80070f8 <_printf_i+0x188>
 80070f2:	065f      	lsls	r7, r3, #25
 80070f4:	bf48      	it	mi
 80070f6:	b2ad      	uxthmi	r5, r5
 80070f8:	6031      	str	r1, [r6, #0]
 80070fa:	07d9      	lsls	r1, r3, #31
 80070fc:	bf44      	itt	mi
 80070fe:	f043 0320 	orrmi.w	r3, r3, #32
 8007102:	6023      	strmi	r3, [r4, #0]
 8007104:	b11d      	cbz	r5, 800710e <_printf_i+0x19e>
 8007106:	2310      	movs	r3, #16
 8007108:	e7ac      	b.n	8007064 <_printf_i+0xf4>
 800710a:	4827      	ldr	r0, [pc, #156]	@ (80071a8 <_printf_i+0x238>)
 800710c:	e7e9      	b.n	80070e2 <_printf_i+0x172>
 800710e:	6823      	ldr	r3, [r4, #0]
 8007110:	f023 0320 	bic.w	r3, r3, #32
 8007114:	6023      	str	r3, [r4, #0]
 8007116:	e7f6      	b.n	8007106 <_printf_i+0x196>
 8007118:	4616      	mov	r6, r2
 800711a:	e7bd      	b.n	8007098 <_printf_i+0x128>
 800711c:	6833      	ldr	r3, [r6, #0]
 800711e:	6825      	ldr	r5, [r4, #0]
 8007120:	6961      	ldr	r1, [r4, #20]
 8007122:	1d18      	adds	r0, r3, #4
 8007124:	6030      	str	r0, [r6, #0]
 8007126:	062e      	lsls	r6, r5, #24
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	d501      	bpl.n	8007130 <_printf_i+0x1c0>
 800712c:	6019      	str	r1, [r3, #0]
 800712e:	e002      	b.n	8007136 <_printf_i+0x1c6>
 8007130:	0668      	lsls	r0, r5, #25
 8007132:	d5fb      	bpl.n	800712c <_printf_i+0x1bc>
 8007134:	8019      	strh	r1, [r3, #0]
 8007136:	2300      	movs	r3, #0
 8007138:	6123      	str	r3, [r4, #16]
 800713a:	4616      	mov	r6, r2
 800713c:	e7bc      	b.n	80070b8 <_printf_i+0x148>
 800713e:	6833      	ldr	r3, [r6, #0]
 8007140:	1d1a      	adds	r2, r3, #4
 8007142:	6032      	str	r2, [r6, #0]
 8007144:	681e      	ldr	r6, [r3, #0]
 8007146:	6862      	ldr	r2, [r4, #4]
 8007148:	2100      	movs	r1, #0
 800714a:	4630      	mov	r0, r6
 800714c:	f7f9 f848 	bl	80001e0 <memchr>
 8007150:	b108      	cbz	r0, 8007156 <_printf_i+0x1e6>
 8007152:	1b80      	subs	r0, r0, r6
 8007154:	6060      	str	r0, [r4, #4]
 8007156:	6863      	ldr	r3, [r4, #4]
 8007158:	6123      	str	r3, [r4, #16]
 800715a:	2300      	movs	r3, #0
 800715c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007160:	e7aa      	b.n	80070b8 <_printf_i+0x148>
 8007162:	6923      	ldr	r3, [r4, #16]
 8007164:	4632      	mov	r2, r6
 8007166:	4649      	mov	r1, r9
 8007168:	4640      	mov	r0, r8
 800716a:	47d0      	blx	sl
 800716c:	3001      	adds	r0, #1
 800716e:	d0ad      	beq.n	80070cc <_printf_i+0x15c>
 8007170:	6823      	ldr	r3, [r4, #0]
 8007172:	079b      	lsls	r3, r3, #30
 8007174:	d413      	bmi.n	800719e <_printf_i+0x22e>
 8007176:	68e0      	ldr	r0, [r4, #12]
 8007178:	9b03      	ldr	r3, [sp, #12]
 800717a:	4298      	cmp	r0, r3
 800717c:	bfb8      	it	lt
 800717e:	4618      	movlt	r0, r3
 8007180:	e7a6      	b.n	80070d0 <_printf_i+0x160>
 8007182:	2301      	movs	r3, #1
 8007184:	4632      	mov	r2, r6
 8007186:	4649      	mov	r1, r9
 8007188:	4640      	mov	r0, r8
 800718a:	47d0      	blx	sl
 800718c:	3001      	adds	r0, #1
 800718e:	d09d      	beq.n	80070cc <_printf_i+0x15c>
 8007190:	3501      	adds	r5, #1
 8007192:	68e3      	ldr	r3, [r4, #12]
 8007194:	9903      	ldr	r1, [sp, #12]
 8007196:	1a5b      	subs	r3, r3, r1
 8007198:	42ab      	cmp	r3, r5
 800719a:	dcf2      	bgt.n	8007182 <_printf_i+0x212>
 800719c:	e7eb      	b.n	8007176 <_printf_i+0x206>
 800719e:	2500      	movs	r5, #0
 80071a0:	f104 0619 	add.w	r6, r4, #25
 80071a4:	e7f5      	b.n	8007192 <_printf_i+0x222>
 80071a6:	bf00      	nop
 80071a8:	0800bc4d 	.word	0x0800bc4d
 80071ac:	0800bc5e 	.word	0x0800bc5e

080071b0 <_scanf_float>:
 80071b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b4:	b087      	sub	sp, #28
 80071b6:	4617      	mov	r7, r2
 80071b8:	9303      	str	r3, [sp, #12]
 80071ba:	688b      	ldr	r3, [r1, #8]
 80071bc:	1e5a      	subs	r2, r3, #1
 80071be:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80071c2:	bf81      	itttt	hi
 80071c4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80071c8:	eb03 0b05 	addhi.w	fp, r3, r5
 80071cc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80071d0:	608b      	strhi	r3, [r1, #8]
 80071d2:	680b      	ldr	r3, [r1, #0]
 80071d4:	460a      	mov	r2, r1
 80071d6:	f04f 0500 	mov.w	r5, #0
 80071da:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80071de:	f842 3b1c 	str.w	r3, [r2], #28
 80071e2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80071e6:	4680      	mov	r8, r0
 80071e8:	460c      	mov	r4, r1
 80071ea:	bf98      	it	ls
 80071ec:	f04f 0b00 	movls.w	fp, #0
 80071f0:	9201      	str	r2, [sp, #4]
 80071f2:	4616      	mov	r6, r2
 80071f4:	46aa      	mov	sl, r5
 80071f6:	46a9      	mov	r9, r5
 80071f8:	9502      	str	r5, [sp, #8]
 80071fa:	68a2      	ldr	r2, [r4, #8]
 80071fc:	b152      	cbz	r2, 8007214 <_scanf_float+0x64>
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	2b4e      	cmp	r3, #78	@ 0x4e
 8007204:	d864      	bhi.n	80072d0 <_scanf_float+0x120>
 8007206:	2b40      	cmp	r3, #64	@ 0x40
 8007208:	d83c      	bhi.n	8007284 <_scanf_float+0xd4>
 800720a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800720e:	b2c8      	uxtb	r0, r1
 8007210:	280e      	cmp	r0, #14
 8007212:	d93a      	bls.n	800728a <_scanf_float+0xda>
 8007214:	f1b9 0f00 	cmp.w	r9, #0
 8007218:	d003      	beq.n	8007222 <_scanf_float+0x72>
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007220:	6023      	str	r3, [r4, #0]
 8007222:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007226:	f1ba 0f01 	cmp.w	sl, #1
 800722a:	f200 8117 	bhi.w	800745c <_scanf_float+0x2ac>
 800722e:	9b01      	ldr	r3, [sp, #4]
 8007230:	429e      	cmp	r6, r3
 8007232:	f200 8108 	bhi.w	8007446 <_scanf_float+0x296>
 8007236:	2001      	movs	r0, #1
 8007238:	b007      	add	sp, #28
 800723a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800723e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007242:	2a0d      	cmp	r2, #13
 8007244:	d8e6      	bhi.n	8007214 <_scanf_float+0x64>
 8007246:	a101      	add	r1, pc, #4	@ (adr r1, 800724c <_scanf_float+0x9c>)
 8007248:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800724c:	08007393 	.word	0x08007393
 8007250:	08007215 	.word	0x08007215
 8007254:	08007215 	.word	0x08007215
 8007258:	08007215 	.word	0x08007215
 800725c:	080073f3 	.word	0x080073f3
 8007260:	080073cb 	.word	0x080073cb
 8007264:	08007215 	.word	0x08007215
 8007268:	08007215 	.word	0x08007215
 800726c:	080073a1 	.word	0x080073a1
 8007270:	08007215 	.word	0x08007215
 8007274:	08007215 	.word	0x08007215
 8007278:	08007215 	.word	0x08007215
 800727c:	08007215 	.word	0x08007215
 8007280:	08007359 	.word	0x08007359
 8007284:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007288:	e7db      	b.n	8007242 <_scanf_float+0x92>
 800728a:	290e      	cmp	r1, #14
 800728c:	d8c2      	bhi.n	8007214 <_scanf_float+0x64>
 800728e:	a001      	add	r0, pc, #4	@ (adr r0, 8007294 <_scanf_float+0xe4>)
 8007290:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007294:	08007349 	.word	0x08007349
 8007298:	08007215 	.word	0x08007215
 800729c:	08007349 	.word	0x08007349
 80072a0:	080073df 	.word	0x080073df
 80072a4:	08007215 	.word	0x08007215
 80072a8:	080072f1 	.word	0x080072f1
 80072ac:	0800732f 	.word	0x0800732f
 80072b0:	0800732f 	.word	0x0800732f
 80072b4:	0800732f 	.word	0x0800732f
 80072b8:	0800732f 	.word	0x0800732f
 80072bc:	0800732f 	.word	0x0800732f
 80072c0:	0800732f 	.word	0x0800732f
 80072c4:	0800732f 	.word	0x0800732f
 80072c8:	0800732f 	.word	0x0800732f
 80072cc:	0800732f 	.word	0x0800732f
 80072d0:	2b6e      	cmp	r3, #110	@ 0x6e
 80072d2:	d809      	bhi.n	80072e8 <_scanf_float+0x138>
 80072d4:	2b60      	cmp	r3, #96	@ 0x60
 80072d6:	d8b2      	bhi.n	800723e <_scanf_float+0x8e>
 80072d8:	2b54      	cmp	r3, #84	@ 0x54
 80072da:	d07b      	beq.n	80073d4 <_scanf_float+0x224>
 80072dc:	2b59      	cmp	r3, #89	@ 0x59
 80072de:	d199      	bne.n	8007214 <_scanf_float+0x64>
 80072e0:	2d07      	cmp	r5, #7
 80072e2:	d197      	bne.n	8007214 <_scanf_float+0x64>
 80072e4:	2508      	movs	r5, #8
 80072e6:	e02c      	b.n	8007342 <_scanf_float+0x192>
 80072e8:	2b74      	cmp	r3, #116	@ 0x74
 80072ea:	d073      	beq.n	80073d4 <_scanf_float+0x224>
 80072ec:	2b79      	cmp	r3, #121	@ 0x79
 80072ee:	e7f6      	b.n	80072de <_scanf_float+0x12e>
 80072f0:	6821      	ldr	r1, [r4, #0]
 80072f2:	05c8      	lsls	r0, r1, #23
 80072f4:	d51b      	bpl.n	800732e <_scanf_float+0x17e>
 80072f6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80072fa:	6021      	str	r1, [r4, #0]
 80072fc:	f109 0901 	add.w	r9, r9, #1
 8007300:	f1bb 0f00 	cmp.w	fp, #0
 8007304:	d003      	beq.n	800730e <_scanf_float+0x15e>
 8007306:	3201      	adds	r2, #1
 8007308:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800730c:	60a2      	str	r2, [r4, #8]
 800730e:	68a3      	ldr	r3, [r4, #8]
 8007310:	3b01      	subs	r3, #1
 8007312:	60a3      	str	r3, [r4, #8]
 8007314:	6923      	ldr	r3, [r4, #16]
 8007316:	3301      	adds	r3, #1
 8007318:	6123      	str	r3, [r4, #16]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	3b01      	subs	r3, #1
 800731e:	2b00      	cmp	r3, #0
 8007320:	607b      	str	r3, [r7, #4]
 8007322:	f340 8087 	ble.w	8007434 <_scanf_float+0x284>
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	3301      	adds	r3, #1
 800732a:	603b      	str	r3, [r7, #0]
 800732c:	e765      	b.n	80071fa <_scanf_float+0x4a>
 800732e:	eb1a 0105 	adds.w	r1, sl, r5
 8007332:	f47f af6f 	bne.w	8007214 <_scanf_float+0x64>
 8007336:	6822      	ldr	r2, [r4, #0]
 8007338:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800733c:	6022      	str	r2, [r4, #0]
 800733e:	460d      	mov	r5, r1
 8007340:	468a      	mov	sl, r1
 8007342:	f806 3b01 	strb.w	r3, [r6], #1
 8007346:	e7e2      	b.n	800730e <_scanf_float+0x15e>
 8007348:	6822      	ldr	r2, [r4, #0]
 800734a:	0610      	lsls	r0, r2, #24
 800734c:	f57f af62 	bpl.w	8007214 <_scanf_float+0x64>
 8007350:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007354:	6022      	str	r2, [r4, #0]
 8007356:	e7f4      	b.n	8007342 <_scanf_float+0x192>
 8007358:	f1ba 0f00 	cmp.w	sl, #0
 800735c:	d10e      	bne.n	800737c <_scanf_float+0x1cc>
 800735e:	f1b9 0f00 	cmp.w	r9, #0
 8007362:	d10e      	bne.n	8007382 <_scanf_float+0x1d2>
 8007364:	6822      	ldr	r2, [r4, #0]
 8007366:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800736a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800736e:	d108      	bne.n	8007382 <_scanf_float+0x1d2>
 8007370:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007374:	6022      	str	r2, [r4, #0]
 8007376:	f04f 0a01 	mov.w	sl, #1
 800737a:	e7e2      	b.n	8007342 <_scanf_float+0x192>
 800737c:	f1ba 0f02 	cmp.w	sl, #2
 8007380:	d055      	beq.n	800742e <_scanf_float+0x27e>
 8007382:	2d01      	cmp	r5, #1
 8007384:	d002      	beq.n	800738c <_scanf_float+0x1dc>
 8007386:	2d04      	cmp	r5, #4
 8007388:	f47f af44 	bne.w	8007214 <_scanf_float+0x64>
 800738c:	3501      	adds	r5, #1
 800738e:	b2ed      	uxtb	r5, r5
 8007390:	e7d7      	b.n	8007342 <_scanf_float+0x192>
 8007392:	f1ba 0f01 	cmp.w	sl, #1
 8007396:	f47f af3d 	bne.w	8007214 <_scanf_float+0x64>
 800739a:	f04f 0a02 	mov.w	sl, #2
 800739e:	e7d0      	b.n	8007342 <_scanf_float+0x192>
 80073a0:	b97d      	cbnz	r5, 80073c2 <_scanf_float+0x212>
 80073a2:	f1b9 0f00 	cmp.w	r9, #0
 80073a6:	f47f af38 	bne.w	800721a <_scanf_float+0x6a>
 80073aa:	6822      	ldr	r2, [r4, #0]
 80073ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80073b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80073b4:	f040 8108 	bne.w	80075c8 <_scanf_float+0x418>
 80073b8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80073bc:	6022      	str	r2, [r4, #0]
 80073be:	2501      	movs	r5, #1
 80073c0:	e7bf      	b.n	8007342 <_scanf_float+0x192>
 80073c2:	2d03      	cmp	r5, #3
 80073c4:	d0e2      	beq.n	800738c <_scanf_float+0x1dc>
 80073c6:	2d05      	cmp	r5, #5
 80073c8:	e7de      	b.n	8007388 <_scanf_float+0x1d8>
 80073ca:	2d02      	cmp	r5, #2
 80073cc:	f47f af22 	bne.w	8007214 <_scanf_float+0x64>
 80073d0:	2503      	movs	r5, #3
 80073d2:	e7b6      	b.n	8007342 <_scanf_float+0x192>
 80073d4:	2d06      	cmp	r5, #6
 80073d6:	f47f af1d 	bne.w	8007214 <_scanf_float+0x64>
 80073da:	2507      	movs	r5, #7
 80073dc:	e7b1      	b.n	8007342 <_scanf_float+0x192>
 80073de:	6822      	ldr	r2, [r4, #0]
 80073e0:	0591      	lsls	r1, r2, #22
 80073e2:	f57f af17 	bpl.w	8007214 <_scanf_float+0x64>
 80073e6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80073ea:	6022      	str	r2, [r4, #0]
 80073ec:	f8cd 9008 	str.w	r9, [sp, #8]
 80073f0:	e7a7      	b.n	8007342 <_scanf_float+0x192>
 80073f2:	6822      	ldr	r2, [r4, #0]
 80073f4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80073f8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80073fc:	d006      	beq.n	800740c <_scanf_float+0x25c>
 80073fe:	0550      	lsls	r0, r2, #21
 8007400:	f57f af08 	bpl.w	8007214 <_scanf_float+0x64>
 8007404:	f1b9 0f00 	cmp.w	r9, #0
 8007408:	f000 80de 	beq.w	80075c8 <_scanf_float+0x418>
 800740c:	0591      	lsls	r1, r2, #22
 800740e:	bf58      	it	pl
 8007410:	9902      	ldrpl	r1, [sp, #8]
 8007412:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007416:	bf58      	it	pl
 8007418:	eba9 0101 	subpl.w	r1, r9, r1
 800741c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007420:	bf58      	it	pl
 8007422:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007426:	6022      	str	r2, [r4, #0]
 8007428:	f04f 0900 	mov.w	r9, #0
 800742c:	e789      	b.n	8007342 <_scanf_float+0x192>
 800742e:	f04f 0a03 	mov.w	sl, #3
 8007432:	e786      	b.n	8007342 <_scanf_float+0x192>
 8007434:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007438:	4639      	mov	r1, r7
 800743a:	4640      	mov	r0, r8
 800743c:	4798      	blx	r3
 800743e:	2800      	cmp	r0, #0
 8007440:	f43f aedb 	beq.w	80071fa <_scanf_float+0x4a>
 8007444:	e6e6      	b.n	8007214 <_scanf_float+0x64>
 8007446:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800744a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800744e:	463a      	mov	r2, r7
 8007450:	4640      	mov	r0, r8
 8007452:	4798      	blx	r3
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	3b01      	subs	r3, #1
 8007458:	6123      	str	r3, [r4, #16]
 800745a:	e6e8      	b.n	800722e <_scanf_float+0x7e>
 800745c:	1e6b      	subs	r3, r5, #1
 800745e:	2b06      	cmp	r3, #6
 8007460:	d824      	bhi.n	80074ac <_scanf_float+0x2fc>
 8007462:	2d02      	cmp	r5, #2
 8007464:	d836      	bhi.n	80074d4 <_scanf_float+0x324>
 8007466:	9b01      	ldr	r3, [sp, #4]
 8007468:	429e      	cmp	r6, r3
 800746a:	f67f aee4 	bls.w	8007236 <_scanf_float+0x86>
 800746e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007472:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007476:	463a      	mov	r2, r7
 8007478:	4640      	mov	r0, r8
 800747a:	4798      	blx	r3
 800747c:	6923      	ldr	r3, [r4, #16]
 800747e:	3b01      	subs	r3, #1
 8007480:	6123      	str	r3, [r4, #16]
 8007482:	e7f0      	b.n	8007466 <_scanf_float+0x2b6>
 8007484:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007488:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800748c:	463a      	mov	r2, r7
 800748e:	4640      	mov	r0, r8
 8007490:	4798      	blx	r3
 8007492:	6923      	ldr	r3, [r4, #16]
 8007494:	3b01      	subs	r3, #1
 8007496:	6123      	str	r3, [r4, #16]
 8007498:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800749c:	fa5f fa8a 	uxtb.w	sl, sl
 80074a0:	f1ba 0f02 	cmp.w	sl, #2
 80074a4:	d1ee      	bne.n	8007484 <_scanf_float+0x2d4>
 80074a6:	3d03      	subs	r5, #3
 80074a8:	b2ed      	uxtb	r5, r5
 80074aa:	1b76      	subs	r6, r6, r5
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	05da      	lsls	r2, r3, #23
 80074b0:	d530      	bpl.n	8007514 <_scanf_float+0x364>
 80074b2:	055b      	lsls	r3, r3, #21
 80074b4:	d511      	bpl.n	80074da <_scanf_float+0x32a>
 80074b6:	9b01      	ldr	r3, [sp, #4]
 80074b8:	429e      	cmp	r6, r3
 80074ba:	f67f aebc 	bls.w	8007236 <_scanf_float+0x86>
 80074be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074c6:	463a      	mov	r2, r7
 80074c8:	4640      	mov	r0, r8
 80074ca:	4798      	blx	r3
 80074cc:	6923      	ldr	r3, [r4, #16]
 80074ce:	3b01      	subs	r3, #1
 80074d0:	6123      	str	r3, [r4, #16]
 80074d2:	e7f0      	b.n	80074b6 <_scanf_float+0x306>
 80074d4:	46aa      	mov	sl, r5
 80074d6:	46b3      	mov	fp, r6
 80074d8:	e7de      	b.n	8007498 <_scanf_float+0x2e8>
 80074da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80074de:	6923      	ldr	r3, [r4, #16]
 80074e0:	2965      	cmp	r1, #101	@ 0x65
 80074e2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80074e6:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80074ea:	6123      	str	r3, [r4, #16]
 80074ec:	d00c      	beq.n	8007508 <_scanf_float+0x358>
 80074ee:	2945      	cmp	r1, #69	@ 0x45
 80074f0:	d00a      	beq.n	8007508 <_scanf_float+0x358>
 80074f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074f6:	463a      	mov	r2, r7
 80074f8:	4640      	mov	r0, r8
 80074fa:	4798      	blx	r3
 80074fc:	6923      	ldr	r3, [r4, #16]
 80074fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007502:	3b01      	subs	r3, #1
 8007504:	1eb5      	subs	r5, r6, #2
 8007506:	6123      	str	r3, [r4, #16]
 8007508:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800750c:	463a      	mov	r2, r7
 800750e:	4640      	mov	r0, r8
 8007510:	4798      	blx	r3
 8007512:	462e      	mov	r6, r5
 8007514:	6822      	ldr	r2, [r4, #0]
 8007516:	f012 0210 	ands.w	r2, r2, #16
 800751a:	d001      	beq.n	8007520 <_scanf_float+0x370>
 800751c:	2000      	movs	r0, #0
 800751e:	e68b      	b.n	8007238 <_scanf_float+0x88>
 8007520:	7032      	strb	r2, [r6, #0]
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800752c:	d11c      	bne.n	8007568 <_scanf_float+0x3b8>
 800752e:	9b02      	ldr	r3, [sp, #8]
 8007530:	454b      	cmp	r3, r9
 8007532:	eba3 0209 	sub.w	r2, r3, r9
 8007536:	d123      	bne.n	8007580 <_scanf_float+0x3d0>
 8007538:	9901      	ldr	r1, [sp, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	4640      	mov	r0, r8
 800753e:	f002 fd93 	bl	800a068 <_strtod_r>
 8007542:	9b03      	ldr	r3, [sp, #12]
 8007544:	6821      	ldr	r1, [r4, #0]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f011 0f02 	tst.w	r1, #2
 800754c:	ec57 6b10 	vmov	r6, r7, d0
 8007550:	f103 0204 	add.w	r2, r3, #4
 8007554:	d01f      	beq.n	8007596 <_scanf_float+0x3e6>
 8007556:	9903      	ldr	r1, [sp, #12]
 8007558:	600a      	str	r2, [r1, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	e9c3 6700 	strd	r6, r7, [r3]
 8007560:	68e3      	ldr	r3, [r4, #12]
 8007562:	3301      	adds	r3, #1
 8007564:	60e3      	str	r3, [r4, #12]
 8007566:	e7d9      	b.n	800751c <_scanf_float+0x36c>
 8007568:	9b04      	ldr	r3, [sp, #16]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d0e4      	beq.n	8007538 <_scanf_float+0x388>
 800756e:	9905      	ldr	r1, [sp, #20]
 8007570:	230a      	movs	r3, #10
 8007572:	3101      	adds	r1, #1
 8007574:	4640      	mov	r0, r8
 8007576:	f002 fdf7 	bl	800a168 <_strtol_r>
 800757a:	9b04      	ldr	r3, [sp, #16]
 800757c:	9e05      	ldr	r6, [sp, #20]
 800757e:	1ac2      	subs	r2, r0, r3
 8007580:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007584:	429e      	cmp	r6, r3
 8007586:	bf28      	it	cs
 8007588:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800758c:	4910      	ldr	r1, [pc, #64]	@ (80075d0 <_scanf_float+0x420>)
 800758e:	4630      	mov	r0, r6
 8007590:	f000 f988 	bl	80078a4 <siprintf>
 8007594:	e7d0      	b.n	8007538 <_scanf_float+0x388>
 8007596:	f011 0f04 	tst.w	r1, #4
 800759a:	9903      	ldr	r1, [sp, #12]
 800759c:	600a      	str	r2, [r1, #0]
 800759e:	d1dc      	bne.n	800755a <_scanf_float+0x3aa>
 80075a0:	681d      	ldr	r5, [r3, #0]
 80075a2:	4632      	mov	r2, r6
 80075a4:	463b      	mov	r3, r7
 80075a6:	4630      	mov	r0, r6
 80075a8:	4639      	mov	r1, r7
 80075aa:	f7f9 fac7 	bl	8000b3c <__aeabi_dcmpun>
 80075ae:	b128      	cbz	r0, 80075bc <_scanf_float+0x40c>
 80075b0:	4808      	ldr	r0, [pc, #32]	@ (80075d4 <_scanf_float+0x424>)
 80075b2:	f000 fb51 	bl	8007c58 <nanf>
 80075b6:	ed85 0a00 	vstr	s0, [r5]
 80075ba:	e7d1      	b.n	8007560 <_scanf_float+0x3b0>
 80075bc:	4630      	mov	r0, r6
 80075be:	4639      	mov	r1, r7
 80075c0:	f7f9 fb1a 	bl	8000bf8 <__aeabi_d2f>
 80075c4:	6028      	str	r0, [r5, #0]
 80075c6:	e7cb      	b.n	8007560 <_scanf_float+0x3b0>
 80075c8:	f04f 0900 	mov.w	r9, #0
 80075cc:	e629      	b.n	8007222 <_scanf_float+0x72>
 80075ce:	bf00      	nop
 80075d0:	0800bc6f 	.word	0x0800bc6f
 80075d4:	0800bf1f 	.word	0x0800bf1f

080075d8 <std>:
 80075d8:	2300      	movs	r3, #0
 80075da:	b510      	push	{r4, lr}
 80075dc:	4604      	mov	r4, r0
 80075de:	e9c0 3300 	strd	r3, r3, [r0]
 80075e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075e6:	6083      	str	r3, [r0, #8]
 80075e8:	8181      	strh	r1, [r0, #12]
 80075ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80075ec:	81c2      	strh	r2, [r0, #14]
 80075ee:	6183      	str	r3, [r0, #24]
 80075f0:	4619      	mov	r1, r3
 80075f2:	2208      	movs	r2, #8
 80075f4:	305c      	adds	r0, #92	@ 0x5c
 80075f6:	f000 fa79 	bl	8007aec <memset>
 80075fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007630 <std+0x58>)
 80075fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80075fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007634 <std+0x5c>)
 8007600:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007602:	4b0d      	ldr	r3, [pc, #52]	@ (8007638 <std+0x60>)
 8007604:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007606:	4b0d      	ldr	r3, [pc, #52]	@ (800763c <std+0x64>)
 8007608:	6323      	str	r3, [r4, #48]	@ 0x30
 800760a:	4b0d      	ldr	r3, [pc, #52]	@ (8007640 <std+0x68>)
 800760c:	6224      	str	r4, [r4, #32]
 800760e:	429c      	cmp	r4, r3
 8007610:	d006      	beq.n	8007620 <std+0x48>
 8007612:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007616:	4294      	cmp	r4, r2
 8007618:	d002      	beq.n	8007620 <std+0x48>
 800761a:	33d0      	adds	r3, #208	@ 0xd0
 800761c:	429c      	cmp	r4, r3
 800761e:	d105      	bne.n	800762c <std+0x54>
 8007620:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007628:	f000 bb12 	b.w	8007c50 <__retarget_lock_init_recursive>
 800762c:	bd10      	pop	{r4, pc}
 800762e:	bf00      	nop
 8007630:	08007939 	.word	0x08007939
 8007634:	0800795f 	.word	0x0800795f
 8007638:	08007997 	.word	0x08007997
 800763c:	080079bb 	.word	0x080079bb
 8007640:	2000530c 	.word	0x2000530c

08007644 <stdio_exit_handler>:
 8007644:	4a02      	ldr	r2, [pc, #8]	@ (8007650 <stdio_exit_handler+0xc>)
 8007646:	4903      	ldr	r1, [pc, #12]	@ (8007654 <stdio_exit_handler+0x10>)
 8007648:	4803      	ldr	r0, [pc, #12]	@ (8007658 <stdio_exit_handler+0x14>)
 800764a:	f000 b869 	b.w	8007720 <_fwalk_sglue>
 800764e:	bf00      	nop
 8007650:	2000000c 	.word	0x2000000c
 8007654:	0800addd 	.word	0x0800addd
 8007658:	2000001c 	.word	0x2000001c

0800765c <cleanup_stdio>:
 800765c:	6841      	ldr	r1, [r0, #4]
 800765e:	4b0c      	ldr	r3, [pc, #48]	@ (8007690 <cleanup_stdio+0x34>)
 8007660:	4299      	cmp	r1, r3
 8007662:	b510      	push	{r4, lr}
 8007664:	4604      	mov	r4, r0
 8007666:	d001      	beq.n	800766c <cleanup_stdio+0x10>
 8007668:	f003 fbb8 	bl	800addc <_fflush_r>
 800766c:	68a1      	ldr	r1, [r4, #8]
 800766e:	4b09      	ldr	r3, [pc, #36]	@ (8007694 <cleanup_stdio+0x38>)
 8007670:	4299      	cmp	r1, r3
 8007672:	d002      	beq.n	800767a <cleanup_stdio+0x1e>
 8007674:	4620      	mov	r0, r4
 8007676:	f003 fbb1 	bl	800addc <_fflush_r>
 800767a:	68e1      	ldr	r1, [r4, #12]
 800767c:	4b06      	ldr	r3, [pc, #24]	@ (8007698 <cleanup_stdio+0x3c>)
 800767e:	4299      	cmp	r1, r3
 8007680:	d004      	beq.n	800768c <cleanup_stdio+0x30>
 8007682:	4620      	mov	r0, r4
 8007684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007688:	f003 bba8 	b.w	800addc <_fflush_r>
 800768c:	bd10      	pop	{r4, pc}
 800768e:	bf00      	nop
 8007690:	2000530c 	.word	0x2000530c
 8007694:	20005374 	.word	0x20005374
 8007698:	200053dc 	.word	0x200053dc

0800769c <global_stdio_init.part.0>:
 800769c:	b510      	push	{r4, lr}
 800769e:	4b0b      	ldr	r3, [pc, #44]	@ (80076cc <global_stdio_init.part.0+0x30>)
 80076a0:	4c0b      	ldr	r4, [pc, #44]	@ (80076d0 <global_stdio_init.part.0+0x34>)
 80076a2:	4a0c      	ldr	r2, [pc, #48]	@ (80076d4 <global_stdio_init.part.0+0x38>)
 80076a4:	601a      	str	r2, [r3, #0]
 80076a6:	4620      	mov	r0, r4
 80076a8:	2200      	movs	r2, #0
 80076aa:	2104      	movs	r1, #4
 80076ac:	f7ff ff94 	bl	80075d8 <std>
 80076b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80076b4:	2201      	movs	r2, #1
 80076b6:	2109      	movs	r1, #9
 80076b8:	f7ff ff8e 	bl	80075d8 <std>
 80076bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80076c0:	2202      	movs	r2, #2
 80076c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076c6:	2112      	movs	r1, #18
 80076c8:	f7ff bf86 	b.w	80075d8 <std>
 80076cc:	20005444 	.word	0x20005444
 80076d0:	2000530c 	.word	0x2000530c
 80076d4:	08007645 	.word	0x08007645

080076d8 <__sfp_lock_acquire>:
 80076d8:	4801      	ldr	r0, [pc, #4]	@ (80076e0 <__sfp_lock_acquire+0x8>)
 80076da:	f000 baba 	b.w	8007c52 <__retarget_lock_acquire_recursive>
 80076de:	bf00      	nop
 80076e0:	2000544d 	.word	0x2000544d

080076e4 <__sfp_lock_release>:
 80076e4:	4801      	ldr	r0, [pc, #4]	@ (80076ec <__sfp_lock_release+0x8>)
 80076e6:	f000 bab5 	b.w	8007c54 <__retarget_lock_release_recursive>
 80076ea:	bf00      	nop
 80076ec:	2000544d 	.word	0x2000544d

080076f0 <__sinit>:
 80076f0:	b510      	push	{r4, lr}
 80076f2:	4604      	mov	r4, r0
 80076f4:	f7ff fff0 	bl	80076d8 <__sfp_lock_acquire>
 80076f8:	6a23      	ldr	r3, [r4, #32]
 80076fa:	b11b      	cbz	r3, 8007704 <__sinit+0x14>
 80076fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007700:	f7ff bff0 	b.w	80076e4 <__sfp_lock_release>
 8007704:	4b04      	ldr	r3, [pc, #16]	@ (8007718 <__sinit+0x28>)
 8007706:	6223      	str	r3, [r4, #32]
 8007708:	4b04      	ldr	r3, [pc, #16]	@ (800771c <__sinit+0x2c>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1f5      	bne.n	80076fc <__sinit+0xc>
 8007710:	f7ff ffc4 	bl	800769c <global_stdio_init.part.0>
 8007714:	e7f2      	b.n	80076fc <__sinit+0xc>
 8007716:	bf00      	nop
 8007718:	0800765d 	.word	0x0800765d
 800771c:	20005444 	.word	0x20005444

08007720 <_fwalk_sglue>:
 8007720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007724:	4607      	mov	r7, r0
 8007726:	4688      	mov	r8, r1
 8007728:	4614      	mov	r4, r2
 800772a:	2600      	movs	r6, #0
 800772c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007730:	f1b9 0901 	subs.w	r9, r9, #1
 8007734:	d505      	bpl.n	8007742 <_fwalk_sglue+0x22>
 8007736:	6824      	ldr	r4, [r4, #0]
 8007738:	2c00      	cmp	r4, #0
 800773a:	d1f7      	bne.n	800772c <_fwalk_sglue+0xc>
 800773c:	4630      	mov	r0, r6
 800773e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007742:	89ab      	ldrh	r3, [r5, #12]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d907      	bls.n	8007758 <_fwalk_sglue+0x38>
 8007748:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800774c:	3301      	adds	r3, #1
 800774e:	d003      	beq.n	8007758 <_fwalk_sglue+0x38>
 8007750:	4629      	mov	r1, r5
 8007752:	4638      	mov	r0, r7
 8007754:	47c0      	blx	r8
 8007756:	4306      	orrs	r6, r0
 8007758:	3568      	adds	r5, #104	@ 0x68
 800775a:	e7e9      	b.n	8007730 <_fwalk_sglue+0x10>

0800775c <iprintf>:
 800775c:	b40f      	push	{r0, r1, r2, r3}
 800775e:	b507      	push	{r0, r1, r2, lr}
 8007760:	4906      	ldr	r1, [pc, #24]	@ (800777c <iprintf+0x20>)
 8007762:	ab04      	add	r3, sp, #16
 8007764:	6808      	ldr	r0, [r1, #0]
 8007766:	f853 2b04 	ldr.w	r2, [r3], #4
 800776a:	6881      	ldr	r1, [r0, #8]
 800776c:	9301      	str	r3, [sp, #4]
 800776e:	f003 f84b 	bl	800a808 <_vfiprintf_r>
 8007772:	b003      	add	sp, #12
 8007774:	f85d eb04 	ldr.w	lr, [sp], #4
 8007778:	b004      	add	sp, #16
 800777a:	4770      	bx	lr
 800777c:	20000018 	.word	0x20000018

08007780 <_puts_r>:
 8007780:	6a03      	ldr	r3, [r0, #32]
 8007782:	b570      	push	{r4, r5, r6, lr}
 8007784:	6884      	ldr	r4, [r0, #8]
 8007786:	4605      	mov	r5, r0
 8007788:	460e      	mov	r6, r1
 800778a:	b90b      	cbnz	r3, 8007790 <_puts_r+0x10>
 800778c:	f7ff ffb0 	bl	80076f0 <__sinit>
 8007790:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007792:	07db      	lsls	r3, r3, #31
 8007794:	d405      	bmi.n	80077a2 <_puts_r+0x22>
 8007796:	89a3      	ldrh	r3, [r4, #12]
 8007798:	0598      	lsls	r0, r3, #22
 800779a:	d402      	bmi.n	80077a2 <_puts_r+0x22>
 800779c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800779e:	f000 fa58 	bl	8007c52 <__retarget_lock_acquire_recursive>
 80077a2:	89a3      	ldrh	r3, [r4, #12]
 80077a4:	0719      	lsls	r1, r3, #28
 80077a6:	d502      	bpl.n	80077ae <_puts_r+0x2e>
 80077a8:	6923      	ldr	r3, [r4, #16]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d135      	bne.n	800781a <_puts_r+0x9a>
 80077ae:	4621      	mov	r1, r4
 80077b0:	4628      	mov	r0, r5
 80077b2:	f000 f945 	bl	8007a40 <__swsetup_r>
 80077b6:	b380      	cbz	r0, 800781a <_puts_r+0x9a>
 80077b8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80077bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077be:	07da      	lsls	r2, r3, #31
 80077c0:	d405      	bmi.n	80077ce <_puts_r+0x4e>
 80077c2:	89a3      	ldrh	r3, [r4, #12]
 80077c4:	059b      	lsls	r3, r3, #22
 80077c6:	d402      	bmi.n	80077ce <_puts_r+0x4e>
 80077c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077ca:	f000 fa43 	bl	8007c54 <__retarget_lock_release_recursive>
 80077ce:	4628      	mov	r0, r5
 80077d0:	bd70      	pop	{r4, r5, r6, pc}
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	da04      	bge.n	80077e0 <_puts_r+0x60>
 80077d6:	69a2      	ldr	r2, [r4, #24]
 80077d8:	429a      	cmp	r2, r3
 80077da:	dc17      	bgt.n	800780c <_puts_r+0x8c>
 80077dc:	290a      	cmp	r1, #10
 80077de:	d015      	beq.n	800780c <_puts_r+0x8c>
 80077e0:	6823      	ldr	r3, [r4, #0]
 80077e2:	1c5a      	adds	r2, r3, #1
 80077e4:	6022      	str	r2, [r4, #0]
 80077e6:	7019      	strb	r1, [r3, #0]
 80077e8:	68a3      	ldr	r3, [r4, #8]
 80077ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80077ee:	3b01      	subs	r3, #1
 80077f0:	60a3      	str	r3, [r4, #8]
 80077f2:	2900      	cmp	r1, #0
 80077f4:	d1ed      	bne.n	80077d2 <_puts_r+0x52>
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	da11      	bge.n	800781e <_puts_r+0x9e>
 80077fa:	4622      	mov	r2, r4
 80077fc:	210a      	movs	r1, #10
 80077fe:	4628      	mov	r0, r5
 8007800:	f000 f8df 	bl	80079c2 <__swbuf_r>
 8007804:	3001      	adds	r0, #1
 8007806:	d0d7      	beq.n	80077b8 <_puts_r+0x38>
 8007808:	250a      	movs	r5, #10
 800780a:	e7d7      	b.n	80077bc <_puts_r+0x3c>
 800780c:	4622      	mov	r2, r4
 800780e:	4628      	mov	r0, r5
 8007810:	f000 f8d7 	bl	80079c2 <__swbuf_r>
 8007814:	3001      	adds	r0, #1
 8007816:	d1e7      	bne.n	80077e8 <_puts_r+0x68>
 8007818:	e7ce      	b.n	80077b8 <_puts_r+0x38>
 800781a:	3e01      	subs	r6, #1
 800781c:	e7e4      	b.n	80077e8 <_puts_r+0x68>
 800781e:	6823      	ldr	r3, [r4, #0]
 8007820:	1c5a      	adds	r2, r3, #1
 8007822:	6022      	str	r2, [r4, #0]
 8007824:	220a      	movs	r2, #10
 8007826:	701a      	strb	r2, [r3, #0]
 8007828:	e7ee      	b.n	8007808 <_puts_r+0x88>
	...

0800782c <puts>:
 800782c:	4b02      	ldr	r3, [pc, #8]	@ (8007838 <puts+0xc>)
 800782e:	4601      	mov	r1, r0
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	f7ff bfa5 	b.w	8007780 <_puts_r>
 8007836:	bf00      	nop
 8007838:	20000018 	.word	0x20000018

0800783c <sniprintf>:
 800783c:	b40c      	push	{r2, r3}
 800783e:	b530      	push	{r4, r5, lr}
 8007840:	4b17      	ldr	r3, [pc, #92]	@ (80078a0 <sniprintf+0x64>)
 8007842:	1e0c      	subs	r4, r1, #0
 8007844:	681d      	ldr	r5, [r3, #0]
 8007846:	b09d      	sub	sp, #116	@ 0x74
 8007848:	da08      	bge.n	800785c <sniprintf+0x20>
 800784a:	238b      	movs	r3, #139	@ 0x8b
 800784c:	602b      	str	r3, [r5, #0]
 800784e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007852:	b01d      	add	sp, #116	@ 0x74
 8007854:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007858:	b002      	add	sp, #8
 800785a:	4770      	bx	lr
 800785c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007860:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007864:	bf14      	ite	ne
 8007866:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800786a:	4623      	moveq	r3, r4
 800786c:	9304      	str	r3, [sp, #16]
 800786e:	9307      	str	r3, [sp, #28]
 8007870:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007874:	9002      	str	r0, [sp, #8]
 8007876:	9006      	str	r0, [sp, #24]
 8007878:	f8ad 3016 	strh.w	r3, [sp, #22]
 800787c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800787e:	ab21      	add	r3, sp, #132	@ 0x84
 8007880:	a902      	add	r1, sp, #8
 8007882:	4628      	mov	r0, r5
 8007884:	9301      	str	r3, [sp, #4]
 8007886:	f002 fccd 	bl	800a224 <_svfiprintf_r>
 800788a:	1c43      	adds	r3, r0, #1
 800788c:	bfbc      	itt	lt
 800788e:	238b      	movlt	r3, #139	@ 0x8b
 8007890:	602b      	strlt	r3, [r5, #0]
 8007892:	2c00      	cmp	r4, #0
 8007894:	d0dd      	beq.n	8007852 <sniprintf+0x16>
 8007896:	9b02      	ldr	r3, [sp, #8]
 8007898:	2200      	movs	r2, #0
 800789a:	701a      	strb	r2, [r3, #0]
 800789c:	e7d9      	b.n	8007852 <sniprintf+0x16>
 800789e:	bf00      	nop
 80078a0:	20000018 	.word	0x20000018

080078a4 <siprintf>:
 80078a4:	b40e      	push	{r1, r2, r3}
 80078a6:	b500      	push	{lr}
 80078a8:	b09c      	sub	sp, #112	@ 0x70
 80078aa:	ab1d      	add	r3, sp, #116	@ 0x74
 80078ac:	9002      	str	r0, [sp, #8]
 80078ae:	9006      	str	r0, [sp, #24]
 80078b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80078b4:	4809      	ldr	r0, [pc, #36]	@ (80078dc <siprintf+0x38>)
 80078b6:	9107      	str	r1, [sp, #28]
 80078b8:	9104      	str	r1, [sp, #16]
 80078ba:	4909      	ldr	r1, [pc, #36]	@ (80078e0 <siprintf+0x3c>)
 80078bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80078c0:	9105      	str	r1, [sp, #20]
 80078c2:	6800      	ldr	r0, [r0, #0]
 80078c4:	9301      	str	r3, [sp, #4]
 80078c6:	a902      	add	r1, sp, #8
 80078c8:	f002 fcac 	bl	800a224 <_svfiprintf_r>
 80078cc:	9b02      	ldr	r3, [sp, #8]
 80078ce:	2200      	movs	r2, #0
 80078d0:	701a      	strb	r2, [r3, #0]
 80078d2:	b01c      	add	sp, #112	@ 0x70
 80078d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80078d8:	b003      	add	sp, #12
 80078da:	4770      	bx	lr
 80078dc:	20000018 	.word	0x20000018
 80078e0:	ffff0208 	.word	0xffff0208

080078e4 <siscanf>:
 80078e4:	b40e      	push	{r1, r2, r3}
 80078e6:	b530      	push	{r4, r5, lr}
 80078e8:	b09c      	sub	sp, #112	@ 0x70
 80078ea:	ac1f      	add	r4, sp, #124	@ 0x7c
 80078ec:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80078f0:	f854 5b04 	ldr.w	r5, [r4], #4
 80078f4:	f8ad 2014 	strh.w	r2, [sp, #20]
 80078f8:	9002      	str	r0, [sp, #8]
 80078fa:	9006      	str	r0, [sp, #24]
 80078fc:	f7f8 fcc0 	bl	8000280 <strlen>
 8007900:	4b0b      	ldr	r3, [pc, #44]	@ (8007930 <siscanf+0x4c>)
 8007902:	9003      	str	r0, [sp, #12]
 8007904:	9007      	str	r0, [sp, #28]
 8007906:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007908:	480a      	ldr	r0, [pc, #40]	@ (8007934 <siscanf+0x50>)
 800790a:	9401      	str	r4, [sp, #4]
 800790c:	2300      	movs	r3, #0
 800790e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007910:	9314      	str	r3, [sp, #80]	@ 0x50
 8007912:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007916:	f8ad 3016 	strh.w	r3, [sp, #22]
 800791a:	462a      	mov	r2, r5
 800791c:	4623      	mov	r3, r4
 800791e:	a902      	add	r1, sp, #8
 8007920:	6800      	ldr	r0, [r0, #0]
 8007922:	f002 fdd3 	bl	800a4cc <__ssvfiscanf_r>
 8007926:	b01c      	add	sp, #112	@ 0x70
 8007928:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800792c:	b003      	add	sp, #12
 800792e:	4770      	bx	lr
 8007930:	0800795b 	.word	0x0800795b
 8007934:	20000018 	.word	0x20000018

08007938 <__sread>:
 8007938:	b510      	push	{r4, lr}
 800793a:	460c      	mov	r4, r1
 800793c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007940:	f000 f938 	bl	8007bb4 <_read_r>
 8007944:	2800      	cmp	r0, #0
 8007946:	bfab      	itete	ge
 8007948:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800794a:	89a3      	ldrhlt	r3, [r4, #12]
 800794c:	181b      	addge	r3, r3, r0
 800794e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007952:	bfac      	ite	ge
 8007954:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007956:	81a3      	strhlt	r3, [r4, #12]
 8007958:	bd10      	pop	{r4, pc}

0800795a <__seofread>:
 800795a:	2000      	movs	r0, #0
 800795c:	4770      	bx	lr

0800795e <__swrite>:
 800795e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007962:	461f      	mov	r7, r3
 8007964:	898b      	ldrh	r3, [r1, #12]
 8007966:	05db      	lsls	r3, r3, #23
 8007968:	4605      	mov	r5, r0
 800796a:	460c      	mov	r4, r1
 800796c:	4616      	mov	r6, r2
 800796e:	d505      	bpl.n	800797c <__swrite+0x1e>
 8007970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007974:	2302      	movs	r3, #2
 8007976:	2200      	movs	r2, #0
 8007978:	f000 f90a 	bl	8007b90 <_lseek_r>
 800797c:	89a3      	ldrh	r3, [r4, #12]
 800797e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007982:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007986:	81a3      	strh	r3, [r4, #12]
 8007988:	4632      	mov	r2, r6
 800798a:	463b      	mov	r3, r7
 800798c:	4628      	mov	r0, r5
 800798e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007992:	f000 b921 	b.w	8007bd8 <_write_r>

08007996 <__sseek>:
 8007996:	b510      	push	{r4, lr}
 8007998:	460c      	mov	r4, r1
 800799a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800799e:	f000 f8f7 	bl	8007b90 <_lseek_r>
 80079a2:	1c43      	adds	r3, r0, #1
 80079a4:	89a3      	ldrh	r3, [r4, #12]
 80079a6:	bf15      	itete	ne
 80079a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80079aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80079ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80079b2:	81a3      	strheq	r3, [r4, #12]
 80079b4:	bf18      	it	ne
 80079b6:	81a3      	strhne	r3, [r4, #12]
 80079b8:	bd10      	pop	{r4, pc}

080079ba <__sclose>:
 80079ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079be:	f000 b8d7 	b.w	8007b70 <_close_r>

080079c2 <__swbuf_r>:
 80079c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c4:	460e      	mov	r6, r1
 80079c6:	4614      	mov	r4, r2
 80079c8:	4605      	mov	r5, r0
 80079ca:	b118      	cbz	r0, 80079d4 <__swbuf_r+0x12>
 80079cc:	6a03      	ldr	r3, [r0, #32]
 80079ce:	b90b      	cbnz	r3, 80079d4 <__swbuf_r+0x12>
 80079d0:	f7ff fe8e 	bl	80076f0 <__sinit>
 80079d4:	69a3      	ldr	r3, [r4, #24]
 80079d6:	60a3      	str	r3, [r4, #8]
 80079d8:	89a3      	ldrh	r3, [r4, #12]
 80079da:	071a      	lsls	r2, r3, #28
 80079dc:	d501      	bpl.n	80079e2 <__swbuf_r+0x20>
 80079de:	6923      	ldr	r3, [r4, #16]
 80079e0:	b943      	cbnz	r3, 80079f4 <__swbuf_r+0x32>
 80079e2:	4621      	mov	r1, r4
 80079e4:	4628      	mov	r0, r5
 80079e6:	f000 f82b 	bl	8007a40 <__swsetup_r>
 80079ea:	b118      	cbz	r0, 80079f4 <__swbuf_r+0x32>
 80079ec:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80079f0:	4638      	mov	r0, r7
 80079f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079f4:	6823      	ldr	r3, [r4, #0]
 80079f6:	6922      	ldr	r2, [r4, #16]
 80079f8:	1a98      	subs	r0, r3, r2
 80079fa:	6963      	ldr	r3, [r4, #20]
 80079fc:	b2f6      	uxtb	r6, r6
 80079fe:	4283      	cmp	r3, r0
 8007a00:	4637      	mov	r7, r6
 8007a02:	dc05      	bgt.n	8007a10 <__swbuf_r+0x4e>
 8007a04:	4621      	mov	r1, r4
 8007a06:	4628      	mov	r0, r5
 8007a08:	f003 f9e8 	bl	800addc <_fflush_r>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	d1ed      	bne.n	80079ec <__swbuf_r+0x2a>
 8007a10:	68a3      	ldr	r3, [r4, #8]
 8007a12:	3b01      	subs	r3, #1
 8007a14:	60a3      	str	r3, [r4, #8]
 8007a16:	6823      	ldr	r3, [r4, #0]
 8007a18:	1c5a      	adds	r2, r3, #1
 8007a1a:	6022      	str	r2, [r4, #0]
 8007a1c:	701e      	strb	r6, [r3, #0]
 8007a1e:	6962      	ldr	r2, [r4, #20]
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d004      	beq.n	8007a30 <__swbuf_r+0x6e>
 8007a26:	89a3      	ldrh	r3, [r4, #12]
 8007a28:	07db      	lsls	r3, r3, #31
 8007a2a:	d5e1      	bpl.n	80079f0 <__swbuf_r+0x2e>
 8007a2c:	2e0a      	cmp	r6, #10
 8007a2e:	d1df      	bne.n	80079f0 <__swbuf_r+0x2e>
 8007a30:	4621      	mov	r1, r4
 8007a32:	4628      	mov	r0, r5
 8007a34:	f003 f9d2 	bl	800addc <_fflush_r>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	d0d9      	beq.n	80079f0 <__swbuf_r+0x2e>
 8007a3c:	e7d6      	b.n	80079ec <__swbuf_r+0x2a>
	...

08007a40 <__swsetup_r>:
 8007a40:	b538      	push	{r3, r4, r5, lr}
 8007a42:	4b29      	ldr	r3, [pc, #164]	@ (8007ae8 <__swsetup_r+0xa8>)
 8007a44:	4605      	mov	r5, r0
 8007a46:	6818      	ldr	r0, [r3, #0]
 8007a48:	460c      	mov	r4, r1
 8007a4a:	b118      	cbz	r0, 8007a54 <__swsetup_r+0x14>
 8007a4c:	6a03      	ldr	r3, [r0, #32]
 8007a4e:	b90b      	cbnz	r3, 8007a54 <__swsetup_r+0x14>
 8007a50:	f7ff fe4e 	bl	80076f0 <__sinit>
 8007a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a58:	0719      	lsls	r1, r3, #28
 8007a5a:	d422      	bmi.n	8007aa2 <__swsetup_r+0x62>
 8007a5c:	06da      	lsls	r2, r3, #27
 8007a5e:	d407      	bmi.n	8007a70 <__swsetup_r+0x30>
 8007a60:	2209      	movs	r2, #9
 8007a62:	602a      	str	r2, [r5, #0]
 8007a64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a68:	81a3      	strh	r3, [r4, #12]
 8007a6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a6e:	e033      	b.n	8007ad8 <__swsetup_r+0x98>
 8007a70:	0758      	lsls	r0, r3, #29
 8007a72:	d512      	bpl.n	8007a9a <__swsetup_r+0x5a>
 8007a74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a76:	b141      	cbz	r1, 8007a8a <__swsetup_r+0x4a>
 8007a78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a7c:	4299      	cmp	r1, r3
 8007a7e:	d002      	beq.n	8007a86 <__swsetup_r+0x46>
 8007a80:	4628      	mov	r0, r5
 8007a82:	f000 ff3d 	bl	8008900 <_free_r>
 8007a86:	2300      	movs	r3, #0
 8007a88:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a8a:	89a3      	ldrh	r3, [r4, #12]
 8007a8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007a90:	81a3      	strh	r3, [r4, #12]
 8007a92:	2300      	movs	r3, #0
 8007a94:	6063      	str	r3, [r4, #4]
 8007a96:	6923      	ldr	r3, [r4, #16]
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	f043 0308 	orr.w	r3, r3, #8
 8007aa0:	81a3      	strh	r3, [r4, #12]
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	b94b      	cbnz	r3, 8007aba <__swsetup_r+0x7a>
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007aac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ab0:	d003      	beq.n	8007aba <__swsetup_r+0x7a>
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	f003 f9df 	bl	800ae78 <__smakebuf_r>
 8007aba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007abe:	f013 0201 	ands.w	r2, r3, #1
 8007ac2:	d00a      	beq.n	8007ada <__swsetup_r+0x9a>
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	60a2      	str	r2, [r4, #8]
 8007ac8:	6962      	ldr	r2, [r4, #20]
 8007aca:	4252      	negs	r2, r2
 8007acc:	61a2      	str	r2, [r4, #24]
 8007ace:	6922      	ldr	r2, [r4, #16]
 8007ad0:	b942      	cbnz	r2, 8007ae4 <__swsetup_r+0xa4>
 8007ad2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007ad6:	d1c5      	bne.n	8007a64 <__swsetup_r+0x24>
 8007ad8:	bd38      	pop	{r3, r4, r5, pc}
 8007ada:	0799      	lsls	r1, r3, #30
 8007adc:	bf58      	it	pl
 8007ade:	6962      	ldrpl	r2, [r4, #20]
 8007ae0:	60a2      	str	r2, [r4, #8]
 8007ae2:	e7f4      	b.n	8007ace <__swsetup_r+0x8e>
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	e7f7      	b.n	8007ad8 <__swsetup_r+0x98>
 8007ae8:	20000018 	.word	0x20000018

08007aec <memset>:
 8007aec:	4402      	add	r2, r0
 8007aee:	4603      	mov	r3, r0
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d100      	bne.n	8007af6 <memset+0xa>
 8007af4:	4770      	bx	lr
 8007af6:	f803 1b01 	strb.w	r1, [r3], #1
 8007afa:	e7f9      	b.n	8007af0 <memset+0x4>

08007afc <strchr>:
 8007afc:	b2c9      	uxtb	r1, r1
 8007afe:	4603      	mov	r3, r0
 8007b00:	4618      	mov	r0, r3
 8007b02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b06:	b112      	cbz	r2, 8007b0e <strchr+0x12>
 8007b08:	428a      	cmp	r2, r1
 8007b0a:	d1f9      	bne.n	8007b00 <strchr+0x4>
 8007b0c:	4770      	bx	lr
 8007b0e:	2900      	cmp	r1, #0
 8007b10:	bf18      	it	ne
 8007b12:	2000      	movne	r0, #0
 8007b14:	4770      	bx	lr

08007b16 <strncpy>:
 8007b16:	b510      	push	{r4, lr}
 8007b18:	3901      	subs	r1, #1
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	b132      	cbz	r2, 8007b2c <strncpy+0x16>
 8007b1e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b22:	f803 4b01 	strb.w	r4, [r3], #1
 8007b26:	3a01      	subs	r2, #1
 8007b28:	2c00      	cmp	r4, #0
 8007b2a:	d1f7      	bne.n	8007b1c <strncpy+0x6>
 8007b2c:	441a      	add	r2, r3
 8007b2e:	2100      	movs	r1, #0
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d100      	bne.n	8007b36 <strncpy+0x20>
 8007b34:	bd10      	pop	{r4, pc}
 8007b36:	f803 1b01 	strb.w	r1, [r3], #1
 8007b3a:	e7f9      	b.n	8007b30 <strncpy+0x1a>

08007b3c <strstr>:
 8007b3c:	780a      	ldrb	r2, [r1, #0]
 8007b3e:	b570      	push	{r4, r5, r6, lr}
 8007b40:	b96a      	cbnz	r2, 8007b5e <strstr+0x22>
 8007b42:	bd70      	pop	{r4, r5, r6, pc}
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d109      	bne.n	8007b5c <strstr+0x20>
 8007b48:	460c      	mov	r4, r1
 8007b4a:	4605      	mov	r5, r0
 8007b4c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d0f6      	beq.n	8007b42 <strstr+0x6>
 8007b54:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007b58:	429e      	cmp	r6, r3
 8007b5a:	d0f7      	beq.n	8007b4c <strstr+0x10>
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	7803      	ldrb	r3, [r0, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1ef      	bne.n	8007b44 <strstr+0x8>
 8007b64:	4618      	mov	r0, r3
 8007b66:	e7ec      	b.n	8007b42 <strstr+0x6>

08007b68 <_localeconv_r>:
 8007b68:	4800      	ldr	r0, [pc, #0]	@ (8007b6c <_localeconv_r+0x4>)
 8007b6a:	4770      	bx	lr
 8007b6c:	20000158 	.word	0x20000158

08007b70 <_close_r>:
 8007b70:	b538      	push	{r3, r4, r5, lr}
 8007b72:	4d06      	ldr	r5, [pc, #24]	@ (8007b8c <_close_r+0x1c>)
 8007b74:	2300      	movs	r3, #0
 8007b76:	4604      	mov	r4, r0
 8007b78:	4608      	mov	r0, r1
 8007b7a:	602b      	str	r3, [r5, #0]
 8007b7c:	f7fa fd8c 	bl	8002698 <_close>
 8007b80:	1c43      	adds	r3, r0, #1
 8007b82:	d102      	bne.n	8007b8a <_close_r+0x1a>
 8007b84:	682b      	ldr	r3, [r5, #0]
 8007b86:	b103      	cbz	r3, 8007b8a <_close_r+0x1a>
 8007b88:	6023      	str	r3, [r4, #0]
 8007b8a:	bd38      	pop	{r3, r4, r5, pc}
 8007b8c:	20005448 	.word	0x20005448

08007b90 <_lseek_r>:
 8007b90:	b538      	push	{r3, r4, r5, lr}
 8007b92:	4d07      	ldr	r5, [pc, #28]	@ (8007bb0 <_lseek_r+0x20>)
 8007b94:	4604      	mov	r4, r0
 8007b96:	4608      	mov	r0, r1
 8007b98:	4611      	mov	r1, r2
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	602a      	str	r2, [r5, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	f7fa fda1 	bl	80026e6 <_lseek>
 8007ba4:	1c43      	adds	r3, r0, #1
 8007ba6:	d102      	bne.n	8007bae <_lseek_r+0x1e>
 8007ba8:	682b      	ldr	r3, [r5, #0]
 8007baa:	b103      	cbz	r3, 8007bae <_lseek_r+0x1e>
 8007bac:	6023      	str	r3, [r4, #0]
 8007bae:	bd38      	pop	{r3, r4, r5, pc}
 8007bb0:	20005448 	.word	0x20005448

08007bb4 <_read_r>:
 8007bb4:	b538      	push	{r3, r4, r5, lr}
 8007bb6:	4d07      	ldr	r5, [pc, #28]	@ (8007bd4 <_read_r+0x20>)
 8007bb8:	4604      	mov	r4, r0
 8007bba:	4608      	mov	r0, r1
 8007bbc:	4611      	mov	r1, r2
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	602a      	str	r2, [r5, #0]
 8007bc2:	461a      	mov	r2, r3
 8007bc4:	f7fa fd2f 	bl	8002626 <_read>
 8007bc8:	1c43      	adds	r3, r0, #1
 8007bca:	d102      	bne.n	8007bd2 <_read_r+0x1e>
 8007bcc:	682b      	ldr	r3, [r5, #0]
 8007bce:	b103      	cbz	r3, 8007bd2 <_read_r+0x1e>
 8007bd0:	6023      	str	r3, [r4, #0]
 8007bd2:	bd38      	pop	{r3, r4, r5, pc}
 8007bd4:	20005448 	.word	0x20005448

08007bd8 <_write_r>:
 8007bd8:	b538      	push	{r3, r4, r5, lr}
 8007bda:	4d07      	ldr	r5, [pc, #28]	@ (8007bf8 <_write_r+0x20>)
 8007bdc:	4604      	mov	r4, r0
 8007bde:	4608      	mov	r0, r1
 8007be0:	4611      	mov	r1, r2
 8007be2:	2200      	movs	r2, #0
 8007be4:	602a      	str	r2, [r5, #0]
 8007be6:	461a      	mov	r2, r3
 8007be8:	f7fa fd3a 	bl	8002660 <_write>
 8007bec:	1c43      	adds	r3, r0, #1
 8007bee:	d102      	bne.n	8007bf6 <_write_r+0x1e>
 8007bf0:	682b      	ldr	r3, [r5, #0]
 8007bf2:	b103      	cbz	r3, 8007bf6 <_write_r+0x1e>
 8007bf4:	6023      	str	r3, [r4, #0]
 8007bf6:	bd38      	pop	{r3, r4, r5, pc}
 8007bf8:	20005448 	.word	0x20005448

08007bfc <__errno>:
 8007bfc:	4b01      	ldr	r3, [pc, #4]	@ (8007c04 <__errno+0x8>)
 8007bfe:	6818      	ldr	r0, [r3, #0]
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	20000018 	.word	0x20000018

08007c08 <__libc_init_array>:
 8007c08:	b570      	push	{r4, r5, r6, lr}
 8007c0a:	4d0d      	ldr	r5, [pc, #52]	@ (8007c40 <__libc_init_array+0x38>)
 8007c0c:	4c0d      	ldr	r4, [pc, #52]	@ (8007c44 <__libc_init_array+0x3c>)
 8007c0e:	1b64      	subs	r4, r4, r5
 8007c10:	10a4      	asrs	r4, r4, #2
 8007c12:	2600      	movs	r6, #0
 8007c14:	42a6      	cmp	r6, r4
 8007c16:	d109      	bne.n	8007c2c <__libc_init_array+0x24>
 8007c18:	4d0b      	ldr	r5, [pc, #44]	@ (8007c48 <__libc_init_array+0x40>)
 8007c1a:	4c0c      	ldr	r4, [pc, #48]	@ (8007c4c <__libc_init_array+0x44>)
 8007c1c:	f003 fe6e 	bl	800b8fc <_init>
 8007c20:	1b64      	subs	r4, r4, r5
 8007c22:	10a4      	asrs	r4, r4, #2
 8007c24:	2600      	movs	r6, #0
 8007c26:	42a6      	cmp	r6, r4
 8007c28:	d105      	bne.n	8007c36 <__libc_init_array+0x2e>
 8007c2a:	bd70      	pop	{r4, r5, r6, pc}
 8007c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c30:	4798      	blx	r3
 8007c32:	3601      	adds	r6, #1
 8007c34:	e7ee      	b.n	8007c14 <__libc_init_array+0xc>
 8007c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c3a:	4798      	blx	r3
 8007c3c:	3601      	adds	r6, #1
 8007c3e:	e7f2      	b.n	8007c26 <__libc_init_array+0x1e>
 8007c40:	0800bf88 	.word	0x0800bf88
 8007c44:	0800bf88 	.word	0x0800bf88
 8007c48:	0800bf88 	.word	0x0800bf88
 8007c4c:	0800bf8c 	.word	0x0800bf8c

08007c50 <__retarget_lock_init_recursive>:
 8007c50:	4770      	bx	lr

08007c52 <__retarget_lock_acquire_recursive>:
 8007c52:	4770      	bx	lr

08007c54 <__retarget_lock_release_recursive>:
 8007c54:	4770      	bx	lr
	...

08007c58 <nanf>:
 8007c58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007c60 <nanf+0x8>
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	7fc00000 	.word	0x7fc00000

08007c64 <quorem>:
 8007c64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c68:	6903      	ldr	r3, [r0, #16]
 8007c6a:	690c      	ldr	r4, [r1, #16]
 8007c6c:	42a3      	cmp	r3, r4
 8007c6e:	4607      	mov	r7, r0
 8007c70:	db7e      	blt.n	8007d70 <quorem+0x10c>
 8007c72:	3c01      	subs	r4, #1
 8007c74:	f101 0814 	add.w	r8, r1, #20
 8007c78:	00a3      	lsls	r3, r4, #2
 8007c7a:	f100 0514 	add.w	r5, r0, #20
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c84:	9301      	str	r3, [sp, #4]
 8007c86:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c8e:	3301      	adds	r3, #1
 8007c90:	429a      	cmp	r2, r3
 8007c92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c96:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c9a:	d32e      	bcc.n	8007cfa <quorem+0x96>
 8007c9c:	f04f 0a00 	mov.w	sl, #0
 8007ca0:	46c4      	mov	ip, r8
 8007ca2:	46ae      	mov	lr, r5
 8007ca4:	46d3      	mov	fp, sl
 8007ca6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007caa:	b298      	uxth	r0, r3
 8007cac:	fb06 a000 	mla	r0, r6, r0, sl
 8007cb0:	0c02      	lsrs	r2, r0, #16
 8007cb2:	0c1b      	lsrs	r3, r3, #16
 8007cb4:	fb06 2303 	mla	r3, r6, r3, r2
 8007cb8:	f8de 2000 	ldr.w	r2, [lr]
 8007cbc:	b280      	uxth	r0, r0
 8007cbe:	b292      	uxth	r2, r2
 8007cc0:	1a12      	subs	r2, r2, r0
 8007cc2:	445a      	add	r2, fp
 8007cc4:	f8de 0000 	ldr.w	r0, [lr]
 8007cc8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ccc:	b29b      	uxth	r3, r3
 8007cce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007cd2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007cd6:	b292      	uxth	r2, r2
 8007cd8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007cdc:	45e1      	cmp	r9, ip
 8007cde:	f84e 2b04 	str.w	r2, [lr], #4
 8007ce2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007ce6:	d2de      	bcs.n	8007ca6 <quorem+0x42>
 8007ce8:	9b00      	ldr	r3, [sp, #0]
 8007cea:	58eb      	ldr	r3, [r5, r3]
 8007cec:	b92b      	cbnz	r3, 8007cfa <quorem+0x96>
 8007cee:	9b01      	ldr	r3, [sp, #4]
 8007cf0:	3b04      	subs	r3, #4
 8007cf2:	429d      	cmp	r5, r3
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	d32f      	bcc.n	8007d58 <quorem+0xf4>
 8007cf8:	613c      	str	r4, [r7, #16]
 8007cfa:	4638      	mov	r0, r7
 8007cfc:	f001 f9c4 	bl	8009088 <__mcmp>
 8007d00:	2800      	cmp	r0, #0
 8007d02:	db25      	blt.n	8007d50 <quorem+0xec>
 8007d04:	4629      	mov	r1, r5
 8007d06:	2000      	movs	r0, #0
 8007d08:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d0c:	f8d1 c000 	ldr.w	ip, [r1]
 8007d10:	fa1f fe82 	uxth.w	lr, r2
 8007d14:	fa1f f38c 	uxth.w	r3, ip
 8007d18:	eba3 030e 	sub.w	r3, r3, lr
 8007d1c:	4403      	add	r3, r0
 8007d1e:	0c12      	lsrs	r2, r2, #16
 8007d20:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d24:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d2e:	45c1      	cmp	r9, r8
 8007d30:	f841 3b04 	str.w	r3, [r1], #4
 8007d34:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007d38:	d2e6      	bcs.n	8007d08 <quorem+0xa4>
 8007d3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d42:	b922      	cbnz	r2, 8007d4e <quorem+0xea>
 8007d44:	3b04      	subs	r3, #4
 8007d46:	429d      	cmp	r5, r3
 8007d48:	461a      	mov	r2, r3
 8007d4a:	d30b      	bcc.n	8007d64 <quorem+0x100>
 8007d4c:	613c      	str	r4, [r7, #16]
 8007d4e:	3601      	adds	r6, #1
 8007d50:	4630      	mov	r0, r6
 8007d52:	b003      	add	sp, #12
 8007d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d58:	6812      	ldr	r2, [r2, #0]
 8007d5a:	3b04      	subs	r3, #4
 8007d5c:	2a00      	cmp	r2, #0
 8007d5e:	d1cb      	bne.n	8007cf8 <quorem+0x94>
 8007d60:	3c01      	subs	r4, #1
 8007d62:	e7c6      	b.n	8007cf2 <quorem+0x8e>
 8007d64:	6812      	ldr	r2, [r2, #0]
 8007d66:	3b04      	subs	r3, #4
 8007d68:	2a00      	cmp	r2, #0
 8007d6a:	d1ef      	bne.n	8007d4c <quorem+0xe8>
 8007d6c:	3c01      	subs	r4, #1
 8007d6e:	e7ea      	b.n	8007d46 <quorem+0xe2>
 8007d70:	2000      	movs	r0, #0
 8007d72:	e7ee      	b.n	8007d52 <quorem+0xee>
 8007d74:	0000      	movs	r0, r0
	...

08007d78 <_dtoa_r>:
 8007d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d7c:	69c7      	ldr	r7, [r0, #28]
 8007d7e:	b099      	sub	sp, #100	@ 0x64
 8007d80:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007d84:	ec55 4b10 	vmov	r4, r5, d0
 8007d88:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007d8a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007d8c:	4683      	mov	fp, r0
 8007d8e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d90:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d92:	b97f      	cbnz	r7, 8007db4 <_dtoa_r+0x3c>
 8007d94:	2010      	movs	r0, #16
 8007d96:	f000 fdfd 	bl	8008994 <malloc>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007da0:	b920      	cbnz	r0, 8007dac <_dtoa_r+0x34>
 8007da2:	4ba7      	ldr	r3, [pc, #668]	@ (8008040 <_dtoa_r+0x2c8>)
 8007da4:	21ef      	movs	r1, #239	@ 0xef
 8007da6:	48a7      	ldr	r0, [pc, #668]	@ (8008044 <_dtoa_r+0x2cc>)
 8007da8:	f003 f98a 	bl	800b0c0 <__assert_func>
 8007dac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007db0:	6007      	str	r7, [r0, #0]
 8007db2:	60c7      	str	r7, [r0, #12]
 8007db4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007db8:	6819      	ldr	r1, [r3, #0]
 8007dba:	b159      	cbz	r1, 8007dd4 <_dtoa_r+0x5c>
 8007dbc:	685a      	ldr	r2, [r3, #4]
 8007dbe:	604a      	str	r2, [r1, #4]
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	4093      	lsls	r3, r2
 8007dc4:	608b      	str	r3, [r1, #8]
 8007dc6:	4658      	mov	r0, fp
 8007dc8:	f000 feda 	bl	8008b80 <_Bfree>
 8007dcc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	601a      	str	r2, [r3, #0]
 8007dd4:	1e2b      	subs	r3, r5, #0
 8007dd6:	bfb9      	ittee	lt
 8007dd8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007ddc:	9303      	strlt	r3, [sp, #12]
 8007dde:	2300      	movge	r3, #0
 8007de0:	6033      	strge	r3, [r6, #0]
 8007de2:	9f03      	ldr	r7, [sp, #12]
 8007de4:	4b98      	ldr	r3, [pc, #608]	@ (8008048 <_dtoa_r+0x2d0>)
 8007de6:	bfbc      	itt	lt
 8007de8:	2201      	movlt	r2, #1
 8007dea:	6032      	strlt	r2, [r6, #0]
 8007dec:	43bb      	bics	r3, r7
 8007dee:	d112      	bne.n	8007e16 <_dtoa_r+0x9e>
 8007df0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007df2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007df6:	6013      	str	r3, [r2, #0]
 8007df8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007dfc:	4323      	orrs	r3, r4
 8007dfe:	f000 854d 	beq.w	800889c <_dtoa_r+0xb24>
 8007e02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800805c <_dtoa_r+0x2e4>
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f000 854f 	beq.w	80088ac <_dtoa_r+0xb34>
 8007e0e:	f10a 0303 	add.w	r3, sl, #3
 8007e12:	f000 bd49 	b.w	80088a8 <_dtoa_r+0xb30>
 8007e16:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	ec51 0b17 	vmov	r0, r1, d7
 8007e20:	2300      	movs	r3, #0
 8007e22:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007e26:	f7f8 fe57 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e2a:	4680      	mov	r8, r0
 8007e2c:	b158      	cbz	r0, 8007e46 <_dtoa_r+0xce>
 8007e2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007e30:	2301      	movs	r3, #1
 8007e32:	6013      	str	r3, [r2, #0]
 8007e34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e36:	b113      	cbz	r3, 8007e3e <_dtoa_r+0xc6>
 8007e38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007e3a:	4b84      	ldr	r3, [pc, #528]	@ (800804c <_dtoa_r+0x2d4>)
 8007e3c:	6013      	str	r3, [r2, #0]
 8007e3e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008060 <_dtoa_r+0x2e8>
 8007e42:	f000 bd33 	b.w	80088ac <_dtoa_r+0xb34>
 8007e46:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007e4a:	aa16      	add	r2, sp, #88	@ 0x58
 8007e4c:	a917      	add	r1, sp, #92	@ 0x5c
 8007e4e:	4658      	mov	r0, fp
 8007e50:	f001 fa3a 	bl	80092c8 <__d2b>
 8007e54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007e58:	4681      	mov	r9, r0
 8007e5a:	2e00      	cmp	r6, #0
 8007e5c:	d077      	beq.n	8007f4e <_dtoa_r+0x1d6>
 8007e5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e60:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007e70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007e74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007e78:	4619      	mov	r1, r3
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	4b74      	ldr	r3, [pc, #464]	@ (8008050 <_dtoa_r+0x2d8>)
 8007e7e:	f7f8 fa0b 	bl	8000298 <__aeabi_dsub>
 8007e82:	a369      	add	r3, pc, #420	@ (adr r3, 8008028 <_dtoa_r+0x2b0>)
 8007e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e88:	f7f8 fbbe 	bl	8000608 <__aeabi_dmul>
 8007e8c:	a368      	add	r3, pc, #416	@ (adr r3, 8008030 <_dtoa_r+0x2b8>)
 8007e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e92:	f7f8 fa03 	bl	800029c <__adddf3>
 8007e96:	4604      	mov	r4, r0
 8007e98:	4630      	mov	r0, r6
 8007e9a:	460d      	mov	r5, r1
 8007e9c:	f7f8 fb4a 	bl	8000534 <__aeabi_i2d>
 8007ea0:	a365      	add	r3, pc, #404	@ (adr r3, 8008038 <_dtoa_r+0x2c0>)
 8007ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea6:	f7f8 fbaf 	bl	8000608 <__aeabi_dmul>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	4620      	mov	r0, r4
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	f7f8 f9f3 	bl	800029c <__adddf3>
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	460d      	mov	r5, r1
 8007eba:	f7f8 fe55 	bl	8000b68 <__aeabi_d2iz>
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	4607      	mov	r7, r0
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	4629      	mov	r1, r5
 8007ec8:	f7f8 fe10 	bl	8000aec <__aeabi_dcmplt>
 8007ecc:	b140      	cbz	r0, 8007ee0 <_dtoa_r+0x168>
 8007ece:	4638      	mov	r0, r7
 8007ed0:	f7f8 fb30 	bl	8000534 <__aeabi_i2d>
 8007ed4:	4622      	mov	r2, r4
 8007ed6:	462b      	mov	r3, r5
 8007ed8:	f7f8 fdfe 	bl	8000ad8 <__aeabi_dcmpeq>
 8007edc:	b900      	cbnz	r0, 8007ee0 <_dtoa_r+0x168>
 8007ede:	3f01      	subs	r7, #1
 8007ee0:	2f16      	cmp	r7, #22
 8007ee2:	d851      	bhi.n	8007f88 <_dtoa_r+0x210>
 8007ee4:	4b5b      	ldr	r3, [pc, #364]	@ (8008054 <_dtoa_r+0x2dc>)
 8007ee6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ef2:	f7f8 fdfb 	bl	8000aec <__aeabi_dcmplt>
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	d048      	beq.n	8007f8c <_dtoa_r+0x214>
 8007efa:	3f01      	subs	r7, #1
 8007efc:	2300      	movs	r3, #0
 8007efe:	9312      	str	r3, [sp, #72]	@ 0x48
 8007f00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f02:	1b9b      	subs	r3, r3, r6
 8007f04:	1e5a      	subs	r2, r3, #1
 8007f06:	bf44      	itt	mi
 8007f08:	f1c3 0801 	rsbmi	r8, r3, #1
 8007f0c:	2300      	movmi	r3, #0
 8007f0e:	9208      	str	r2, [sp, #32]
 8007f10:	bf54      	ite	pl
 8007f12:	f04f 0800 	movpl.w	r8, #0
 8007f16:	9308      	strmi	r3, [sp, #32]
 8007f18:	2f00      	cmp	r7, #0
 8007f1a:	db39      	blt.n	8007f90 <_dtoa_r+0x218>
 8007f1c:	9b08      	ldr	r3, [sp, #32]
 8007f1e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007f20:	443b      	add	r3, r7
 8007f22:	9308      	str	r3, [sp, #32]
 8007f24:	2300      	movs	r3, #0
 8007f26:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f2a:	2b09      	cmp	r3, #9
 8007f2c:	d864      	bhi.n	8007ff8 <_dtoa_r+0x280>
 8007f2e:	2b05      	cmp	r3, #5
 8007f30:	bfc4      	itt	gt
 8007f32:	3b04      	subgt	r3, #4
 8007f34:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f38:	f1a3 0302 	sub.w	r3, r3, #2
 8007f3c:	bfcc      	ite	gt
 8007f3e:	2400      	movgt	r4, #0
 8007f40:	2401      	movle	r4, #1
 8007f42:	2b03      	cmp	r3, #3
 8007f44:	d863      	bhi.n	800800e <_dtoa_r+0x296>
 8007f46:	e8df f003 	tbb	[pc, r3]
 8007f4a:	372a      	.short	0x372a
 8007f4c:	5535      	.short	0x5535
 8007f4e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007f52:	441e      	add	r6, r3
 8007f54:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007f58:	2b20      	cmp	r3, #32
 8007f5a:	bfc1      	itttt	gt
 8007f5c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007f60:	409f      	lslgt	r7, r3
 8007f62:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007f66:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007f6a:	bfd6      	itet	le
 8007f6c:	f1c3 0320 	rsble	r3, r3, #32
 8007f70:	ea47 0003 	orrgt.w	r0, r7, r3
 8007f74:	fa04 f003 	lslle.w	r0, r4, r3
 8007f78:	f7f8 facc 	bl	8000514 <__aeabi_ui2d>
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007f82:	3e01      	subs	r6, #1
 8007f84:	9214      	str	r2, [sp, #80]	@ 0x50
 8007f86:	e777      	b.n	8007e78 <_dtoa_r+0x100>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e7b8      	b.n	8007efe <_dtoa_r+0x186>
 8007f8c:	9012      	str	r0, [sp, #72]	@ 0x48
 8007f8e:	e7b7      	b.n	8007f00 <_dtoa_r+0x188>
 8007f90:	427b      	negs	r3, r7
 8007f92:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f94:	2300      	movs	r3, #0
 8007f96:	eba8 0807 	sub.w	r8, r8, r7
 8007f9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007f9c:	e7c4      	b.n	8007f28 <_dtoa_r+0x1b0>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	dc35      	bgt.n	8008014 <_dtoa_r+0x29c>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	9300      	str	r3, [sp, #0]
 8007fac:	9307      	str	r3, [sp, #28]
 8007fae:	461a      	mov	r2, r3
 8007fb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007fb2:	e00b      	b.n	8007fcc <_dtoa_r+0x254>
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e7f3      	b.n	8007fa0 <_dtoa_r+0x228>
 8007fb8:	2300      	movs	r3, #0
 8007fba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fbe:	18fb      	adds	r3, r7, r3
 8007fc0:	9300      	str	r3, [sp, #0]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	9307      	str	r3, [sp, #28]
 8007fc8:	bfb8      	it	lt
 8007fca:	2301      	movlt	r3, #1
 8007fcc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	2204      	movs	r2, #4
 8007fd4:	f102 0514 	add.w	r5, r2, #20
 8007fd8:	429d      	cmp	r5, r3
 8007fda:	d91f      	bls.n	800801c <_dtoa_r+0x2a4>
 8007fdc:	6041      	str	r1, [r0, #4]
 8007fde:	4658      	mov	r0, fp
 8007fe0:	f000 fd8e 	bl	8008b00 <_Balloc>
 8007fe4:	4682      	mov	sl, r0
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	d13c      	bne.n	8008064 <_dtoa_r+0x2ec>
 8007fea:	4b1b      	ldr	r3, [pc, #108]	@ (8008058 <_dtoa_r+0x2e0>)
 8007fec:	4602      	mov	r2, r0
 8007fee:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ff2:	e6d8      	b.n	8007da6 <_dtoa_r+0x2e>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e7e0      	b.n	8007fba <_dtoa_r+0x242>
 8007ff8:	2401      	movs	r4, #1
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ffe:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008000:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008004:	9300      	str	r3, [sp, #0]
 8008006:	9307      	str	r3, [sp, #28]
 8008008:	2200      	movs	r2, #0
 800800a:	2312      	movs	r3, #18
 800800c:	e7d0      	b.n	8007fb0 <_dtoa_r+0x238>
 800800e:	2301      	movs	r3, #1
 8008010:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008012:	e7f5      	b.n	8008000 <_dtoa_r+0x288>
 8008014:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008016:	9300      	str	r3, [sp, #0]
 8008018:	9307      	str	r3, [sp, #28]
 800801a:	e7d7      	b.n	8007fcc <_dtoa_r+0x254>
 800801c:	3101      	adds	r1, #1
 800801e:	0052      	lsls	r2, r2, #1
 8008020:	e7d8      	b.n	8007fd4 <_dtoa_r+0x25c>
 8008022:	bf00      	nop
 8008024:	f3af 8000 	nop.w
 8008028:	636f4361 	.word	0x636f4361
 800802c:	3fd287a7 	.word	0x3fd287a7
 8008030:	8b60c8b3 	.word	0x8b60c8b3
 8008034:	3fc68a28 	.word	0x3fc68a28
 8008038:	509f79fb 	.word	0x509f79fb
 800803c:	3fd34413 	.word	0x3fd34413
 8008040:	0800bc81 	.word	0x0800bc81
 8008044:	0800bc98 	.word	0x0800bc98
 8008048:	7ff00000 	.word	0x7ff00000
 800804c:	0800bed8 	.word	0x0800bed8
 8008050:	3ff80000 	.word	0x3ff80000
 8008054:	0800bd90 	.word	0x0800bd90
 8008058:	0800bcf0 	.word	0x0800bcf0
 800805c:	0800bc7d 	.word	0x0800bc7d
 8008060:	0800bed7 	.word	0x0800bed7
 8008064:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008068:	6018      	str	r0, [r3, #0]
 800806a:	9b07      	ldr	r3, [sp, #28]
 800806c:	2b0e      	cmp	r3, #14
 800806e:	f200 80a4 	bhi.w	80081ba <_dtoa_r+0x442>
 8008072:	2c00      	cmp	r4, #0
 8008074:	f000 80a1 	beq.w	80081ba <_dtoa_r+0x442>
 8008078:	2f00      	cmp	r7, #0
 800807a:	dd33      	ble.n	80080e4 <_dtoa_r+0x36c>
 800807c:	4bad      	ldr	r3, [pc, #692]	@ (8008334 <_dtoa_r+0x5bc>)
 800807e:	f007 020f 	and.w	r2, r7, #15
 8008082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008086:	ed93 7b00 	vldr	d7, [r3]
 800808a:	05f8      	lsls	r0, r7, #23
 800808c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008090:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008094:	d516      	bpl.n	80080c4 <_dtoa_r+0x34c>
 8008096:	4ba8      	ldr	r3, [pc, #672]	@ (8008338 <_dtoa_r+0x5c0>)
 8008098:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800809c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080a0:	f7f8 fbdc 	bl	800085c <__aeabi_ddiv>
 80080a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080a8:	f004 040f 	and.w	r4, r4, #15
 80080ac:	2603      	movs	r6, #3
 80080ae:	4da2      	ldr	r5, [pc, #648]	@ (8008338 <_dtoa_r+0x5c0>)
 80080b0:	b954      	cbnz	r4, 80080c8 <_dtoa_r+0x350>
 80080b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080ba:	f7f8 fbcf 	bl	800085c <__aeabi_ddiv>
 80080be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080c2:	e028      	b.n	8008116 <_dtoa_r+0x39e>
 80080c4:	2602      	movs	r6, #2
 80080c6:	e7f2      	b.n	80080ae <_dtoa_r+0x336>
 80080c8:	07e1      	lsls	r1, r4, #31
 80080ca:	d508      	bpl.n	80080de <_dtoa_r+0x366>
 80080cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080d4:	f7f8 fa98 	bl	8000608 <__aeabi_dmul>
 80080d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080dc:	3601      	adds	r6, #1
 80080de:	1064      	asrs	r4, r4, #1
 80080e0:	3508      	adds	r5, #8
 80080e2:	e7e5      	b.n	80080b0 <_dtoa_r+0x338>
 80080e4:	f000 80d2 	beq.w	800828c <_dtoa_r+0x514>
 80080e8:	427c      	negs	r4, r7
 80080ea:	4b92      	ldr	r3, [pc, #584]	@ (8008334 <_dtoa_r+0x5bc>)
 80080ec:	4d92      	ldr	r5, [pc, #584]	@ (8008338 <_dtoa_r+0x5c0>)
 80080ee:	f004 020f 	and.w	r2, r4, #15
 80080f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080fe:	f7f8 fa83 	bl	8000608 <__aeabi_dmul>
 8008102:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008106:	1124      	asrs	r4, r4, #4
 8008108:	2300      	movs	r3, #0
 800810a:	2602      	movs	r6, #2
 800810c:	2c00      	cmp	r4, #0
 800810e:	f040 80b2 	bne.w	8008276 <_dtoa_r+0x4fe>
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1d3      	bne.n	80080be <_dtoa_r+0x346>
 8008116:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008118:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 80b7 	beq.w	8008290 <_dtoa_r+0x518>
 8008122:	4b86      	ldr	r3, [pc, #536]	@ (800833c <_dtoa_r+0x5c4>)
 8008124:	2200      	movs	r2, #0
 8008126:	4620      	mov	r0, r4
 8008128:	4629      	mov	r1, r5
 800812a:	f7f8 fcdf 	bl	8000aec <__aeabi_dcmplt>
 800812e:	2800      	cmp	r0, #0
 8008130:	f000 80ae 	beq.w	8008290 <_dtoa_r+0x518>
 8008134:	9b07      	ldr	r3, [sp, #28]
 8008136:	2b00      	cmp	r3, #0
 8008138:	f000 80aa 	beq.w	8008290 <_dtoa_r+0x518>
 800813c:	9b00      	ldr	r3, [sp, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	dd37      	ble.n	80081b2 <_dtoa_r+0x43a>
 8008142:	1e7b      	subs	r3, r7, #1
 8008144:	9304      	str	r3, [sp, #16]
 8008146:	4620      	mov	r0, r4
 8008148:	4b7d      	ldr	r3, [pc, #500]	@ (8008340 <_dtoa_r+0x5c8>)
 800814a:	2200      	movs	r2, #0
 800814c:	4629      	mov	r1, r5
 800814e:	f7f8 fa5b 	bl	8000608 <__aeabi_dmul>
 8008152:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008156:	9c00      	ldr	r4, [sp, #0]
 8008158:	3601      	adds	r6, #1
 800815a:	4630      	mov	r0, r6
 800815c:	f7f8 f9ea 	bl	8000534 <__aeabi_i2d>
 8008160:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008164:	f7f8 fa50 	bl	8000608 <__aeabi_dmul>
 8008168:	4b76      	ldr	r3, [pc, #472]	@ (8008344 <_dtoa_r+0x5cc>)
 800816a:	2200      	movs	r2, #0
 800816c:	f7f8 f896 	bl	800029c <__adddf3>
 8008170:	4605      	mov	r5, r0
 8008172:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008176:	2c00      	cmp	r4, #0
 8008178:	f040 808d 	bne.w	8008296 <_dtoa_r+0x51e>
 800817c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008180:	4b71      	ldr	r3, [pc, #452]	@ (8008348 <_dtoa_r+0x5d0>)
 8008182:	2200      	movs	r2, #0
 8008184:	f7f8 f888 	bl	8000298 <__aeabi_dsub>
 8008188:	4602      	mov	r2, r0
 800818a:	460b      	mov	r3, r1
 800818c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008190:	462a      	mov	r2, r5
 8008192:	4633      	mov	r3, r6
 8008194:	f7f8 fcc8 	bl	8000b28 <__aeabi_dcmpgt>
 8008198:	2800      	cmp	r0, #0
 800819a:	f040 828b 	bne.w	80086b4 <_dtoa_r+0x93c>
 800819e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081a2:	462a      	mov	r2, r5
 80081a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80081a8:	f7f8 fca0 	bl	8000aec <__aeabi_dcmplt>
 80081ac:	2800      	cmp	r0, #0
 80081ae:	f040 8128 	bne.w	8008402 <_dtoa_r+0x68a>
 80081b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80081b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80081ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80081bc:	2b00      	cmp	r3, #0
 80081be:	f2c0 815a 	blt.w	8008476 <_dtoa_r+0x6fe>
 80081c2:	2f0e      	cmp	r7, #14
 80081c4:	f300 8157 	bgt.w	8008476 <_dtoa_r+0x6fe>
 80081c8:	4b5a      	ldr	r3, [pc, #360]	@ (8008334 <_dtoa_r+0x5bc>)
 80081ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80081ce:	ed93 7b00 	vldr	d7, [r3]
 80081d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	ed8d 7b00 	vstr	d7, [sp]
 80081da:	da03      	bge.n	80081e4 <_dtoa_r+0x46c>
 80081dc:	9b07      	ldr	r3, [sp, #28]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f340 8101 	ble.w	80083e6 <_dtoa_r+0x66e>
 80081e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80081e8:	4656      	mov	r6, sl
 80081ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80081ee:	4620      	mov	r0, r4
 80081f0:	4629      	mov	r1, r5
 80081f2:	f7f8 fb33 	bl	800085c <__aeabi_ddiv>
 80081f6:	f7f8 fcb7 	bl	8000b68 <__aeabi_d2iz>
 80081fa:	4680      	mov	r8, r0
 80081fc:	f7f8 f99a 	bl	8000534 <__aeabi_i2d>
 8008200:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008204:	f7f8 fa00 	bl	8000608 <__aeabi_dmul>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4620      	mov	r0, r4
 800820e:	4629      	mov	r1, r5
 8008210:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008214:	f7f8 f840 	bl	8000298 <__aeabi_dsub>
 8008218:	f806 4b01 	strb.w	r4, [r6], #1
 800821c:	9d07      	ldr	r5, [sp, #28]
 800821e:	eba6 040a 	sub.w	r4, r6, sl
 8008222:	42a5      	cmp	r5, r4
 8008224:	4602      	mov	r2, r0
 8008226:	460b      	mov	r3, r1
 8008228:	f040 8117 	bne.w	800845a <_dtoa_r+0x6e2>
 800822c:	f7f8 f836 	bl	800029c <__adddf3>
 8008230:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008234:	4604      	mov	r4, r0
 8008236:	460d      	mov	r5, r1
 8008238:	f7f8 fc76 	bl	8000b28 <__aeabi_dcmpgt>
 800823c:	2800      	cmp	r0, #0
 800823e:	f040 80f9 	bne.w	8008434 <_dtoa_r+0x6bc>
 8008242:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008246:	4620      	mov	r0, r4
 8008248:	4629      	mov	r1, r5
 800824a:	f7f8 fc45 	bl	8000ad8 <__aeabi_dcmpeq>
 800824e:	b118      	cbz	r0, 8008258 <_dtoa_r+0x4e0>
 8008250:	f018 0f01 	tst.w	r8, #1
 8008254:	f040 80ee 	bne.w	8008434 <_dtoa_r+0x6bc>
 8008258:	4649      	mov	r1, r9
 800825a:	4658      	mov	r0, fp
 800825c:	f000 fc90 	bl	8008b80 <_Bfree>
 8008260:	2300      	movs	r3, #0
 8008262:	7033      	strb	r3, [r6, #0]
 8008264:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008266:	3701      	adds	r7, #1
 8008268:	601f      	str	r7, [r3, #0]
 800826a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800826c:	2b00      	cmp	r3, #0
 800826e:	f000 831d 	beq.w	80088ac <_dtoa_r+0xb34>
 8008272:	601e      	str	r6, [r3, #0]
 8008274:	e31a      	b.n	80088ac <_dtoa_r+0xb34>
 8008276:	07e2      	lsls	r2, r4, #31
 8008278:	d505      	bpl.n	8008286 <_dtoa_r+0x50e>
 800827a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800827e:	f7f8 f9c3 	bl	8000608 <__aeabi_dmul>
 8008282:	3601      	adds	r6, #1
 8008284:	2301      	movs	r3, #1
 8008286:	1064      	asrs	r4, r4, #1
 8008288:	3508      	adds	r5, #8
 800828a:	e73f      	b.n	800810c <_dtoa_r+0x394>
 800828c:	2602      	movs	r6, #2
 800828e:	e742      	b.n	8008116 <_dtoa_r+0x39e>
 8008290:	9c07      	ldr	r4, [sp, #28]
 8008292:	9704      	str	r7, [sp, #16]
 8008294:	e761      	b.n	800815a <_dtoa_r+0x3e2>
 8008296:	4b27      	ldr	r3, [pc, #156]	@ (8008334 <_dtoa_r+0x5bc>)
 8008298:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800829a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800829e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082a2:	4454      	add	r4, sl
 80082a4:	2900      	cmp	r1, #0
 80082a6:	d053      	beq.n	8008350 <_dtoa_r+0x5d8>
 80082a8:	4928      	ldr	r1, [pc, #160]	@ (800834c <_dtoa_r+0x5d4>)
 80082aa:	2000      	movs	r0, #0
 80082ac:	f7f8 fad6 	bl	800085c <__aeabi_ddiv>
 80082b0:	4633      	mov	r3, r6
 80082b2:	462a      	mov	r2, r5
 80082b4:	f7f7 fff0 	bl	8000298 <__aeabi_dsub>
 80082b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80082bc:	4656      	mov	r6, sl
 80082be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082c2:	f7f8 fc51 	bl	8000b68 <__aeabi_d2iz>
 80082c6:	4605      	mov	r5, r0
 80082c8:	f7f8 f934 	bl	8000534 <__aeabi_i2d>
 80082cc:	4602      	mov	r2, r0
 80082ce:	460b      	mov	r3, r1
 80082d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082d4:	f7f7 ffe0 	bl	8000298 <__aeabi_dsub>
 80082d8:	3530      	adds	r5, #48	@ 0x30
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80082e2:	f806 5b01 	strb.w	r5, [r6], #1
 80082e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80082ea:	f7f8 fbff 	bl	8000aec <__aeabi_dcmplt>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d171      	bne.n	80083d6 <_dtoa_r+0x65e>
 80082f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082f6:	4911      	ldr	r1, [pc, #68]	@ (800833c <_dtoa_r+0x5c4>)
 80082f8:	2000      	movs	r0, #0
 80082fa:	f7f7 ffcd 	bl	8000298 <__aeabi_dsub>
 80082fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008302:	f7f8 fbf3 	bl	8000aec <__aeabi_dcmplt>
 8008306:	2800      	cmp	r0, #0
 8008308:	f040 8095 	bne.w	8008436 <_dtoa_r+0x6be>
 800830c:	42a6      	cmp	r6, r4
 800830e:	f43f af50 	beq.w	80081b2 <_dtoa_r+0x43a>
 8008312:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008316:	4b0a      	ldr	r3, [pc, #40]	@ (8008340 <_dtoa_r+0x5c8>)
 8008318:	2200      	movs	r2, #0
 800831a:	f7f8 f975 	bl	8000608 <__aeabi_dmul>
 800831e:	4b08      	ldr	r3, [pc, #32]	@ (8008340 <_dtoa_r+0x5c8>)
 8008320:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008324:	2200      	movs	r2, #0
 8008326:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800832a:	f7f8 f96d 	bl	8000608 <__aeabi_dmul>
 800832e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008332:	e7c4      	b.n	80082be <_dtoa_r+0x546>
 8008334:	0800bd90 	.word	0x0800bd90
 8008338:	0800bd68 	.word	0x0800bd68
 800833c:	3ff00000 	.word	0x3ff00000
 8008340:	40240000 	.word	0x40240000
 8008344:	401c0000 	.word	0x401c0000
 8008348:	40140000 	.word	0x40140000
 800834c:	3fe00000 	.word	0x3fe00000
 8008350:	4631      	mov	r1, r6
 8008352:	4628      	mov	r0, r5
 8008354:	f7f8 f958 	bl	8000608 <__aeabi_dmul>
 8008358:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800835c:	9415      	str	r4, [sp, #84]	@ 0x54
 800835e:	4656      	mov	r6, sl
 8008360:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008364:	f7f8 fc00 	bl	8000b68 <__aeabi_d2iz>
 8008368:	4605      	mov	r5, r0
 800836a:	f7f8 f8e3 	bl	8000534 <__aeabi_i2d>
 800836e:	4602      	mov	r2, r0
 8008370:	460b      	mov	r3, r1
 8008372:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008376:	f7f7 ff8f 	bl	8000298 <__aeabi_dsub>
 800837a:	3530      	adds	r5, #48	@ 0x30
 800837c:	f806 5b01 	strb.w	r5, [r6], #1
 8008380:	4602      	mov	r2, r0
 8008382:	460b      	mov	r3, r1
 8008384:	42a6      	cmp	r6, r4
 8008386:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800838a:	f04f 0200 	mov.w	r2, #0
 800838e:	d124      	bne.n	80083da <_dtoa_r+0x662>
 8008390:	4bac      	ldr	r3, [pc, #688]	@ (8008644 <_dtoa_r+0x8cc>)
 8008392:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008396:	f7f7 ff81 	bl	800029c <__adddf3>
 800839a:	4602      	mov	r2, r0
 800839c:	460b      	mov	r3, r1
 800839e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083a2:	f7f8 fbc1 	bl	8000b28 <__aeabi_dcmpgt>
 80083a6:	2800      	cmp	r0, #0
 80083a8:	d145      	bne.n	8008436 <_dtoa_r+0x6be>
 80083aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80083ae:	49a5      	ldr	r1, [pc, #660]	@ (8008644 <_dtoa_r+0x8cc>)
 80083b0:	2000      	movs	r0, #0
 80083b2:	f7f7 ff71 	bl	8000298 <__aeabi_dsub>
 80083b6:	4602      	mov	r2, r0
 80083b8:	460b      	mov	r3, r1
 80083ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083be:	f7f8 fb95 	bl	8000aec <__aeabi_dcmplt>
 80083c2:	2800      	cmp	r0, #0
 80083c4:	f43f aef5 	beq.w	80081b2 <_dtoa_r+0x43a>
 80083c8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80083ca:	1e73      	subs	r3, r6, #1
 80083cc:	9315      	str	r3, [sp, #84]	@ 0x54
 80083ce:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083d2:	2b30      	cmp	r3, #48	@ 0x30
 80083d4:	d0f8      	beq.n	80083c8 <_dtoa_r+0x650>
 80083d6:	9f04      	ldr	r7, [sp, #16]
 80083d8:	e73e      	b.n	8008258 <_dtoa_r+0x4e0>
 80083da:	4b9b      	ldr	r3, [pc, #620]	@ (8008648 <_dtoa_r+0x8d0>)
 80083dc:	f7f8 f914 	bl	8000608 <__aeabi_dmul>
 80083e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083e4:	e7bc      	b.n	8008360 <_dtoa_r+0x5e8>
 80083e6:	d10c      	bne.n	8008402 <_dtoa_r+0x68a>
 80083e8:	4b98      	ldr	r3, [pc, #608]	@ (800864c <_dtoa_r+0x8d4>)
 80083ea:	2200      	movs	r2, #0
 80083ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083f0:	f7f8 f90a 	bl	8000608 <__aeabi_dmul>
 80083f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083f8:	f7f8 fb8c 	bl	8000b14 <__aeabi_dcmpge>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	f000 8157 	beq.w	80086b0 <_dtoa_r+0x938>
 8008402:	2400      	movs	r4, #0
 8008404:	4625      	mov	r5, r4
 8008406:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008408:	43db      	mvns	r3, r3
 800840a:	9304      	str	r3, [sp, #16]
 800840c:	4656      	mov	r6, sl
 800840e:	2700      	movs	r7, #0
 8008410:	4621      	mov	r1, r4
 8008412:	4658      	mov	r0, fp
 8008414:	f000 fbb4 	bl	8008b80 <_Bfree>
 8008418:	2d00      	cmp	r5, #0
 800841a:	d0dc      	beq.n	80083d6 <_dtoa_r+0x65e>
 800841c:	b12f      	cbz	r7, 800842a <_dtoa_r+0x6b2>
 800841e:	42af      	cmp	r7, r5
 8008420:	d003      	beq.n	800842a <_dtoa_r+0x6b2>
 8008422:	4639      	mov	r1, r7
 8008424:	4658      	mov	r0, fp
 8008426:	f000 fbab 	bl	8008b80 <_Bfree>
 800842a:	4629      	mov	r1, r5
 800842c:	4658      	mov	r0, fp
 800842e:	f000 fba7 	bl	8008b80 <_Bfree>
 8008432:	e7d0      	b.n	80083d6 <_dtoa_r+0x65e>
 8008434:	9704      	str	r7, [sp, #16]
 8008436:	4633      	mov	r3, r6
 8008438:	461e      	mov	r6, r3
 800843a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800843e:	2a39      	cmp	r2, #57	@ 0x39
 8008440:	d107      	bne.n	8008452 <_dtoa_r+0x6da>
 8008442:	459a      	cmp	sl, r3
 8008444:	d1f8      	bne.n	8008438 <_dtoa_r+0x6c0>
 8008446:	9a04      	ldr	r2, [sp, #16]
 8008448:	3201      	adds	r2, #1
 800844a:	9204      	str	r2, [sp, #16]
 800844c:	2230      	movs	r2, #48	@ 0x30
 800844e:	f88a 2000 	strb.w	r2, [sl]
 8008452:	781a      	ldrb	r2, [r3, #0]
 8008454:	3201      	adds	r2, #1
 8008456:	701a      	strb	r2, [r3, #0]
 8008458:	e7bd      	b.n	80083d6 <_dtoa_r+0x65e>
 800845a:	4b7b      	ldr	r3, [pc, #492]	@ (8008648 <_dtoa_r+0x8d0>)
 800845c:	2200      	movs	r2, #0
 800845e:	f7f8 f8d3 	bl	8000608 <__aeabi_dmul>
 8008462:	2200      	movs	r2, #0
 8008464:	2300      	movs	r3, #0
 8008466:	4604      	mov	r4, r0
 8008468:	460d      	mov	r5, r1
 800846a:	f7f8 fb35 	bl	8000ad8 <__aeabi_dcmpeq>
 800846e:	2800      	cmp	r0, #0
 8008470:	f43f aebb 	beq.w	80081ea <_dtoa_r+0x472>
 8008474:	e6f0      	b.n	8008258 <_dtoa_r+0x4e0>
 8008476:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008478:	2a00      	cmp	r2, #0
 800847a:	f000 80db 	beq.w	8008634 <_dtoa_r+0x8bc>
 800847e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008480:	2a01      	cmp	r2, #1
 8008482:	f300 80bf 	bgt.w	8008604 <_dtoa_r+0x88c>
 8008486:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008488:	2a00      	cmp	r2, #0
 800848a:	f000 80b7 	beq.w	80085fc <_dtoa_r+0x884>
 800848e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008492:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008494:	4646      	mov	r6, r8
 8008496:	9a08      	ldr	r2, [sp, #32]
 8008498:	2101      	movs	r1, #1
 800849a:	441a      	add	r2, r3
 800849c:	4658      	mov	r0, fp
 800849e:	4498      	add	r8, r3
 80084a0:	9208      	str	r2, [sp, #32]
 80084a2:	f000 fc6b 	bl	8008d7c <__i2b>
 80084a6:	4605      	mov	r5, r0
 80084a8:	b15e      	cbz	r6, 80084c2 <_dtoa_r+0x74a>
 80084aa:	9b08      	ldr	r3, [sp, #32]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	dd08      	ble.n	80084c2 <_dtoa_r+0x74a>
 80084b0:	42b3      	cmp	r3, r6
 80084b2:	9a08      	ldr	r2, [sp, #32]
 80084b4:	bfa8      	it	ge
 80084b6:	4633      	movge	r3, r6
 80084b8:	eba8 0803 	sub.w	r8, r8, r3
 80084bc:	1af6      	subs	r6, r6, r3
 80084be:	1ad3      	subs	r3, r2, r3
 80084c0:	9308      	str	r3, [sp, #32]
 80084c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084c4:	b1f3      	cbz	r3, 8008504 <_dtoa_r+0x78c>
 80084c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f000 80b7 	beq.w	800863c <_dtoa_r+0x8c4>
 80084ce:	b18c      	cbz	r4, 80084f4 <_dtoa_r+0x77c>
 80084d0:	4629      	mov	r1, r5
 80084d2:	4622      	mov	r2, r4
 80084d4:	4658      	mov	r0, fp
 80084d6:	f000 fd11 	bl	8008efc <__pow5mult>
 80084da:	464a      	mov	r2, r9
 80084dc:	4601      	mov	r1, r0
 80084de:	4605      	mov	r5, r0
 80084e0:	4658      	mov	r0, fp
 80084e2:	f000 fc61 	bl	8008da8 <__multiply>
 80084e6:	4649      	mov	r1, r9
 80084e8:	9004      	str	r0, [sp, #16]
 80084ea:	4658      	mov	r0, fp
 80084ec:	f000 fb48 	bl	8008b80 <_Bfree>
 80084f0:	9b04      	ldr	r3, [sp, #16]
 80084f2:	4699      	mov	r9, r3
 80084f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084f6:	1b1a      	subs	r2, r3, r4
 80084f8:	d004      	beq.n	8008504 <_dtoa_r+0x78c>
 80084fa:	4649      	mov	r1, r9
 80084fc:	4658      	mov	r0, fp
 80084fe:	f000 fcfd 	bl	8008efc <__pow5mult>
 8008502:	4681      	mov	r9, r0
 8008504:	2101      	movs	r1, #1
 8008506:	4658      	mov	r0, fp
 8008508:	f000 fc38 	bl	8008d7c <__i2b>
 800850c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800850e:	4604      	mov	r4, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	f000 81cf 	beq.w	80088b4 <_dtoa_r+0xb3c>
 8008516:	461a      	mov	r2, r3
 8008518:	4601      	mov	r1, r0
 800851a:	4658      	mov	r0, fp
 800851c:	f000 fcee 	bl	8008efc <__pow5mult>
 8008520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008522:	2b01      	cmp	r3, #1
 8008524:	4604      	mov	r4, r0
 8008526:	f300 8095 	bgt.w	8008654 <_dtoa_r+0x8dc>
 800852a:	9b02      	ldr	r3, [sp, #8]
 800852c:	2b00      	cmp	r3, #0
 800852e:	f040 8087 	bne.w	8008640 <_dtoa_r+0x8c8>
 8008532:	9b03      	ldr	r3, [sp, #12]
 8008534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008538:	2b00      	cmp	r3, #0
 800853a:	f040 8089 	bne.w	8008650 <_dtoa_r+0x8d8>
 800853e:	9b03      	ldr	r3, [sp, #12]
 8008540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008544:	0d1b      	lsrs	r3, r3, #20
 8008546:	051b      	lsls	r3, r3, #20
 8008548:	b12b      	cbz	r3, 8008556 <_dtoa_r+0x7de>
 800854a:	9b08      	ldr	r3, [sp, #32]
 800854c:	3301      	adds	r3, #1
 800854e:	9308      	str	r3, [sp, #32]
 8008550:	f108 0801 	add.w	r8, r8, #1
 8008554:	2301      	movs	r3, #1
 8008556:	930a      	str	r3, [sp, #40]	@ 0x28
 8008558:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800855a:	2b00      	cmp	r3, #0
 800855c:	f000 81b0 	beq.w	80088c0 <_dtoa_r+0xb48>
 8008560:	6923      	ldr	r3, [r4, #16]
 8008562:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008566:	6918      	ldr	r0, [r3, #16]
 8008568:	f000 fbbc 	bl	8008ce4 <__hi0bits>
 800856c:	f1c0 0020 	rsb	r0, r0, #32
 8008570:	9b08      	ldr	r3, [sp, #32]
 8008572:	4418      	add	r0, r3
 8008574:	f010 001f 	ands.w	r0, r0, #31
 8008578:	d077      	beq.n	800866a <_dtoa_r+0x8f2>
 800857a:	f1c0 0320 	rsb	r3, r0, #32
 800857e:	2b04      	cmp	r3, #4
 8008580:	dd6b      	ble.n	800865a <_dtoa_r+0x8e2>
 8008582:	9b08      	ldr	r3, [sp, #32]
 8008584:	f1c0 001c 	rsb	r0, r0, #28
 8008588:	4403      	add	r3, r0
 800858a:	4480      	add	r8, r0
 800858c:	4406      	add	r6, r0
 800858e:	9308      	str	r3, [sp, #32]
 8008590:	f1b8 0f00 	cmp.w	r8, #0
 8008594:	dd05      	ble.n	80085a2 <_dtoa_r+0x82a>
 8008596:	4649      	mov	r1, r9
 8008598:	4642      	mov	r2, r8
 800859a:	4658      	mov	r0, fp
 800859c:	f000 fd08 	bl	8008fb0 <__lshift>
 80085a0:	4681      	mov	r9, r0
 80085a2:	9b08      	ldr	r3, [sp, #32]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	dd05      	ble.n	80085b4 <_dtoa_r+0x83c>
 80085a8:	4621      	mov	r1, r4
 80085aa:	461a      	mov	r2, r3
 80085ac:	4658      	mov	r0, fp
 80085ae:	f000 fcff 	bl	8008fb0 <__lshift>
 80085b2:	4604      	mov	r4, r0
 80085b4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d059      	beq.n	800866e <_dtoa_r+0x8f6>
 80085ba:	4621      	mov	r1, r4
 80085bc:	4648      	mov	r0, r9
 80085be:	f000 fd63 	bl	8009088 <__mcmp>
 80085c2:	2800      	cmp	r0, #0
 80085c4:	da53      	bge.n	800866e <_dtoa_r+0x8f6>
 80085c6:	1e7b      	subs	r3, r7, #1
 80085c8:	9304      	str	r3, [sp, #16]
 80085ca:	4649      	mov	r1, r9
 80085cc:	2300      	movs	r3, #0
 80085ce:	220a      	movs	r2, #10
 80085d0:	4658      	mov	r0, fp
 80085d2:	f000 faf7 	bl	8008bc4 <__multadd>
 80085d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085d8:	4681      	mov	r9, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f000 8172 	beq.w	80088c4 <_dtoa_r+0xb4c>
 80085e0:	2300      	movs	r3, #0
 80085e2:	4629      	mov	r1, r5
 80085e4:	220a      	movs	r2, #10
 80085e6:	4658      	mov	r0, fp
 80085e8:	f000 faec 	bl	8008bc4 <__multadd>
 80085ec:	9b00      	ldr	r3, [sp, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	4605      	mov	r5, r0
 80085f2:	dc67      	bgt.n	80086c4 <_dtoa_r+0x94c>
 80085f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	dc41      	bgt.n	800867e <_dtoa_r+0x906>
 80085fa:	e063      	b.n	80086c4 <_dtoa_r+0x94c>
 80085fc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80085fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008602:	e746      	b.n	8008492 <_dtoa_r+0x71a>
 8008604:	9b07      	ldr	r3, [sp, #28]
 8008606:	1e5c      	subs	r4, r3, #1
 8008608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800860a:	42a3      	cmp	r3, r4
 800860c:	bfbf      	itttt	lt
 800860e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008610:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008612:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008614:	1ae3      	sublt	r3, r4, r3
 8008616:	bfb4      	ite	lt
 8008618:	18d2      	addlt	r2, r2, r3
 800861a:	1b1c      	subge	r4, r3, r4
 800861c:	9b07      	ldr	r3, [sp, #28]
 800861e:	bfbc      	itt	lt
 8008620:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008622:	2400      	movlt	r4, #0
 8008624:	2b00      	cmp	r3, #0
 8008626:	bfb5      	itete	lt
 8008628:	eba8 0603 	sublt.w	r6, r8, r3
 800862c:	9b07      	ldrge	r3, [sp, #28]
 800862e:	2300      	movlt	r3, #0
 8008630:	4646      	movge	r6, r8
 8008632:	e730      	b.n	8008496 <_dtoa_r+0x71e>
 8008634:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008636:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008638:	4646      	mov	r6, r8
 800863a:	e735      	b.n	80084a8 <_dtoa_r+0x730>
 800863c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800863e:	e75c      	b.n	80084fa <_dtoa_r+0x782>
 8008640:	2300      	movs	r3, #0
 8008642:	e788      	b.n	8008556 <_dtoa_r+0x7de>
 8008644:	3fe00000 	.word	0x3fe00000
 8008648:	40240000 	.word	0x40240000
 800864c:	40140000 	.word	0x40140000
 8008650:	9b02      	ldr	r3, [sp, #8]
 8008652:	e780      	b.n	8008556 <_dtoa_r+0x7de>
 8008654:	2300      	movs	r3, #0
 8008656:	930a      	str	r3, [sp, #40]	@ 0x28
 8008658:	e782      	b.n	8008560 <_dtoa_r+0x7e8>
 800865a:	d099      	beq.n	8008590 <_dtoa_r+0x818>
 800865c:	9a08      	ldr	r2, [sp, #32]
 800865e:	331c      	adds	r3, #28
 8008660:	441a      	add	r2, r3
 8008662:	4498      	add	r8, r3
 8008664:	441e      	add	r6, r3
 8008666:	9208      	str	r2, [sp, #32]
 8008668:	e792      	b.n	8008590 <_dtoa_r+0x818>
 800866a:	4603      	mov	r3, r0
 800866c:	e7f6      	b.n	800865c <_dtoa_r+0x8e4>
 800866e:	9b07      	ldr	r3, [sp, #28]
 8008670:	9704      	str	r7, [sp, #16]
 8008672:	2b00      	cmp	r3, #0
 8008674:	dc20      	bgt.n	80086b8 <_dtoa_r+0x940>
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800867a:	2b02      	cmp	r3, #2
 800867c:	dd1e      	ble.n	80086bc <_dtoa_r+0x944>
 800867e:	9b00      	ldr	r3, [sp, #0]
 8008680:	2b00      	cmp	r3, #0
 8008682:	f47f aec0 	bne.w	8008406 <_dtoa_r+0x68e>
 8008686:	4621      	mov	r1, r4
 8008688:	2205      	movs	r2, #5
 800868a:	4658      	mov	r0, fp
 800868c:	f000 fa9a 	bl	8008bc4 <__multadd>
 8008690:	4601      	mov	r1, r0
 8008692:	4604      	mov	r4, r0
 8008694:	4648      	mov	r0, r9
 8008696:	f000 fcf7 	bl	8009088 <__mcmp>
 800869a:	2800      	cmp	r0, #0
 800869c:	f77f aeb3 	ble.w	8008406 <_dtoa_r+0x68e>
 80086a0:	4656      	mov	r6, sl
 80086a2:	2331      	movs	r3, #49	@ 0x31
 80086a4:	f806 3b01 	strb.w	r3, [r6], #1
 80086a8:	9b04      	ldr	r3, [sp, #16]
 80086aa:	3301      	adds	r3, #1
 80086ac:	9304      	str	r3, [sp, #16]
 80086ae:	e6ae      	b.n	800840e <_dtoa_r+0x696>
 80086b0:	9c07      	ldr	r4, [sp, #28]
 80086b2:	9704      	str	r7, [sp, #16]
 80086b4:	4625      	mov	r5, r4
 80086b6:	e7f3      	b.n	80086a0 <_dtoa_r+0x928>
 80086b8:	9b07      	ldr	r3, [sp, #28]
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f000 8104 	beq.w	80088cc <_dtoa_r+0xb54>
 80086c4:	2e00      	cmp	r6, #0
 80086c6:	dd05      	ble.n	80086d4 <_dtoa_r+0x95c>
 80086c8:	4629      	mov	r1, r5
 80086ca:	4632      	mov	r2, r6
 80086cc:	4658      	mov	r0, fp
 80086ce:	f000 fc6f 	bl	8008fb0 <__lshift>
 80086d2:	4605      	mov	r5, r0
 80086d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d05a      	beq.n	8008790 <_dtoa_r+0xa18>
 80086da:	6869      	ldr	r1, [r5, #4]
 80086dc:	4658      	mov	r0, fp
 80086de:	f000 fa0f 	bl	8008b00 <_Balloc>
 80086e2:	4606      	mov	r6, r0
 80086e4:	b928      	cbnz	r0, 80086f2 <_dtoa_r+0x97a>
 80086e6:	4b84      	ldr	r3, [pc, #528]	@ (80088f8 <_dtoa_r+0xb80>)
 80086e8:	4602      	mov	r2, r0
 80086ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80086ee:	f7ff bb5a 	b.w	8007da6 <_dtoa_r+0x2e>
 80086f2:	692a      	ldr	r2, [r5, #16]
 80086f4:	3202      	adds	r2, #2
 80086f6:	0092      	lsls	r2, r2, #2
 80086f8:	f105 010c 	add.w	r1, r5, #12
 80086fc:	300c      	adds	r0, #12
 80086fe:	f002 fcc9 	bl	800b094 <memcpy>
 8008702:	2201      	movs	r2, #1
 8008704:	4631      	mov	r1, r6
 8008706:	4658      	mov	r0, fp
 8008708:	f000 fc52 	bl	8008fb0 <__lshift>
 800870c:	f10a 0301 	add.w	r3, sl, #1
 8008710:	9307      	str	r3, [sp, #28]
 8008712:	9b00      	ldr	r3, [sp, #0]
 8008714:	4453      	add	r3, sl
 8008716:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008718:	9b02      	ldr	r3, [sp, #8]
 800871a:	f003 0301 	and.w	r3, r3, #1
 800871e:	462f      	mov	r7, r5
 8008720:	930a      	str	r3, [sp, #40]	@ 0x28
 8008722:	4605      	mov	r5, r0
 8008724:	9b07      	ldr	r3, [sp, #28]
 8008726:	4621      	mov	r1, r4
 8008728:	3b01      	subs	r3, #1
 800872a:	4648      	mov	r0, r9
 800872c:	9300      	str	r3, [sp, #0]
 800872e:	f7ff fa99 	bl	8007c64 <quorem>
 8008732:	4639      	mov	r1, r7
 8008734:	9002      	str	r0, [sp, #8]
 8008736:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800873a:	4648      	mov	r0, r9
 800873c:	f000 fca4 	bl	8009088 <__mcmp>
 8008740:	462a      	mov	r2, r5
 8008742:	9008      	str	r0, [sp, #32]
 8008744:	4621      	mov	r1, r4
 8008746:	4658      	mov	r0, fp
 8008748:	f000 fcba 	bl	80090c0 <__mdiff>
 800874c:	68c2      	ldr	r2, [r0, #12]
 800874e:	4606      	mov	r6, r0
 8008750:	bb02      	cbnz	r2, 8008794 <_dtoa_r+0xa1c>
 8008752:	4601      	mov	r1, r0
 8008754:	4648      	mov	r0, r9
 8008756:	f000 fc97 	bl	8009088 <__mcmp>
 800875a:	4602      	mov	r2, r0
 800875c:	4631      	mov	r1, r6
 800875e:	4658      	mov	r0, fp
 8008760:	920e      	str	r2, [sp, #56]	@ 0x38
 8008762:	f000 fa0d 	bl	8008b80 <_Bfree>
 8008766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008768:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800876a:	9e07      	ldr	r6, [sp, #28]
 800876c:	ea43 0102 	orr.w	r1, r3, r2
 8008770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008772:	4319      	orrs	r1, r3
 8008774:	d110      	bne.n	8008798 <_dtoa_r+0xa20>
 8008776:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800877a:	d029      	beq.n	80087d0 <_dtoa_r+0xa58>
 800877c:	9b08      	ldr	r3, [sp, #32]
 800877e:	2b00      	cmp	r3, #0
 8008780:	dd02      	ble.n	8008788 <_dtoa_r+0xa10>
 8008782:	9b02      	ldr	r3, [sp, #8]
 8008784:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008788:	9b00      	ldr	r3, [sp, #0]
 800878a:	f883 8000 	strb.w	r8, [r3]
 800878e:	e63f      	b.n	8008410 <_dtoa_r+0x698>
 8008790:	4628      	mov	r0, r5
 8008792:	e7bb      	b.n	800870c <_dtoa_r+0x994>
 8008794:	2201      	movs	r2, #1
 8008796:	e7e1      	b.n	800875c <_dtoa_r+0x9e4>
 8008798:	9b08      	ldr	r3, [sp, #32]
 800879a:	2b00      	cmp	r3, #0
 800879c:	db04      	blt.n	80087a8 <_dtoa_r+0xa30>
 800879e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80087a0:	430b      	orrs	r3, r1
 80087a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80087a4:	430b      	orrs	r3, r1
 80087a6:	d120      	bne.n	80087ea <_dtoa_r+0xa72>
 80087a8:	2a00      	cmp	r2, #0
 80087aa:	dded      	ble.n	8008788 <_dtoa_r+0xa10>
 80087ac:	4649      	mov	r1, r9
 80087ae:	2201      	movs	r2, #1
 80087b0:	4658      	mov	r0, fp
 80087b2:	f000 fbfd 	bl	8008fb0 <__lshift>
 80087b6:	4621      	mov	r1, r4
 80087b8:	4681      	mov	r9, r0
 80087ba:	f000 fc65 	bl	8009088 <__mcmp>
 80087be:	2800      	cmp	r0, #0
 80087c0:	dc03      	bgt.n	80087ca <_dtoa_r+0xa52>
 80087c2:	d1e1      	bne.n	8008788 <_dtoa_r+0xa10>
 80087c4:	f018 0f01 	tst.w	r8, #1
 80087c8:	d0de      	beq.n	8008788 <_dtoa_r+0xa10>
 80087ca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80087ce:	d1d8      	bne.n	8008782 <_dtoa_r+0xa0a>
 80087d0:	9a00      	ldr	r2, [sp, #0]
 80087d2:	2339      	movs	r3, #57	@ 0x39
 80087d4:	7013      	strb	r3, [r2, #0]
 80087d6:	4633      	mov	r3, r6
 80087d8:	461e      	mov	r6, r3
 80087da:	3b01      	subs	r3, #1
 80087dc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80087e0:	2a39      	cmp	r2, #57	@ 0x39
 80087e2:	d052      	beq.n	800888a <_dtoa_r+0xb12>
 80087e4:	3201      	adds	r2, #1
 80087e6:	701a      	strb	r2, [r3, #0]
 80087e8:	e612      	b.n	8008410 <_dtoa_r+0x698>
 80087ea:	2a00      	cmp	r2, #0
 80087ec:	dd07      	ble.n	80087fe <_dtoa_r+0xa86>
 80087ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80087f2:	d0ed      	beq.n	80087d0 <_dtoa_r+0xa58>
 80087f4:	9a00      	ldr	r2, [sp, #0]
 80087f6:	f108 0301 	add.w	r3, r8, #1
 80087fa:	7013      	strb	r3, [r2, #0]
 80087fc:	e608      	b.n	8008410 <_dtoa_r+0x698>
 80087fe:	9b07      	ldr	r3, [sp, #28]
 8008800:	9a07      	ldr	r2, [sp, #28]
 8008802:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008808:	4293      	cmp	r3, r2
 800880a:	d028      	beq.n	800885e <_dtoa_r+0xae6>
 800880c:	4649      	mov	r1, r9
 800880e:	2300      	movs	r3, #0
 8008810:	220a      	movs	r2, #10
 8008812:	4658      	mov	r0, fp
 8008814:	f000 f9d6 	bl	8008bc4 <__multadd>
 8008818:	42af      	cmp	r7, r5
 800881a:	4681      	mov	r9, r0
 800881c:	f04f 0300 	mov.w	r3, #0
 8008820:	f04f 020a 	mov.w	r2, #10
 8008824:	4639      	mov	r1, r7
 8008826:	4658      	mov	r0, fp
 8008828:	d107      	bne.n	800883a <_dtoa_r+0xac2>
 800882a:	f000 f9cb 	bl	8008bc4 <__multadd>
 800882e:	4607      	mov	r7, r0
 8008830:	4605      	mov	r5, r0
 8008832:	9b07      	ldr	r3, [sp, #28]
 8008834:	3301      	adds	r3, #1
 8008836:	9307      	str	r3, [sp, #28]
 8008838:	e774      	b.n	8008724 <_dtoa_r+0x9ac>
 800883a:	f000 f9c3 	bl	8008bc4 <__multadd>
 800883e:	4629      	mov	r1, r5
 8008840:	4607      	mov	r7, r0
 8008842:	2300      	movs	r3, #0
 8008844:	220a      	movs	r2, #10
 8008846:	4658      	mov	r0, fp
 8008848:	f000 f9bc 	bl	8008bc4 <__multadd>
 800884c:	4605      	mov	r5, r0
 800884e:	e7f0      	b.n	8008832 <_dtoa_r+0xaba>
 8008850:	9b00      	ldr	r3, [sp, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	bfcc      	ite	gt
 8008856:	461e      	movgt	r6, r3
 8008858:	2601      	movle	r6, #1
 800885a:	4456      	add	r6, sl
 800885c:	2700      	movs	r7, #0
 800885e:	4649      	mov	r1, r9
 8008860:	2201      	movs	r2, #1
 8008862:	4658      	mov	r0, fp
 8008864:	f000 fba4 	bl	8008fb0 <__lshift>
 8008868:	4621      	mov	r1, r4
 800886a:	4681      	mov	r9, r0
 800886c:	f000 fc0c 	bl	8009088 <__mcmp>
 8008870:	2800      	cmp	r0, #0
 8008872:	dcb0      	bgt.n	80087d6 <_dtoa_r+0xa5e>
 8008874:	d102      	bne.n	800887c <_dtoa_r+0xb04>
 8008876:	f018 0f01 	tst.w	r8, #1
 800887a:	d1ac      	bne.n	80087d6 <_dtoa_r+0xa5e>
 800887c:	4633      	mov	r3, r6
 800887e:	461e      	mov	r6, r3
 8008880:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008884:	2a30      	cmp	r2, #48	@ 0x30
 8008886:	d0fa      	beq.n	800887e <_dtoa_r+0xb06>
 8008888:	e5c2      	b.n	8008410 <_dtoa_r+0x698>
 800888a:	459a      	cmp	sl, r3
 800888c:	d1a4      	bne.n	80087d8 <_dtoa_r+0xa60>
 800888e:	9b04      	ldr	r3, [sp, #16]
 8008890:	3301      	adds	r3, #1
 8008892:	9304      	str	r3, [sp, #16]
 8008894:	2331      	movs	r3, #49	@ 0x31
 8008896:	f88a 3000 	strb.w	r3, [sl]
 800889a:	e5b9      	b.n	8008410 <_dtoa_r+0x698>
 800889c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800889e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80088fc <_dtoa_r+0xb84>
 80088a2:	b11b      	cbz	r3, 80088ac <_dtoa_r+0xb34>
 80088a4:	f10a 0308 	add.w	r3, sl, #8
 80088a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80088aa:	6013      	str	r3, [r2, #0]
 80088ac:	4650      	mov	r0, sl
 80088ae:	b019      	add	sp, #100	@ 0x64
 80088b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	f77f ae37 	ble.w	800852a <_dtoa_r+0x7b2>
 80088bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088be:	930a      	str	r3, [sp, #40]	@ 0x28
 80088c0:	2001      	movs	r0, #1
 80088c2:	e655      	b.n	8008570 <_dtoa_r+0x7f8>
 80088c4:	9b00      	ldr	r3, [sp, #0]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f77f aed6 	ble.w	8008678 <_dtoa_r+0x900>
 80088cc:	4656      	mov	r6, sl
 80088ce:	4621      	mov	r1, r4
 80088d0:	4648      	mov	r0, r9
 80088d2:	f7ff f9c7 	bl	8007c64 <quorem>
 80088d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80088da:	f806 8b01 	strb.w	r8, [r6], #1
 80088de:	9b00      	ldr	r3, [sp, #0]
 80088e0:	eba6 020a 	sub.w	r2, r6, sl
 80088e4:	4293      	cmp	r3, r2
 80088e6:	ddb3      	ble.n	8008850 <_dtoa_r+0xad8>
 80088e8:	4649      	mov	r1, r9
 80088ea:	2300      	movs	r3, #0
 80088ec:	220a      	movs	r2, #10
 80088ee:	4658      	mov	r0, fp
 80088f0:	f000 f968 	bl	8008bc4 <__multadd>
 80088f4:	4681      	mov	r9, r0
 80088f6:	e7ea      	b.n	80088ce <_dtoa_r+0xb56>
 80088f8:	0800bcf0 	.word	0x0800bcf0
 80088fc:	0800bc74 	.word	0x0800bc74

08008900 <_free_r>:
 8008900:	b538      	push	{r3, r4, r5, lr}
 8008902:	4605      	mov	r5, r0
 8008904:	2900      	cmp	r1, #0
 8008906:	d041      	beq.n	800898c <_free_r+0x8c>
 8008908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800890c:	1f0c      	subs	r4, r1, #4
 800890e:	2b00      	cmp	r3, #0
 8008910:	bfb8      	it	lt
 8008912:	18e4      	addlt	r4, r4, r3
 8008914:	f000 f8e8 	bl	8008ae8 <__malloc_lock>
 8008918:	4a1d      	ldr	r2, [pc, #116]	@ (8008990 <_free_r+0x90>)
 800891a:	6813      	ldr	r3, [r2, #0]
 800891c:	b933      	cbnz	r3, 800892c <_free_r+0x2c>
 800891e:	6063      	str	r3, [r4, #4]
 8008920:	6014      	str	r4, [r2, #0]
 8008922:	4628      	mov	r0, r5
 8008924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008928:	f000 b8e4 	b.w	8008af4 <__malloc_unlock>
 800892c:	42a3      	cmp	r3, r4
 800892e:	d908      	bls.n	8008942 <_free_r+0x42>
 8008930:	6820      	ldr	r0, [r4, #0]
 8008932:	1821      	adds	r1, r4, r0
 8008934:	428b      	cmp	r3, r1
 8008936:	bf01      	itttt	eq
 8008938:	6819      	ldreq	r1, [r3, #0]
 800893a:	685b      	ldreq	r3, [r3, #4]
 800893c:	1809      	addeq	r1, r1, r0
 800893e:	6021      	streq	r1, [r4, #0]
 8008940:	e7ed      	b.n	800891e <_free_r+0x1e>
 8008942:	461a      	mov	r2, r3
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	b10b      	cbz	r3, 800894c <_free_r+0x4c>
 8008948:	42a3      	cmp	r3, r4
 800894a:	d9fa      	bls.n	8008942 <_free_r+0x42>
 800894c:	6811      	ldr	r1, [r2, #0]
 800894e:	1850      	adds	r0, r2, r1
 8008950:	42a0      	cmp	r0, r4
 8008952:	d10b      	bne.n	800896c <_free_r+0x6c>
 8008954:	6820      	ldr	r0, [r4, #0]
 8008956:	4401      	add	r1, r0
 8008958:	1850      	adds	r0, r2, r1
 800895a:	4283      	cmp	r3, r0
 800895c:	6011      	str	r1, [r2, #0]
 800895e:	d1e0      	bne.n	8008922 <_free_r+0x22>
 8008960:	6818      	ldr	r0, [r3, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	6053      	str	r3, [r2, #4]
 8008966:	4408      	add	r0, r1
 8008968:	6010      	str	r0, [r2, #0]
 800896a:	e7da      	b.n	8008922 <_free_r+0x22>
 800896c:	d902      	bls.n	8008974 <_free_r+0x74>
 800896e:	230c      	movs	r3, #12
 8008970:	602b      	str	r3, [r5, #0]
 8008972:	e7d6      	b.n	8008922 <_free_r+0x22>
 8008974:	6820      	ldr	r0, [r4, #0]
 8008976:	1821      	adds	r1, r4, r0
 8008978:	428b      	cmp	r3, r1
 800897a:	bf04      	itt	eq
 800897c:	6819      	ldreq	r1, [r3, #0]
 800897e:	685b      	ldreq	r3, [r3, #4]
 8008980:	6063      	str	r3, [r4, #4]
 8008982:	bf04      	itt	eq
 8008984:	1809      	addeq	r1, r1, r0
 8008986:	6021      	streq	r1, [r4, #0]
 8008988:	6054      	str	r4, [r2, #4]
 800898a:	e7ca      	b.n	8008922 <_free_r+0x22>
 800898c:	bd38      	pop	{r3, r4, r5, pc}
 800898e:	bf00      	nop
 8008990:	20005454 	.word	0x20005454

08008994 <malloc>:
 8008994:	4b02      	ldr	r3, [pc, #8]	@ (80089a0 <malloc+0xc>)
 8008996:	4601      	mov	r1, r0
 8008998:	6818      	ldr	r0, [r3, #0]
 800899a:	f000 b825 	b.w	80089e8 <_malloc_r>
 800899e:	bf00      	nop
 80089a0:	20000018 	.word	0x20000018

080089a4 <sbrk_aligned>:
 80089a4:	b570      	push	{r4, r5, r6, lr}
 80089a6:	4e0f      	ldr	r6, [pc, #60]	@ (80089e4 <sbrk_aligned+0x40>)
 80089a8:	460c      	mov	r4, r1
 80089aa:	6831      	ldr	r1, [r6, #0]
 80089ac:	4605      	mov	r5, r0
 80089ae:	b911      	cbnz	r1, 80089b6 <sbrk_aligned+0x12>
 80089b0:	f002 fb60 	bl	800b074 <_sbrk_r>
 80089b4:	6030      	str	r0, [r6, #0]
 80089b6:	4621      	mov	r1, r4
 80089b8:	4628      	mov	r0, r5
 80089ba:	f002 fb5b 	bl	800b074 <_sbrk_r>
 80089be:	1c43      	adds	r3, r0, #1
 80089c0:	d103      	bne.n	80089ca <sbrk_aligned+0x26>
 80089c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80089c6:	4620      	mov	r0, r4
 80089c8:	bd70      	pop	{r4, r5, r6, pc}
 80089ca:	1cc4      	adds	r4, r0, #3
 80089cc:	f024 0403 	bic.w	r4, r4, #3
 80089d0:	42a0      	cmp	r0, r4
 80089d2:	d0f8      	beq.n	80089c6 <sbrk_aligned+0x22>
 80089d4:	1a21      	subs	r1, r4, r0
 80089d6:	4628      	mov	r0, r5
 80089d8:	f002 fb4c 	bl	800b074 <_sbrk_r>
 80089dc:	3001      	adds	r0, #1
 80089de:	d1f2      	bne.n	80089c6 <sbrk_aligned+0x22>
 80089e0:	e7ef      	b.n	80089c2 <sbrk_aligned+0x1e>
 80089e2:	bf00      	nop
 80089e4:	20005450 	.word	0x20005450

080089e8 <_malloc_r>:
 80089e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089ec:	1ccd      	adds	r5, r1, #3
 80089ee:	f025 0503 	bic.w	r5, r5, #3
 80089f2:	3508      	adds	r5, #8
 80089f4:	2d0c      	cmp	r5, #12
 80089f6:	bf38      	it	cc
 80089f8:	250c      	movcc	r5, #12
 80089fa:	2d00      	cmp	r5, #0
 80089fc:	4606      	mov	r6, r0
 80089fe:	db01      	blt.n	8008a04 <_malloc_r+0x1c>
 8008a00:	42a9      	cmp	r1, r5
 8008a02:	d904      	bls.n	8008a0e <_malloc_r+0x26>
 8008a04:	230c      	movs	r3, #12
 8008a06:	6033      	str	r3, [r6, #0]
 8008a08:	2000      	movs	r0, #0
 8008a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ae4 <_malloc_r+0xfc>
 8008a12:	f000 f869 	bl	8008ae8 <__malloc_lock>
 8008a16:	f8d8 3000 	ldr.w	r3, [r8]
 8008a1a:	461c      	mov	r4, r3
 8008a1c:	bb44      	cbnz	r4, 8008a70 <_malloc_r+0x88>
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4630      	mov	r0, r6
 8008a22:	f7ff ffbf 	bl	80089a4 <sbrk_aligned>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	4604      	mov	r4, r0
 8008a2a:	d158      	bne.n	8008ade <_malloc_r+0xf6>
 8008a2c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a30:	4627      	mov	r7, r4
 8008a32:	2f00      	cmp	r7, #0
 8008a34:	d143      	bne.n	8008abe <_malloc_r+0xd6>
 8008a36:	2c00      	cmp	r4, #0
 8008a38:	d04b      	beq.n	8008ad2 <_malloc_r+0xea>
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	4639      	mov	r1, r7
 8008a3e:	4630      	mov	r0, r6
 8008a40:	eb04 0903 	add.w	r9, r4, r3
 8008a44:	f002 fb16 	bl	800b074 <_sbrk_r>
 8008a48:	4581      	cmp	r9, r0
 8008a4a:	d142      	bne.n	8008ad2 <_malloc_r+0xea>
 8008a4c:	6821      	ldr	r1, [r4, #0]
 8008a4e:	1a6d      	subs	r5, r5, r1
 8008a50:	4629      	mov	r1, r5
 8008a52:	4630      	mov	r0, r6
 8008a54:	f7ff ffa6 	bl	80089a4 <sbrk_aligned>
 8008a58:	3001      	adds	r0, #1
 8008a5a:	d03a      	beq.n	8008ad2 <_malloc_r+0xea>
 8008a5c:	6823      	ldr	r3, [r4, #0]
 8008a5e:	442b      	add	r3, r5
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	f8d8 3000 	ldr.w	r3, [r8]
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	bb62      	cbnz	r2, 8008ac4 <_malloc_r+0xdc>
 8008a6a:	f8c8 7000 	str.w	r7, [r8]
 8008a6e:	e00f      	b.n	8008a90 <_malloc_r+0xa8>
 8008a70:	6822      	ldr	r2, [r4, #0]
 8008a72:	1b52      	subs	r2, r2, r5
 8008a74:	d420      	bmi.n	8008ab8 <_malloc_r+0xd0>
 8008a76:	2a0b      	cmp	r2, #11
 8008a78:	d917      	bls.n	8008aaa <_malloc_r+0xc2>
 8008a7a:	1961      	adds	r1, r4, r5
 8008a7c:	42a3      	cmp	r3, r4
 8008a7e:	6025      	str	r5, [r4, #0]
 8008a80:	bf18      	it	ne
 8008a82:	6059      	strne	r1, [r3, #4]
 8008a84:	6863      	ldr	r3, [r4, #4]
 8008a86:	bf08      	it	eq
 8008a88:	f8c8 1000 	streq.w	r1, [r8]
 8008a8c:	5162      	str	r2, [r4, r5]
 8008a8e:	604b      	str	r3, [r1, #4]
 8008a90:	4630      	mov	r0, r6
 8008a92:	f000 f82f 	bl	8008af4 <__malloc_unlock>
 8008a96:	f104 000b 	add.w	r0, r4, #11
 8008a9a:	1d23      	adds	r3, r4, #4
 8008a9c:	f020 0007 	bic.w	r0, r0, #7
 8008aa0:	1ac2      	subs	r2, r0, r3
 8008aa2:	bf1c      	itt	ne
 8008aa4:	1a1b      	subne	r3, r3, r0
 8008aa6:	50a3      	strne	r3, [r4, r2]
 8008aa8:	e7af      	b.n	8008a0a <_malloc_r+0x22>
 8008aaa:	6862      	ldr	r2, [r4, #4]
 8008aac:	42a3      	cmp	r3, r4
 8008aae:	bf0c      	ite	eq
 8008ab0:	f8c8 2000 	streq.w	r2, [r8]
 8008ab4:	605a      	strne	r2, [r3, #4]
 8008ab6:	e7eb      	b.n	8008a90 <_malloc_r+0xa8>
 8008ab8:	4623      	mov	r3, r4
 8008aba:	6864      	ldr	r4, [r4, #4]
 8008abc:	e7ae      	b.n	8008a1c <_malloc_r+0x34>
 8008abe:	463c      	mov	r4, r7
 8008ac0:	687f      	ldr	r7, [r7, #4]
 8008ac2:	e7b6      	b.n	8008a32 <_malloc_r+0x4a>
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	42a3      	cmp	r3, r4
 8008aca:	d1fb      	bne.n	8008ac4 <_malloc_r+0xdc>
 8008acc:	2300      	movs	r3, #0
 8008ace:	6053      	str	r3, [r2, #4]
 8008ad0:	e7de      	b.n	8008a90 <_malloc_r+0xa8>
 8008ad2:	230c      	movs	r3, #12
 8008ad4:	6033      	str	r3, [r6, #0]
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	f000 f80c 	bl	8008af4 <__malloc_unlock>
 8008adc:	e794      	b.n	8008a08 <_malloc_r+0x20>
 8008ade:	6005      	str	r5, [r0, #0]
 8008ae0:	e7d6      	b.n	8008a90 <_malloc_r+0xa8>
 8008ae2:	bf00      	nop
 8008ae4:	20005454 	.word	0x20005454

08008ae8 <__malloc_lock>:
 8008ae8:	4801      	ldr	r0, [pc, #4]	@ (8008af0 <__malloc_lock+0x8>)
 8008aea:	f7ff b8b2 	b.w	8007c52 <__retarget_lock_acquire_recursive>
 8008aee:	bf00      	nop
 8008af0:	2000544c 	.word	0x2000544c

08008af4 <__malloc_unlock>:
 8008af4:	4801      	ldr	r0, [pc, #4]	@ (8008afc <__malloc_unlock+0x8>)
 8008af6:	f7ff b8ad 	b.w	8007c54 <__retarget_lock_release_recursive>
 8008afa:	bf00      	nop
 8008afc:	2000544c 	.word	0x2000544c

08008b00 <_Balloc>:
 8008b00:	b570      	push	{r4, r5, r6, lr}
 8008b02:	69c6      	ldr	r6, [r0, #28]
 8008b04:	4604      	mov	r4, r0
 8008b06:	460d      	mov	r5, r1
 8008b08:	b976      	cbnz	r6, 8008b28 <_Balloc+0x28>
 8008b0a:	2010      	movs	r0, #16
 8008b0c:	f7ff ff42 	bl	8008994 <malloc>
 8008b10:	4602      	mov	r2, r0
 8008b12:	61e0      	str	r0, [r4, #28]
 8008b14:	b920      	cbnz	r0, 8008b20 <_Balloc+0x20>
 8008b16:	4b18      	ldr	r3, [pc, #96]	@ (8008b78 <_Balloc+0x78>)
 8008b18:	4818      	ldr	r0, [pc, #96]	@ (8008b7c <_Balloc+0x7c>)
 8008b1a:	216b      	movs	r1, #107	@ 0x6b
 8008b1c:	f002 fad0 	bl	800b0c0 <__assert_func>
 8008b20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b24:	6006      	str	r6, [r0, #0]
 8008b26:	60c6      	str	r6, [r0, #12]
 8008b28:	69e6      	ldr	r6, [r4, #28]
 8008b2a:	68f3      	ldr	r3, [r6, #12]
 8008b2c:	b183      	cbz	r3, 8008b50 <_Balloc+0x50>
 8008b2e:	69e3      	ldr	r3, [r4, #28]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b36:	b9b8      	cbnz	r0, 8008b68 <_Balloc+0x68>
 8008b38:	2101      	movs	r1, #1
 8008b3a:	fa01 f605 	lsl.w	r6, r1, r5
 8008b3e:	1d72      	adds	r2, r6, #5
 8008b40:	0092      	lsls	r2, r2, #2
 8008b42:	4620      	mov	r0, r4
 8008b44:	f002 fada 	bl	800b0fc <_calloc_r>
 8008b48:	b160      	cbz	r0, 8008b64 <_Balloc+0x64>
 8008b4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b4e:	e00e      	b.n	8008b6e <_Balloc+0x6e>
 8008b50:	2221      	movs	r2, #33	@ 0x21
 8008b52:	2104      	movs	r1, #4
 8008b54:	4620      	mov	r0, r4
 8008b56:	f002 fad1 	bl	800b0fc <_calloc_r>
 8008b5a:	69e3      	ldr	r3, [r4, #28]
 8008b5c:	60f0      	str	r0, [r6, #12]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e4      	bne.n	8008b2e <_Balloc+0x2e>
 8008b64:	2000      	movs	r0, #0
 8008b66:	bd70      	pop	{r4, r5, r6, pc}
 8008b68:	6802      	ldr	r2, [r0, #0]
 8008b6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b74:	e7f7      	b.n	8008b66 <_Balloc+0x66>
 8008b76:	bf00      	nop
 8008b78:	0800bc81 	.word	0x0800bc81
 8008b7c:	0800bd01 	.word	0x0800bd01

08008b80 <_Bfree>:
 8008b80:	b570      	push	{r4, r5, r6, lr}
 8008b82:	69c6      	ldr	r6, [r0, #28]
 8008b84:	4605      	mov	r5, r0
 8008b86:	460c      	mov	r4, r1
 8008b88:	b976      	cbnz	r6, 8008ba8 <_Bfree+0x28>
 8008b8a:	2010      	movs	r0, #16
 8008b8c:	f7ff ff02 	bl	8008994 <malloc>
 8008b90:	4602      	mov	r2, r0
 8008b92:	61e8      	str	r0, [r5, #28]
 8008b94:	b920      	cbnz	r0, 8008ba0 <_Bfree+0x20>
 8008b96:	4b09      	ldr	r3, [pc, #36]	@ (8008bbc <_Bfree+0x3c>)
 8008b98:	4809      	ldr	r0, [pc, #36]	@ (8008bc0 <_Bfree+0x40>)
 8008b9a:	218f      	movs	r1, #143	@ 0x8f
 8008b9c:	f002 fa90 	bl	800b0c0 <__assert_func>
 8008ba0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ba4:	6006      	str	r6, [r0, #0]
 8008ba6:	60c6      	str	r6, [r0, #12]
 8008ba8:	b13c      	cbz	r4, 8008bba <_Bfree+0x3a>
 8008baa:	69eb      	ldr	r3, [r5, #28]
 8008bac:	6862      	ldr	r2, [r4, #4]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bb4:	6021      	str	r1, [r4, #0]
 8008bb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008bba:	bd70      	pop	{r4, r5, r6, pc}
 8008bbc:	0800bc81 	.word	0x0800bc81
 8008bc0:	0800bd01 	.word	0x0800bd01

08008bc4 <__multadd>:
 8008bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bc8:	690d      	ldr	r5, [r1, #16]
 8008bca:	4607      	mov	r7, r0
 8008bcc:	460c      	mov	r4, r1
 8008bce:	461e      	mov	r6, r3
 8008bd0:	f101 0c14 	add.w	ip, r1, #20
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	f8dc 3000 	ldr.w	r3, [ip]
 8008bda:	b299      	uxth	r1, r3
 8008bdc:	fb02 6101 	mla	r1, r2, r1, r6
 8008be0:	0c1e      	lsrs	r6, r3, #16
 8008be2:	0c0b      	lsrs	r3, r1, #16
 8008be4:	fb02 3306 	mla	r3, r2, r6, r3
 8008be8:	b289      	uxth	r1, r1
 8008bea:	3001      	adds	r0, #1
 8008bec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008bf0:	4285      	cmp	r5, r0
 8008bf2:	f84c 1b04 	str.w	r1, [ip], #4
 8008bf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008bfa:	dcec      	bgt.n	8008bd6 <__multadd+0x12>
 8008bfc:	b30e      	cbz	r6, 8008c42 <__multadd+0x7e>
 8008bfe:	68a3      	ldr	r3, [r4, #8]
 8008c00:	42ab      	cmp	r3, r5
 8008c02:	dc19      	bgt.n	8008c38 <__multadd+0x74>
 8008c04:	6861      	ldr	r1, [r4, #4]
 8008c06:	4638      	mov	r0, r7
 8008c08:	3101      	adds	r1, #1
 8008c0a:	f7ff ff79 	bl	8008b00 <_Balloc>
 8008c0e:	4680      	mov	r8, r0
 8008c10:	b928      	cbnz	r0, 8008c1e <__multadd+0x5a>
 8008c12:	4602      	mov	r2, r0
 8008c14:	4b0c      	ldr	r3, [pc, #48]	@ (8008c48 <__multadd+0x84>)
 8008c16:	480d      	ldr	r0, [pc, #52]	@ (8008c4c <__multadd+0x88>)
 8008c18:	21ba      	movs	r1, #186	@ 0xba
 8008c1a:	f002 fa51 	bl	800b0c0 <__assert_func>
 8008c1e:	6922      	ldr	r2, [r4, #16]
 8008c20:	3202      	adds	r2, #2
 8008c22:	f104 010c 	add.w	r1, r4, #12
 8008c26:	0092      	lsls	r2, r2, #2
 8008c28:	300c      	adds	r0, #12
 8008c2a:	f002 fa33 	bl	800b094 <memcpy>
 8008c2e:	4621      	mov	r1, r4
 8008c30:	4638      	mov	r0, r7
 8008c32:	f7ff ffa5 	bl	8008b80 <_Bfree>
 8008c36:	4644      	mov	r4, r8
 8008c38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c3c:	3501      	adds	r5, #1
 8008c3e:	615e      	str	r6, [r3, #20]
 8008c40:	6125      	str	r5, [r4, #16]
 8008c42:	4620      	mov	r0, r4
 8008c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c48:	0800bcf0 	.word	0x0800bcf0
 8008c4c:	0800bd01 	.word	0x0800bd01

08008c50 <__s2b>:
 8008c50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c54:	460c      	mov	r4, r1
 8008c56:	4615      	mov	r5, r2
 8008c58:	461f      	mov	r7, r3
 8008c5a:	2209      	movs	r2, #9
 8008c5c:	3308      	adds	r3, #8
 8008c5e:	4606      	mov	r6, r0
 8008c60:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c64:	2100      	movs	r1, #0
 8008c66:	2201      	movs	r2, #1
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	db09      	blt.n	8008c80 <__s2b+0x30>
 8008c6c:	4630      	mov	r0, r6
 8008c6e:	f7ff ff47 	bl	8008b00 <_Balloc>
 8008c72:	b940      	cbnz	r0, 8008c86 <__s2b+0x36>
 8008c74:	4602      	mov	r2, r0
 8008c76:	4b19      	ldr	r3, [pc, #100]	@ (8008cdc <__s2b+0x8c>)
 8008c78:	4819      	ldr	r0, [pc, #100]	@ (8008ce0 <__s2b+0x90>)
 8008c7a:	21d3      	movs	r1, #211	@ 0xd3
 8008c7c:	f002 fa20 	bl	800b0c0 <__assert_func>
 8008c80:	0052      	lsls	r2, r2, #1
 8008c82:	3101      	adds	r1, #1
 8008c84:	e7f0      	b.n	8008c68 <__s2b+0x18>
 8008c86:	9b08      	ldr	r3, [sp, #32]
 8008c88:	6143      	str	r3, [r0, #20]
 8008c8a:	2d09      	cmp	r5, #9
 8008c8c:	f04f 0301 	mov.w	r3, #1
 8008c90:	6103      	str	r3, [r0, #16]
 8008c92:	dd16      	ble.n	8008cc2 <__s2b+0x72>
 8008c94:	f104 0909 	add.w	r9, r4, #9
 8008c98:	46c8      	mov	r8, r9
 8008c9a:	442c      	add	r4, r5
 8008c9c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008ca0:	4601      	mov	r1, r0
 8008ca2:	3b30      	subs	r3, #48	@ 0x30
 8008ca4:	220a      	movs	r2, #10
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	f7ff ff8c 	bl	8008bc4 <__multadd>
 8008cac:	45a0      	cmp	r8, r4
 8008cae:	d1f5      	bne.n	8008c9c <__s2b+0x4c>
 8008cb0:	f1a5 0408 	sub.w	r4, r5, #8
 8008cb4:	444c      	add	r4, r9
 8008cb6:	1b2d      	subs	r5, r5, r4
 8008cb8:	1963      	adds	r3, r4, r5
 8008cba:	42bb      	cmp	r3, r7
 8008cbc:	db04      	blt.n	8008cc8 <__s2b+0x78>
 8008cbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cc2:	340a      	adds	r4, #10
 8008cc4:	2509      	movs	r5, #9
 8008cc6:	e7f6      	b.n	8008cb6 <__s2b+0x66>
 8008cc8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ccc:	4601      	mov	r1, r0
 8008cce:	3b30      	subs	r3, #48	@ 0x30
 8008cd0:	220a      	movs	r2, #10
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	f7ff ff76 	bl	8008bc4 <__multadd>
 8008cd8:	e7ee      	b.n	8008cb8 <__s2b+0x68>
 8008cda:	bf00      	nop
 8008cdc:	0800bcf0 	.word	0x0800bcf0
 8008ce0:	0800bd01 	.word	0x0800bd01

08008ce4 <__hi0bits>:
 8008ce4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008ce8:	4603      	mov	r3, r0
 8008cea:	bf36      	itet	cc
 8008cec:	0403      	lslcc	r3, r0, #16
 8008cee:	2000      	movcs	r0, #0
 8008cf0:	2010      	movcc	r0, #16
 8008cf2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cf6:	bf3c      	itt	cc
 8008cf8:	021b      	lslcc	r3, r3, #8
 8008cfa:	3008      	addcc	r0, #8
 8008cfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d00:	bf3c      	itt	cc
 8008d02:	011b      	lslcc	r3, r3, #4
 8008d04:	3004      	addcc	r0, #4
 8008d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d0a:	bf3c      	itt	cc
 8008d0c:	009b      	lslcc	r3, r3, #2
 8008d0e:	3002      	addcc	r0, #2
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	db05      	blt.n	8008d20 <__hi0bits+0x3c>
 8008d14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d18:	f100 0001 	add.w	r0, r0, #1
 8008d1c:	bf08      	it	eq
 8008d1e:	2020      	moveq	r0, #32
 8008d20:	4770      	bx	lr

08008d22 <__lo0bits>:
 8008d22:	6803      	ldr	r3, [r0, #0]
 8008d24:	4602      	mov	r2, r0
 8008d26:	f013 0007 	ands.w	r0, r3, #7
 8008d2a:	d00b      	beq.n	8008d44 <__lo0bits+0x22>
 8008d2c:	07d9      	lsls	r1, r3, #31
 8008d2e:	d421      	bmi.n	8008d74 <__lo0bits+0x52>
 8008d30:	0798      	lsls	r0, r3, #30
 8008d32:	bf49      	itett	mi
 8008d34:	085b      	lsrmi	r3, r3, #1
 8008d36:	089b      	lsrpl	r3, r3, #2
 8008d38:	2001      	movmi	r0, #1
 8008d3a:	6013      	strmi	r3, [r2, #0]
 8008d3c:	bf5c      	itt	pl
 8008d3e:	6013      	strpl	r3, [r2, #0]
 8008d40:	2002      	movpl	r0, #2
 8008d42:	4770      	bx	lr
 8008d44:	b299      	uxth	r1, r3
 8008d46:	b909      	cbnz	r1, 8008d4c <__lo0bits+0x2a>
 8008d48:	0c1b      	lsrs	r3, r3, #16
 8008d4a:	2010      	movs	r0, #16
 8008d4c:	b2d9      	uxtb	r1, r3
 8008d4e:	b909      	cbnz	r1, 8008d54 <__lo0bits+0x32>
 8008d50:	3008      	adds	r0, #8
 8008d52:	0a1b      	lsrs	r3, r3, #8
 8008d54:	0719      	lsls	r1, r3, #28
 8008d56:	bf04      	itt	eq
 8008d58:	091b      	lsreq	r3, r3, #4
 8008d5a:	3004      	addeq	r0, #4
 8008d5c:	0799      	lsls	r1, r3, #30
 8008d5e:	bf04      	itt	eq
 8008d60:	089b      	lsreq	r3, r3, #2
 8008d62:	3002      	addeq	r0, #2
 8008d64:	07d9      	lsls	r1, r3, #31
 8008d66:	d403      	bmi.n	8008d70 <__lo0bits+0x4e>
 8008d68:	085b      	lsrs	r3, r3, #1
 8008d6a:	f100 0001 	add.w	r0, r0, #1
 8008d6e:	d003      	beq.n	8008d78 <__lo0bits+0x56>
 8008d70:	6013      	str	r3, [r2, #0]
 8008d72:	4770      	bx	lr
 8008d74:	2000      	movs	r0, #0
 8008d76:	4770      	bx	lr
 8008d78:	2020      	movs	r0, #32
 8008d7a:	4770      	bx	lr

08008d7c <__i2b>:
 8008d7c:	b510      	push	{r4, lr}
 8008d7e:	460c      	mov	r4, r1
 8008d80:	2101      	movs	r1, #1
 8008d82:	f7ff febd 	bl	8008b00 <_Balloc>
 8008d86:	4602      	mov	r2, r0
 8008d88:	b928      	cbnz	r0, 8008d96 <__i2b+0x1a>
 8008d8a:	4b05      	ldr	r3, [pc, #20]	@ (8008da0 <__i2b+0x24>)
 8008d8c:	4805      	ldr	r0, [pc, #20]	@ (8008da4 <__i2b+0x28>)
 8008d8e:	f240 1145 	movw	r1, #325	@ 0x145
 8008d92:	f002 f995 	bl	800b0c0 <__assert_func>
 8008d96:	2301      	movs	r3, #1
 8008d98:	6144      	str	r4, [r0, #20]
 8008d9a:	6103      	str	r3, [r0, #16]
 8008d9c:	bd10      	pop	{r4, pc}
 8008d9e:	bf00      	nop
 8008da0:	0800bcf0 	.word	0x0800bcf0
 8008da4:	0800bd01 	.word	0x0800bd01

08008da8 <__multiply>:
 8008da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dac:	4614      	mov	r4, r2
 8008dae:	690a      	ldr	r2, [r1, #16]
 8008db0:	6923      	ldr	r3, [r4, #16]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	bfa8      	it	ge
 8008db6:	4623      	movge	r3, r4
 8008db8:	460f      	mov	r7, r1
 8008dba:	bfa4      	itt	ge
 8008dbc:	460c      	movge	r4, r1
 8008dbe:	461f      	movge	r7, r3
 8008dc0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008dc4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008dc8:	68a3      	ldr	r3, [r4, #8]
 8008dca:	6861      	ldr	r1, [r4, #4]
 8008dcc:	eb0a 0609 	add.w	r6, sl, r9
 8008dd0:	42b3      	cmp	r3, r6
 8008dd2:	b085      	sub	sp, #20
 8008dd4:	bfb8      	it	lt
 8008dd6:	3101      	addlt	r1, #1
 8008dd8:	f7ff fe92 	bl	8008b00 <_Balloc>
 8008ddc:	b930      	cbnz	r0, 8008dec <__multiply+0x44>
 8008dde:	4602      	mov	r2, r0
 8008de0:	4b44      	ldr	r3, [pc, #272]	@ (8008ef4 <__multiply+0x14c>)
 8008de2:	4845      	ldr	r0, [pc, #276]	@ (8008ef8 <__multiply+0x150>)
 8008de4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008de8:	f002 f96a 	bl	800b0c0 <__assert_func>
 8008dec:	f100 0514 	add.w	r5, r0, #20
 8008df0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008df4:	462b      	mov	r3, r5
 8008df6:	2200      	movs	r2, #0
 8008df8:	4543      	cmp	r3, r8
 8008dfa:	d321      	bcc.n	8008e40 <__multiply+0x98>
 8008dfc:	f107 0114 	add.w	r1, r7, #20
 8008e00:	f104 0214 	add.w	r2, r4, #20
 8008e04:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e08:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e0c:	9302      	str	r3, [sp, #8]
 8008e0e:	1b13      	subs	r3, r2, r4
 8008e10:	3b15      	subs	r3, #21
 8008e12:	f023 0303 	bic.w	r3, r3, #3
 8008e16:	3304      	adds	r3, #4
 8008e18:	f104 0715 	add.w	r7, r4, #21
 8008e1c:	42ba      	cmp	r2, r7
 8008e1e:	bf38      	it	cc
 8008e20:	2304      	movcc	r3, #4
 8008e22:	9301      	str	r3, [sp, #4]
 8008e24:	9b02      	ldr	r3, [sp, #8]
 8008e26:	9103      	str	r1, [sp, #12]
 8008e28:	428b      	cmp	r3, r1
 8008e2a:	d80c      	bhi.n	8008e46 <__multiply+0x9e>
 8008e2c:	2e00      	cmp	r6, #0
 8008e2e:	dd03      	ble.n	8008e38 <__multiply+0x90>
 8008e30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d05b      	beq.n	8008ef0 <__multiply+0x148>
 8008e38:	6106      	str	r6, [r0, #16]
 8008e3a:	b005      	add	sp, #20
 8008e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e40:	f843 2b04 	str.w	r2, [r3], #4
 8008e44:	e7d8      	b.n	8008df8 <__multiply+0x50>
 8008e46:	f8b1 a000 	ldrh.w	sl, [r1]
 8008e4a:	f1ba 0f00 	cmp.w	sl, #0
 8008e4e:	d024      	beq.n	8008e9a <__multiply+0xf2>
 8008e50:	f104 0e14 	add.w	lr, r4, #20
 8008e54:	46a9      	mov	r9, r5
 8008e56:	f04f 0c00 	mov.w	ip, #0
 8008e5a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e5e:	f8d9 3000 	ldr.w	r3, [r9]
 8008e62:	fa1f fb87 	uxth.w	fp, r7
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e6c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008e70:	f8d9 7000 	ldr.w	r7, [r9]
 8008e74:	4463      	add	r3, ip
 8008e76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008e7a:	fb0a c70b 	mla	r7, sl, fp, ip
 8008e7e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008e82:	b29b      	uxth	r3, r3
 8008e84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008e88:	4572      	cmp	r2, lr
 8008e8a:	f849 3b04 	str.w	r3, [r9], #4
 8008e8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008e92:	d8e2      	bhi.n	8008e5a <__multiply+0xb2>
 8008e94:	9b01      	ldr	r3, [sp, #4]
 8008e96:	f845 c003 	str.w	ip, [r5, r3]
 8008e9a:	9b03      	ldr	r3, [sp, #12]
 8008e9c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008ea0:	3104      	adds	r1, #4
 8008ea2:	f1b9 0f00 	cmp.w	r9, #0
 8008ea6:	d021      	beq.n	8008eec <__multiply+0x144>
 8008ea8:	682b      	ldr	r3, [r5, #0]
 8008eaa:	f104 0c14 	add.w	ip, r4, #20
 8008eae:	46ae      	mov	lr, r5
 8008eb0:	f04f 0a00 	mov.w	sl, #0
 8008eb4:	f8bc b000 	ldrh.w	fp, [ip]
 8008eb8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008ebc:	fb09 770b 	mla	r7, r9, fp, r7
 8008ec0:	4457      	add	r7, sl
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008ec8:	f84e 3b04 	str.w	r3, [lr], #4
 8008ecc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ed0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ed4:	f8be 3000 	ldrh.w	r3, [lr]
 8008ed8:	fb09 330a 	mla	r3, r9, sl, r3
 8008edc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008ee0:	4562      	cmp	r2, ip
 8008ee2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ee6:	d8e5      	bhi.n	8008eb4 <__multiply+0x10c>
 8008ee8:	9f01      	ldr	r7, [sp, #4]
 8008eea:	51eb      	str	r3, [r5, r7]
 8008eec:	3504      	adds	r5, #4
 8008eee:	e799      	b.n	8008e24 <__multiply+0x7c>
 8008ef0:	3e01      	subs	r6, #1
 8008ef2:	e79b      	b.n	8008e2c <__multiply+0x84>
 8008ef4:	0800bcf0 	.word	0x0800bcf0
 8008ef8:	0800bd01 	.word	0x0800bd01

08008efc <__pow5mult>:
 8008efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f00:	4615      	mov	r5, r2
 8008f02:	f012 0203 	ands.w	r2, r2, #3
 8008f06:	4607      	mov	r7, r0
 8008f08:	460e      	mov	r6, r1
 8008f0a:	d007      	beq.n	8008f1c <__pow5mult+0x20>
 8008f0c:	4c25      	ldr	r4, [pc, #148]	@ (8008fa4 <__pow5mult+0xa8>)
 8008f0e:	3a01      	subs	r2, #1
 8008f10:	2300      	movs	r3, #0
 8008f12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f16:	f7ff fe55 	bl	8008bc4 <__multadd>
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	10ad      	asrs	r5, r5, #2
 8008f1e:	d03d      	beq.n	8008f9c <__pow5mult+0xa0>
 8008f20:	69fc      	ldr	r4, [r7, #28]
 8008f22:	b97c      	cbnz	r4, 8008f44 <__pow5mult+0x48>
 8008f24:	2010      	movs	r0, #16
 8008f26:	f7ff fd35 	bl	8008994 <malloc>
 8008f2a:	4602      	mov	r2, r0
 8008f2c:	61f8      	str	r0, [r7, #28]
 8008f2e:	b928      	cbnz	r0, 8008f3c <__pow5mult+0x40>
 8008f30:	4b1d      	ldr	r3, [pc, #116]	@ (8008fa8 <__pow5mult+0xac>)
 8008f32:	481e      	ldr	r0, [pc, #120]	@ (8008fac <__pow5mult+0xb0>)
 8008f34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f38:	f002 f8c2 	bl	800b0c0 <__assert_func>
 8008f3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f40:	6004      	str	r4, [r0, #0]
 8008f42:	60c4      	str	r4, [r0, #12]
 8008f44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008f48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f4c:	b94c      	cbnz	r4, 8008f62 <__pow5mult+0x66>
 8008f4e:	f240 2171 	movw	r1, #625	@ 0x271
 8008f52:	4638      	mov	r0, r7
 8008f54:	f7ff ff12 	bl	8008d7c <__i2b>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f5e:	4604      	mov	r4, r0
 8008f60:	6003      	str	r3, [r0, #0]
 8008f62:	f04f 0900 	mov.w	r9, #0
 8008f66:	07eb      	lsls	r3, r5, #31
 8008f68:	d50a      	bpl.n	8008f80 <__pow5mult+0x84>
 8008f6a:	4631      	mov	r1, r6
 8008f6c:	4622      	mov	r2, r4
 8008f6e:	4638      	mov	r0, r7
 8008f70:	f7ff ff1a 	bl	8008da8 <__multiply>
 8008f74:	4631      	mov	r1, r6
 8008f76:	4680      	mov	r8, r0
 8008f78:	4638      	mov	r0, r7
 8008f7a:	f7ff fe01 	bl	8008b80 <_Bfree>
 8008f7e:	4646      	mov	r6, r8
 8008f80:	106d      	asrs	r5, r5, #1
 8008f82:	d00b      	beq.n	8008f9c <__pow5mult+0xa0>
 8008f84:	6820      	ldr	r0, [r4, #0]
 8008f86:	b938      	cbnz	r0, 8008f98 <__pow5mult+0x9c>
 8008f88:	4622      	mov	r2, r4
 8008f8a:	4621      	mov	r1, r4
 8008f8c:	4638      	mov	r0, r7
 8008f8e:	f7ff ff0b 	bl	8008da8 <__multiply>
 8008f92:	6020      	str	r0, [r4, #0]
 8008f94:	f8c0 9000 	str.w	r9, [r0]
 8008f98:	4604      	mov	r4, r0
 8008f9a:	e7e4      	b.n	8008f66 <__pow5mult+0x6a>
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fa2:	bf00      	nop
 8008fa4:	0800bd5c 	.word	0x0800bd5c
 8008fa8:	0800bc81 	.word	0x0800bc81
 8008fac:	0800bd01 	.word	0x0800bd01

08008fb0 <__lshift>:
 8008fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fb4:	460c      	mov	r4, r1
 8008fb6:	6849      	ldr	r1, [r1, #4]
 8008fb8:	6923      	ldr	r3, [r4, #16]
 8008fba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fbe:	68a3      	ldr	r3, [r4, #8]
 8008fc0:	4607      	mov	r7, r0
 8008fc2:	4691      	mov	r9, r2
 8008fc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fc8:	f108 0601 	add.w	r6, r8, #1
 8008fcc:	42b3      	cmp	r3, r6
 8008fce:	db0b      	blt.n	8008fe8 <__lshift+0x38>
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	f7ff fd95 	bl	8008b00 <_Balloc>
 8008fd6:	4605      	mov	r5, r0
 8008fd8:	b948      	cbnz	r0, 8008fee <__lshift+0x3e>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	4b28      	ldr	r3, [pc, #160]	@ (8009080 <__lshift+0xd0>)
 8008fde:	4829      	ldr	r0, [pc, #164]	@ (8009084 <__lshift+0xd4>)
 8008fe0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008fe4:	f002 f86c 	bl	800b0c0 <__assert_func>
 8008fe8:	3101      	adds	r1, #1
 8008fea:	005b      	lsls	r3, r3, #1
 8008fec:	e7ee      	b.n	8008fcc <__lshift+0x1c>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	f100 0114 	add.w	r1, r0, #20
 8008ff4:	f100 0210 	add.w	r2, r0, #16
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	4553      	cmp	r3, sl
 8008ffc:	db33      	blt.n	8009066 <__lshift+0xb6>
 8008ffe:	6920      	ldr	r0, [r4, #16]
 8009000:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009004:	f104 0314 	add.w	r3, r4, #20
 8009008:	f019 091f 	ands.w	r9, r9, #31
 800900c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009010:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009014:	d02b      	beq.n	800906e <__lshift+0xbe>
 8009016:	f1c9 0e20 	rsb	lr, r9, #32
 800901a:	468a      	mov	sl, r1
 800901c:	2200      	movs	r2, #0
 800901e:	6818      	ldr	r0, [r3, #0]
 8009020:	fa00 f009 	lsl.w	r0, r0, r9
 8009024:	4310      	orrs	r0, r2
 8009026:	f84a 0b04 	str.w	r0, [sl], #4
 800902a:	f853 2b04 	ldr.w	r2, [r3], #4
 800902e:	459c      	cmp	ip, r3
 8009030:	fa22 f20e 	lsr.w	r2, r2, lr
 8009034:	d8f3      	bhi.n	800901e <__lshift+0x6e>
 8009036:	ebac 0304 	sub.w	r3, ip, r4
 800903a:	3b15      	subs	r3, #21
 800903c:	f023 0303 	bic.w	r3, r3, #3
 8009040:	3304      	adds	r3, #4
 8009042:	f104 0015 	add.w	r0, r4, #21
 8009046:	4584      	cmp	ip, r0
 8009048:	bf38      	it	cc
 800904a:	2304      	movcc	r3, #4
 800904c:	50ca      	str	r2, [r1, r3]
 800904e:	b10a      	cbz	r2, 8009054 <__lshift+0xa4>
 8009050:	f108 0602 	add.w	r6, r8, #2
 8009054:	3e01      	subs	r6, #1
 8009056:	4638      	mov	r0, r7
 8009058:	612e      	str	r6, [r5, #16]
 800905a:	4621      	mov	r1, r4
 800905c:	f7ff fd90 	bl	8008b80 <_Bfree>
 8009060:	4628      	mov	r0, r5
 8009062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009066:	f842 0f04 	str.w	r0, [r2, #4]!
 800906a:	3301      	adds	r3, #1
 800906c:	e7c5      	b.n	8008ffa <__lshift+0x4a>
 800906e:	3904      	subs	r1, #4
 8009070:	f853 2b04 	ldr.w	r2, [r3], #4
 8009074:	f841 2f04 	str.w	r2, [r1, #4]!
 8009078:	459c      	cmp	ip, r3
 800907a:	d8f9      	bhi.n	8009070 <__lshift+0xc0>
 800907c:	e7ea      	b.n	8009054 <__lshift+0xa4>
 800907e:	bf00      	nop
 8009080:	0800bcf0 	.word	0x0800bcf0
 8009084:	0800bd01 	.word	0x0800bd01

08009088 <__mcmp>:
 8009088:	690a      	ldr	r2, [r1, #16]
 800908a:	4603      	mov	r3, r0
 800908c:	6900      	ldr	r0, [r0, #16]
 800908e:	1a80      	subs	r0, r0, r2
 8009090:	b530      	push	{r4, r5, lr}
 8009092:	d10e      	bne.n	80090b2 <__mcmp+0x2a>
 8009094:	3314      	adds	r3, #20
 8009096:	3114      	adds	r1, #20
 8009098:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800909c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80090a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80090a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80090a8:	4295      	cmp	r5, r2
 80090aa:	d003      	beq.n	80090b4 <__mcmp+0x2c>
 80090ac:	d205      	bcs.n	80090ba <__mcmp+0x32>
 80090ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090b2:	bd30      	pop	{r4, r5, pc}
 80090b4:	42a3      	cmp	r3, r4
 80090b6:	d3f3      	bcc.n	80090a0 <__mcmp+0x18>
 80090b8:	e7fb      	b.n	80090b2 <__mcmp+0x2a>
 80090ba:	2001      	movs	r0, #1
 80090bc:	e7f9      	b.n	80090b2 <__mcmp+0x2a>
	...

080090c0 <__mdiff>:
 80090c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c4:	4689      	mov	r9, r1
 80090c6:	4606      	mov	r6, r0
 80090c8:	4611      	mov	r1, r2
 80090ca:	4648      	mov	r0, r9
 80090cc:	4614      	mov	r4, r2
 80090ce:	f7ff ffdb 	bl	8009088 <__mcmp>
 80090d2:	1e05      	subs	r5, r0, #0
 80090d4:	d112      	bne.n	80090fc <__mdiff+0x3c>
 80090d6:	4629      	mov	r1, r5
 80090d8:	4630      	mov	r0, r6
 80090da:	f7ff fd11 	bl	8008b00 <_Balloc>
 80090de:	4602      	mov	r2, r0
 80090e0:	b928      	cbnz	r0, 80090ee <__mdiff+0x2e>
 80090e2:	4b3f      	ldr	r3, [pc, #252]	@ (80091e0 <__mdiff+0x120>)
 80090e4:	f240 2137 	movw	r1, #567	@ 0x237
 80090e8:	483e      	ldr	r0, [pc, #248]	@ (80091e4 <__mdiff+0x124>)
 80090ea:	f001 ffe9 	bl	800b0c0 <__assert_func>
 80090ee:	2301      	movs	r3, #1
 80090f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80090f4:	4610      	mov	r0, r2
 80090f6:	b003      	add	sp, #12
 80090f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090fc:	bfbc      	itt	lt
 80090fe:	464b      	movlt	r3, r9
 8009100:	46a1      	movlt	r9, r4
 8009102:	4630      	mov	r0, r6
 8009104:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009108:	bfba      	itte	lt
 800910a:	461c      	movlt	r4, r3
 800910c:	2501      	movlt	r5, #1
 800910e:	2500      	movge	r5, #0
 8009110:	f7ff fcf6 	bl	8008b00 <_Balloc>
 8009114:	4602      	mov	r2, r0
 8009116:	b918      	cbnz	r0, 8009120 <__mdiff+0x60>
 8009118:	4b31      	ldr	r3, [pc, #196]	@ (80091e0 <__mdiff+0x120>)
 800911a:	f240 2145 	movw	r1, #581	@ 0x245
 800911e:	e7e3      	b.n	80090e8 <__mdiff+0x28>
 8009120:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009124:	6926      	ldr	r6, [r4, #16]
 8009126:	60c5      	str	r5, [r0, #12]
 8009128:	f109 0310 	add.w	r3, r9, #16
 800912c:	f109 0514 	add.w	r5, r9, #20
 8009130:	f104 0e14 	add.w	lr, r4, #20
 8009134:	f100 0b14 	add.w	fp, r0, #20
 8009138:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800913c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009140:	9301      	str	r3, [sp, #4]
 8009142:	46d9      	mov	r9, fp
 8009144:	f04f 0c00 	mov.w	ip, #0
 8009148:	9b01      	ldr	r3, [sp, #4]
 800914a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800914e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009152:	9301      	str	r3, [sp, #4]
 8009154:	fa1f f38a 	uxth.w	r3, sl
 8009158:	4619      	mov	r1, r3
 800915a:	b283      	uxth	r3, r0
 800915c:	1acb      	subs	r3, r1, r3
 800915e:	0c00      	lsrs	r0, r0, #16
 8009160:	4463      	add	r3, ip
 8009162:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009166:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800916a:	b29b      	uxth	r3, r3
 800916c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009170:	4576      	cmp	r6, lr
 8009172:	f849 3b04 	str.w	r3, [r9], #4
 8009176:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800917a:	d8e5      	bhi.n	8009148 <__mdiff+0x88>
 800917c:	1b33      	subs	r3, r6, r4
 800917e:	3b15      	subs	r3, #21
 8009180:	f023 0303 	bic.w	r3, r3, #3
 8009184:	3415      	adds	r4, #21
 8009186:	3304      	adds	r3, #4
 8009188:	42a6      	cmp	r6, r4
 800918a:	bf38      	it	cc
 800918c:	2304      	movcc	r3, #4
 800918e:	441d      	add	r5, r3
 8009190:	445b      	add	r3, fp
 8009192:	461e      	mov	r6, r3
 8009194:	462c      	mov	r4, r5
 8009196:	4544      	cmp	r4, r8
 8009198:	d30e      	bcc.n	80091b8 <__mdiff+0xf8>
 800919a:	f108 0103 	add.w	r1, r8, #3
 800919e:	1b49      	subs	r1, r1, r5
 80091a0:	f021 0103 	bic.w	r1, r1, #3
 80091a4:	3d03      	subs	r5, #3
 80091a6:	45a8      	cmp	r8, r5
 80091a8:	bf38      	it	cc
 80091aa:	2100      	movcc	r1, #0
 80091ac:	440b      	add	r3, r1
 80091ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091b2:	b191      	cbz	r1, 80091da <__mdiff+0x11a>
 80091b4:	6117      	str	r7, [r2, #16]
 80091b6:	e79d      	b.n	80090f4 <__mdiff+0x34>
 80091b8:	f854 1b04 	ldr.w	r1, [r4], #4
 80091bc:	46e6      	mov	lr, ip
 80091be:	0c08      	lsrs	r0, r1, #16
 80091c0:	fa1c fc81 	uxtah	ip, ip, r1
 80091c4:	4471      	add	r1, lr
 80091c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80091ca:	b289      	uxth	r1, r1
 80091cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80091d0:	f846 1b04 	str.w	r1, [r6], #4
 80091d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091d8:	e7dd      	b.n	8009196 <__mdiff+0xd6>
 80091da:	3f01      	subs	r7, #1
 80091dc:	e7e7      	b.n	80091ae <__mdiff+0xee>
 80091de:	bf00      	nop
 80091e0:	0800bcf0 	.word	0x0800bcf0
 80091e4:	0800bd01 	.word	0x0800bd01

080091e8 <__ulp>:
 80091e8:	b082      	sub	sp, #8
 80091ea:	ed8d 0b00 	vstr	d0, [sp]
 80091ee:	9a01      	ldr	r2, [sp, #4]
 80091f0:	4b0f      	ldr	r3, [pc, #60]	@ (8009230 <__ulp+0x48>)
 80091f2:	4013      	ands	r3, r2
 80091f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	dc08      	bgt.n	800920e <__ulp+0x26>
 80091fc:	425b      	negs	r3, r3
 80091fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009202:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009206:	da04      	bge.n	8009212 <__ulp+0x2a>
 8009208:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800920c:	4113      	asrs	r3, r2
 800920e:	2200      	movs	r2, #0
 8009210:	e008      	b.n	8009224 <__ulp+0x3c>
 8009212:	f1a2 0314 	sub.w	r3, r2, #20
 8009216:	2b1e      	cmp	r3, #30
 8009218:	bfda      	itte	le
 800921a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800921e:	40da      	lsrle	r2, r3
 8009220:	2201      	movgt	r2, #1
 8009222:	2300      	movs	r3, #0
 8009224:	4619      	mov	r1, r3
 8009226:	4610      	mov	r0, r2
 8009228:	ec41 0b10 	vmov	d0, r0, r1
 800922c:	b002      	add	sp, #8
 800922e:	4770      	bx	lr
 8009230:	7ff00000 	.word	0x7ff00000

08009234 <__b2d>:
 8009234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009238:	6906      	ldr	r6, [r0, #16]
 800923a:	f100 0814 	add.w	r8, r0, #20
 800923e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009242:	1f37      	subs	r7, r6, #4
 8009244:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009248:	4610      	mov	r0, r2
 800924a:	f7ff fd4b 	bl	8008ce4 <__hi0bits>
 800924e:	f1c0 0320 	rsb	r3, r0, #32
 8009252:	280a      	cmp	r0, #10
 8009254:	600b      	str	r3, [r1, #0]
 8009256:	491b      	ldr	r1, [pc, #108]	@ (80092c4 <__b2d+0x90>)
 8009258:	dc15      	bgt.n	8009286 <__b2d+0x52>
 800925a:	f1c0 0c0b 	rsb	ip, r0, #11
 800925e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009262:	45b8      	cmp	r8, r7
 8009264:	ea43 0501 	orr.w	r5, r3, r1
 8009268:	bf34      	ite	cc
 800926a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800926e:	2300      	movcs	r3, #0
 8009270:	3015      	adds	r0, #21
 8009272:	fa02 f000 	lsl.w	r0, r2, r0
 8009276:	fa23 f30c 	lsr.w	r3, r3, ip
 800927a:	4303      	orrs	r3, r0
 800927c:	461c      	mov	r4, r3
 800927e:	ec45 4b10 	vmov	d0, r4, r5
 8009282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009286:	45b8      	cmp	r8, r7
 8009288:	bf3a      	itte	cc
 800928a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800928e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009292:	2300      	movcs	r3, #0
 8009294:	380b      	subs	r0, #11
 8009296:	d012      	beq.n	80092be <__b2d+0x8a>
 8009298:	f1c0 0120 	rsb	r1, r0, #32
 800929c:	fa23 f401 	lsr.w	r4, r3, r1
 80092a0:	4082      	lsls	r2, r0
 80092a2:	4322      	orrs	r2, r4
 80092a4:	4547      	cmp	r7, r8
 80092a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80092aa:	bf8c      	ite	hi
 80092ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80092b0:	2200      	movls	r2, #0
 80092b2:	4083      	lsls	r3, r0
 80092b4:	40ca      	lsrs	r2, r1
 80092b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80092ba:	4313      	orrs	r3, r2
 80092bc:	e7de      	b.n	800927c <__b2d+0x48>
 80092be:	ea42 0501 	orr.w	r5, r2, r1
 80092c2:	e7db      	b.n	800927c <__b2d+0x48>
 80092c4:	3ff00000 	.word	0x3ff00000

080092c8 <__d2b>:
 80092c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092cc:	460f      	mov	r7, r1
 80092ce:	2101      	movs	r1, #1
 80092d0:	ec59 8b10 	vmov	r8, r9, d0
 80092d4:	4616      	mov	r6, r2
 80092d6:	f7ff fc13 	bl	8008b00 <_Balloc>
 80092da:	4604      	mov	r4, r0
 80092dc:	b930      	cbnz	r0, 80092ec <__d2b+0x24>
 80092de:	4602      	mov	r2, r0
 80092e0:	4b23      	ldr	r3, [pc, #140]	@ (8009370 <__d2b+0xa8>)
 80092e2:	4824      	ldr	r0, [pc, #144]	@ (8009374 <__d2b+0xac>)
 80092e4:	f240 310f 	movw	r1, #783	@ 0x30f
 80092e8:	f001 feea 	bl	800b0c0 <__assert_func>
 80092ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80092f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092f4:	b10d      	cbz	r5, 80092fa <__d2b+0x32>
 80092f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092fa:	9301      	str	r3, [sp, #4]
 80092fc:	f1b8 0300 	subs.w	r3, r8, #0
 8009300:	d023      	beq.n	800934a <__d2b+0x82>
 8009302:	4668      	mov	r0, sp
 8009304:	9300      	str	r3, [sp, #0]
 8009306:	f7ff fd0c 	bl	8008d22 <__lo0bits>
 800930a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800930e:	b1d0      	cbz	r0, 8009346 <__d2b+0x7e>
 8009310:	f1c0 0320 	rsb	r3, r0, #32
 8009314:	fa02 f303 	lsl.w	r3, r2, r3
 8009318:	430b      	orrs	r3, r1
 800931a:	40c2      	lsrs	r2, r0
 800931c:	6163      	str	r3, [r4, #20]
 800931e:	9201      	str	r2, [sp, #4]
 8009320:	9b01      	ldr	r3, [sp, #4]
 8009322:	61a3      	str	r3, [r4, #24]
 8009324:	2b00      	cmp	r3, #0
 8009326:	bf0c      	ite	eq
 8009328:	2201      	moveq	r2, #1
 800932a:	2202      	movne	r2, #2
 800932c:	6122      	str	r2, [r4, #16]
 800932e:	b1a5      	cbz	r5, 800935a <__d2b+0x92>
 8009330:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009334:	4405      	add	r5, r0
 8009336:	603d      	str	r5, [r7, #0]
 8009338:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800933c:	6030      	str	r0, [r6, #0]
 800933e:	4620      	mov	r0, r4
 8009340:	b003      	add	sp, #12
 8009342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009346:	6161      	str	r1, [r4, #20]
 8009348:	e7ea      	b.n	8009320 <__d2b+0x58>
 800934a:	a801      	add	r0, sp, #4
 800934c:	f7ff fce9 	bl	8008d22 <__lo0bits>
 8009350:	9b01      	ldr	r3, [sp, #4]
 8009352:	6163      	str	r3, [r4, #20]
 8009354:	3020      	adds	r0, #32
 8009356:	2201      	movs	r2, #1
 8009358:	e7e8      	b.n	800932c <__d2b+0x64>
 800935a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800935e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009362:	6038      	str	r0, [r7, #0]
 8009364:	6918      	ldr	r0, [r3, #16]
 8009366:	f7ff fcbd 	bl	8008ce4 <__hi0bits>
 800936a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800936e:	e7e5      	b.n	800933c <__d2b+0x74>
 8009370:	0800bcf0 	.word	0x0800bcf0
 8009374:	0800bd01 	.word	0x0800bd01

08009378 <__ratio>:
 8009378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937c:	b085      	sub	sp, #20
 800937e:	e9cd 1000 	strd	r1, r0, [sp]
 8009382:	a902      	add	r1, sp, #8
 8009384:	f7ff ff56 	bl	8009234 <__b2d>
 8009388:	9800      	ldr	r0, [sp, #0]
 800938a:	a903      	add	r1, sp, #12
 800938c:	ec55 4b10 	vmov	r4, r5, d0
 8009390:	f7ff ff50 	bl	8009234 <__b2d>
 8009394:	9b01      	ldr	r3, [sp, #4]
 8009396:	6919      	ldr	r1, [r3, #16]
 8009398:	9b00      	ldr	r3, [sp, #0]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	1ac9      	subs	r1, r1, r3
 800939e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80093a2:	1a9b      	subs	r3, r3, r2
 80093a4:	ec5b ab10 	vmov	sl, fp, d0
 80093a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	bfce      	itee	gt
 80093b0:	462a      	movgt	r2, r5
 80093b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80093b6:	465a      	movle	r2, fp
 80093b8:	462f      	mov	r7, r5
 80093ba:	46d9      	mov	r9, fp
 80093bc:	bfcc      	ite	gt
 80093be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80093c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80093c6:	464b      	mov	r3, r9
 80093c8:	4652      	mov	r2, sl
 80093ca:	4620      	mov	r0, r4
 80093cc:	4639      	mov	r1, r7
 80093ce:	f7f7 fa45 	bl	800085c <__aeabi_ddiv>
 80093d2:	ec41 0b10 	vmov	d0, r0, r1
 80093d6:	b005      	add	sp, #20
 80093d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093dc <__copybits>:
 80093dc:	3901      	subs	r1, #1
 80093de:	b570      	push	{r4, r5, r6, lr}
 80093e0:	1149      	asrs	r1, r1, #5
 80093e2:	6914      	ldr	r4, [r2, #16]
 80093e4:	3101      	adds	r1, #1
 80093e6:	f102 0314 	add.w	r3, r2, #20
 80093ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80093ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80093f2:	1f05      	subs	r5, r0, #4
 80093f4:	42a3      	cmp	r3, r4
 80093f6:	d30c      	bcc.n	8009412 <__copybits+0x36>
 80093f8:	1aa3      	subs	r3, r4, r2
 80093fa:	3b11      	subs	r3, #17
 80093fc:	f023 0303 	bic.w	r3, r3, #3
 8009400:	3211      	adds	r2, #17
 8009402:	42a2      	cmp	r2, r4
 8009404:	bf88      	it	hi
 8009406:	2300      	movhi	r3, #0
 8009408:	4418      	add	r0, r3
 800940a:	2300      	movs	r3, #0
 800940c:	4288      	cmp	r0, r1
 800940e:	d305      	bcc.n	800941c <__copybits+0x40>
 8009410:	bd70      	pop	{r4, r5, r6, pc}
 8009412:	f853 6b04 	ldr.w	r6, [r3], #4
 8009416:	f845 6f04 	str.w	r6, [r5, #4]!
 800941a:	e7eb      	b.n	80093f4 <__copybits+0x18>
 800941c:	f840 3b04 	str.w	r3, [r0], #4
 8009420:	e7f4      	b.n	800940c <__copybits+0x30>

08009422 <__any_on>:
 8009422:	f100 0214 	add.w	r2, r0, #20
 8009426:	6900      	ldr	r0, [r0, #16]
 8009428:	114b      	asrs	r3, r1, #5
 800942a:	4298      	cmp	r0, r3
 800942c:	b510      	push	{r4, lr}
 800942e:	db11      	blt.n	8009454 <__any_on+0x32>
 8009430:	dd0a      	ble.n	8009448 <__any_on+0x26>
 8009432:	f011 011f 	ands.w	r1, r1, #31
 8009436:	d007      	beq.n	8009448 <__any_on+0x26>
 8009438:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800943c:	fa24 f001 	lsr.w	r0, r4, r1
 8009440:	fa00 f101 	lsl.w	r1, r0, r1
 8009444:	428c      	cmp	r4, r1
 8009446:	d10b      	bne.n	8009460 <__any_on+0x3e>
 8009448:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800944c:	4293      	cmp	r3, r2
 800944e:	d803      	bhi.n	8009458 <__any_on+0x36>
 8009450:	2000      	movs	r0, #0
 8009452:	bd10      	pop	{r4, pc}
 8009454:	4603      	mov	r3, r0
 8009456:	e7f7      	b.n	8009448 <__any_on+0x26>
 8009458:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800945c:	2900      	cmp	r1, #0
 800945e:	d0f5      	beq.n	800944c <__any_on+0x2a>
 8009460:	2001      	movs	r0, #1
 8009462:	e7f6      	b.n	8009452 <__any_on+0x30>

08009464 <sulp>:
 8009464:	b570      	push	{r4, r5, r6, lr}
 8009466:	4604      	mov	r4, r0
 8009468:	460d      	mov	r5, r1
 800946a:	ec45 4b10 	vmov	d0, r4, r5
 800946e:	4616      	mov	r6, r2
 8009470:	f7ff feba 	bl	80091e8 <__ulp>
 8009474:	ec51 0b10 	vmov	r0, r1, d0
 8009478:	b17e      	cbz	r6, 800949a <sulp+0x36>
 800947a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800947e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009482:	2b00      	cmp	r3, #0
 8009484:	dd09      	ble.n	800949a <sulp+0x36>
 8009486:	051b      	lsls	r3, r3, #20
 8009488:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800948c:	2400      	movs	r4, #0
 800948e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009492:	4622      	mov	r2, r4
 8009494:	462b      	mov	r3, r5
 8009496:	f7f7 f8b7 	bl	8000608 <__aeabi_dmul>
 800949a:	ec41 0b10 	vmov	d0, r0, r1
 800949e:	bd70      	pop	{r4, r5, r6, pc}

080094a0 <_strtod_l>:
 80094a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a4:	b09f      	sub	sp, #124	@ 0x7c
 80094a6:	460c      	mov	r4, r1
 80094a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80094aa:	2200      	movs	r2, #0
 80094ac:	921a      	str	r2, [sp, #104]	@ 0x68
 80094ae:	9005      	str	r0, [sp, #20]
 80094b0:	f04f 0a00 	mov.w	sl, #0
 80094b4:	f04f 0b00 	mov.w	fp, #0
 80094b8:	460a      	mov	r2, r1
 80094ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80094bc:	7811      	ldrb	r1, [r2, #0]
 80094be:	292b      	cmp	r1, #43	@ 0x2b
 80094c0:	d04a      	beq.n	8009558 <_strtod_l+0xb8>
 80094c2:	d838      	bhi.n	8009536 <_strtod_l+0x96>
 80094c4:	290d      	cmp	r1, #13
 80094c6:	d832      	bhi.n	800952e <_strtod_l+0x8e>
 80094c8:	2908      	cmp	r1, #8
 80094ca:	d832      	bhi.n	8009532 <_strtod_l+0x92>
 80094cc:	2900      	cmp	r1, #0
 80094ce:	d03b      	beq.n	8009548 <_strtod_l+0xa8>
 80094d0:	2200      	movs	r2, #0
 80094d2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80094d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80094d6:	782a      	ldrb	r2, [r5, #0]
 80094d8:	2a30      	cmp	r2, #48	@ 0x30
 80094da:	f040 80b3 	bne.w	8009644 <_strtod_l+0x1a4>
 80094de:	786a      	ldrb	r2, [r5, #1]
 80094e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80094e4:	2a58      	cmp	r2, #88	@ 0x58
 80094e6:	d16e      	bne.n	80095c6 <_strtod_l+0x126>
 80094e8:	9302      	str	r3, [sp, #8]
 80094ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094ec:	9301      	str	r3, [sp, #4]
 80094ee:	ab1a      	add	r3, sp, #104	@ 0x68
 80094f0:	9300      	str	r3, [sp, #0]
 80094f2:	4a8e      	ldr	r2, [pc, #568]	@ (800972c <_strtod_l+0x28c>)
 80094f4:	9805      	ldr	r0, [sp, #20]
 80094f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80094f8:	a919      	add	r1, sp, #100	@ 0x64
 80094fa:	f001 fe7b 	bl	800b1f4 <__gethex>
 80094fe:	f010 060f 	ands.w	r6, r0, #15
 8009502:	4604      	mov	r4, r0
 8009504:	d005      	beq.n	8009512 <_strtod_l+0x72>
 8009506:	2e06      	cmp	r6, #6
 8009508:	d128      	bne.n	800955c <_strtod_l+0xbc>
 800950a:	3501      	adds	r5, #1
 800950c:	2300      	movs	r3, #0
 800950e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009512:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009514:	2b00      	cmp	r3, #0
 8009516:	f040 858e 	bne.w	800a036 <_strtod_l+0xb96>
 800951a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800951c:	b1cb      	cbz	r3, 8009552 <_strtod_l+0xb2>
 800951e:	4652      	mov	r2, sl
 8009520:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009524:	ec43 2b10 	vmov	d0, r2, r3
 8009528:	b01f      	add	sp, #124	@ 0x7c
 800952a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800952e:	2920      	cmp	r1, #32
 8009530:	d1ce      	bne.n	80094d0 <_strtod_l+0x30>
 8009532:	3201      	adds	r2, #1
 8009534:	e7c1      	b.n	80094ba <_strtod_l+0x1a>
 8009536:	292d      	cmp	r1, #45	@ 0x2d
 8009538:	d1ca      	bne.n	80094d0 <_strtod_l+0x30>
 800953a:	2101      	movs	r1, #1
 800953c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800953e:	1c51      	adds	r1, r2, #1
 8009540:	9119      	str	r1, [sp, #100]	@ 0x64
 8009542:	7852      	ldrb	r2, [r2, #1]
 8009544:	2a00      	cmp	r2, #0
 8009546:	d1c5      	bne.n	80094d4 <_strtod_l+0x34>
 8009548:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800954a:	9419      	str	r4, [sp, #100]	@ 0x64
 800954c:	2b00      	cmp	r3, #0
 800954e:	f040 8570 	bne.w	800a032 <_strtod_l+0xb92>
 8009552:	4652      	mov	r2, sl
 8009554:	465b      	mov	r3, fp
 8009556:	e7e5      	b.n	8009524 <_strtod_l+0x84>
 8009558:	2100      	movs	r1, #0
 800955a:	e7ef      	b.n	800953c <_strtod_l+0x9c>
 800955c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800955e:	b13a      	cbz	r2, 8009570 <_strtod_l+0xd0>
 8009560:	2135      	movs	r1, #53	@ 0x35
 8009562:	a81c      	add	r0, sp, #112	@ 0x70
 8009564:	f7ff ff3a 	bl	80093dc <__copybits>
 8009568:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800956a:	9805      	ldr	r0, [sp, #20]
 800956c:	f7ff fb08 	bl	8008b80 <_Bfree>
 8009570:	3e01      	subs	r6, #1
 8009572:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009574:	2e04      	cmp	r6, #4
 8009576:	d806      	bhi.n	8009586 <_strtod_l+0xe6>
 8009578:	e8df f006 	tbb	[pc, r6]
 800957c:	201d0314 	.word	0x201d0314
 8009580:	14          	.byte	0x14
 8009581:	00          	.byte	0x00
 8009582:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009586:	05e1      	lsls	r1, r4, #23
 8009588:	bf48      	it	mi
 800958a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800958e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009592:	0d1b      	lsrs	r3, r3, #20
 8009594:	051b      	lsls	r3, r3, #20
 8009596:	2b00      	cmp	r3, #0
 8009598:	d1bb      	bne.n	8009512 <_strtod_l+0x72>
 800959a:	f7fe fb2f 	bl	8007bfc <__errno>
 800959e:	2322      	movs	r3, #34	@ 0x22
 80095a0:	6003      	str	r3, [r0, #0]
 80095a2:	e7b6      	b.n	8009512 <_strtod_l+0x72>
 80095a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80095a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80095ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80095b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80095b4:	e7e7      	b.n	8009586 <_strtod_l+0xe6>
 80095b6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009734 <_strtod_l+0x294>
 80095ba:	e7e4      	b.n	8009586 <_strtod_l+0xe6>
 80095bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80095c0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80095c4:	e7df      	b.n	8009586 <_strtod_l+0xe6>
 80095c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80095cc:	785b      	ldrb	r3, [r3, #1]
 80095ce:	2b30      	cmp	r3, #48	@ 0x30
 80095d0:	d0f9      	beq.n	80095c6 <_strtod_l+0x126>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d09d      	beq.n	8009512 <_strtod_l+0x72>
 80095d6:	2301      	movs	r3, #1
 80095d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80095da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80095de:	2300      	movs	r3, #0
 80095e0:	9308      	str	r3, [sp, #32]
 80095e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80095e4:	461f      	mov	r7, r3
 80095e6:	220a      	movs	r2, #10
 80095e8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80095ea:	7805      	ldrb	r5, [r0, #0]
 80095ec:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80095f0:	b2d9      	uxtb	r1, r3
 80095f2:	2909      	cmp	r1, #9
 80095f4:	d928      	bls.n	8009648 <_strtod_l+0x1a8>
 80095f6:	494e      	ldr	r1, [pc, #312]	@ (8009730 <_strtod_l+0x290>)
 80095f8:	2201      	movs	r2, #1
 80095fa:	f001 fd06 	bl	800b00a <strncmp>
 80095fe:	2800      	cmp	r0, #0
 8009600:	d032      	beq.n	8009668 <_strtod_l+0x1c8>
 8009602:	2000      	movs	r0, #0
 8009604:	462a      	mov	r2, r5
 8009606:	4681      	mov	r9, r0
 8009608:	463d      	mov	r5, r7
 800960a:	4603      	mov	r3, r0
 800960c:	2a65      	cmp	r2, #101	@ 0x65
 800960e:	d001      	beq.n	8009614 <_strtod_l+0x174>
 8009610:	2a45      	cmp	r2, #69	@ 0x45
 8009612:	d114      	bne.n	800963e <_strtod_l+0x19e>
 8009614:	b91d      	cbnz	r5, 800961e <_strtod_l+0x17e>
 8009616:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009618:	4302      	orrs	r2, r0
 800961a:	d095      	beq.n	8009548 <_strtod_l+0xa8>
 800961c:	2500      	movs	r5, #0
 800961e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009620:	1c62      	adds	r2, r4, #1
 8009622:	9219      	str	r2, [sp, #100]	@ 0x64
 8009624:	7862      	ldrb	r2, [r4, #1]
 8009626:	2a2b      	cmp	r2, #43	@ 0x2b
 8009628:	d077      	beq.n	800971a <_strtod_l+0x27a>
 800962a:	2a2d      	cmp	r2, #45	@ 0x2d
 800962c:	d07b      	beq.n	8009726 <_strtod_l+0x286>
 800962e:	f04f 0c00 	mov.w	ip, #0
 8009632:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009636:	2909      	cmp	r1, #9
 8009638:	f240 8082 	bls.w	8009740 <_strtod_l+0x2a0>
 800963c:	9419      	str	r4, [sp, #100]	@ 0x64
 800963e:	f04f 0800 	mov.w	r8, #0
 8009642:	e0a2      	b.n	800978a <_strtod_l+0x2ea>
 8009644:	2300      	movs	r3, #0
 8009646:	e7c7      	b.n	80095d8 <_strtod_l+0x138>
 8009648:	2f08      	cmp	r7, #8
 800964a:	bfd5      	itete	le
 800964c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800964e:	9908      	ldrgt	r1, [sp, #32]
 8009650:	fb02 3301 	mlale	r3, r2, r1, r3
 8009654:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009658:	f100 0001 	add.w	r0, r0, #1
 800965c:	bfd4      	ite	le
 800965e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009660:	9308      	strgt	r3, [sp, #32]
 8009662:	3701      	adds	r7, #1
 8009664:	9019      	str	r0, [sp, #100]	@ 0x64
 8009666:	e7bf      	b.n	80095e8 <_strtod_l+0x148>
 8009668:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800966a:	1c5a      	adds	r2, r3, #1
 800966c:	9219      	str	r2, [sp, #100]	@ 0x64
 800966e:	785a      	ldrb	r2, [r3, #1]
 8009670:	b37f      	cbz	r7, 80096d2 <_strtod_l+0x232>
 8009672:	4681      	mov	r9, r0
 8009674:	463d      	mov	r5, r7
 8009676:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800967a:	2b09      	cmp	r3, #9
 800967c:	d912      	bls.n	80096a4 <_strtod_l+0x204>
 800967e:	2301      	movs	r3, #1
 8009680:	e7c4      	b.n	800960c <_strtod_l+0x16c>
 8009682:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009684:	1c5a      	adds	r2, r3, #1
 8009686:	9219      	str	r2, [sp, #100]	@ 0x64
 8009688:	785a      	ldrb	r2, [r3, #1]
 800968a:	3001      	adds	r0, #1
 800968c:	2a30      	cmp	r2, #48	@ 0x30
 800968e:	d0f8      	beq.n	8009682 <_strtod_l+0x1e2>
 8009690:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009694:	2b08      	cmp	r3, #8
 8009696:	f200 84d3 	bhi.w	800a040 <_strtod_l+0xba0>
 800969a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800969c:	930c      	str	r3, [sp, #48]	@ 0x30
 800969e:	4681      	mov	r9, r0
 80096a0:	2000      	movs	r0, #0
 80096a2:	4605      	mov	r5, r0
 80096a4:	3a30      	subs	r2, #48	@ 0x30
 80096a6:	f100 0301 	add.w	r3, r0, #1
 80096aa:	d02a      	beq.n	8009702 <_strtod_l+0x262>
 80096ac:	4499      	add	r9, r3
 80096ae:	eb00 0c05 	add.w	ip, r0, r5
 80096b2:	462b      	mov	r3, r5
 80096b4:	210a      	movs	r1, #10
 80096b6:	4563      	cmp	r3, ip
 80096b8:	d10d      	bne.n	80096d6 <_strtod_l+0x236>
 80096ba:	1c69      	adds	r1, r5, #1
 80096bc:	4401      	add	r1, r0
 80096be:	4428      	add	r0, r5
 80096c0:	2808      	cmp	r0, #8
 80096c2:	dc16      	bgt.n	80096f2 <_strtod_l+0x252>
 80096c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80096c6:	230a      	movs	r3, #10
 80096c8:	fb03 2300 	mla	r3, r3, r0, r2
 80096cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80096ce:	2300      	movs	r3, #0
 80096d0:	e018      	b.n	8009704 <_strtod_l+0x264>
 80096d2:	4638      	mov	r0, r7
 80096d4:	e7da      	b.n	800968c <_strtod_l+0x1ec>
 80096d6:	2b08      	cmp	r3, #8
 80096d8:	f103 0301 	add.w	r3, r3, #1
 80096dc:	dc03      	bgt.n	80096e6 <_strtod_l+0x246>
 80096de:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80096e0:	434e      	muls	r6, r1
 80096e2:	960a      	str	r6, [sp, #40]	@ 0x28
 80096e4:	e7e7      	b.n	80096b6 <_strtod_l+0x216>
 80096e6:	2b10      	cmp	r3, #16
 80096e8:	bfde      	ittt	le
 80096ea:	9e08      	ldrle	r6, [sp, #32]
 80096ec:	434e      	mulle	r6, r1
 80096ee:	9608      	strle	r6, [sp, #32]
 80096f0:	e7e1      	b.n	80096b6 <_strtod_l+0x216>
 80096f2:	280f      	cmp	r0, #15
 80096f4:	dceb      	bgt.n	80096ce <_strtod_l+0x22e>
 80096f6:	9808      	ldr	r0, [sp, #32]
 80096f8:	230a      	movs	r3, #10
 80096fa:	fb03 2300 	mla	r3, r3, r0, r2
 80096fe:	9308      	str	r3, [sp, #32]
 8009700:	e7e5      	b.n	80096ce <_strtod_l+0x22e>
 8009702:	4629      	mov	r1, r5
 8009704:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009706:	1c50      	adds	r0, r2, #1
 8009708:	9019      	str	r0, [sp, #100]	@ 0x64
 800970a:	7852      	ldrb	r2, [r2, #1]
 800970c:	4618      	mov	r0, r3
 800970e:	460d      	mov	r5, r1
 8009710:	e7b1      	b.n	8009676 <_strtod_l+0x1d6>
 8009712:	f04f 0900 	mov.w	r9, #0
 8009716:	2301      	movs	r3, #1
 8009718:	e77d      	b.n	8009616 <_strtod_l+0x176>
 800971a:	f04f 0c00 	mov.w	ip, #0
 800971e:	1ca2      	adds	r2, r4, #2
 8009720:	9219      	str	r2, [sp, #100]	@ 0x64
 8009722:	78a2      	ldrb	r2, [r4, #2]
 8009724:	e785      	b.n	8009632 <_strtod_l+0x192>
 8009726:	f04f 0c01 	mov.w	ip, #1
 800972a:	e7f8      	b.n	800971e <_strtod_l+0x27e>
 800972c:	0800be70 	.word	0x0800be70
 8009730:	0800be58 	.word	0x0800be58
 8009734:	7ff00000 	.word	0x7ff00000
 8009738:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800973a:	1c51      	adds	r1, r2, #1
 800973c:	9119      	str	r1, [sp, #100]	@ 0x64
 800973e:	7852      	ldrb	r2, [r2, #1]
 8009740:	2a30      	cmp	r2, #48	@ 0x30
 8009742:	d0f9      	beq.n	8009738 <_strtod_l+0x298>
 8009744:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009748:	2908      	cmp	r1, #8
 800974a:	f63f af78 	bhi.w	800963e <_strtod_l+0x19e>
 800974e:	3a30      	subs	r2, #48	@ 0x30
 8009750:	920e      	str	r2, [sp, #56]	@ 0x38
 8009752:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009754:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009756:	f04f 080a 	mov.w	r8, #10
 800975a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800975c:	1c56      	adds	r6, r2, #1
 800975e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009760:	7852      	ldrb	r2, [r2, #1]
 8009762:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009766:	f1be 0f09 	cmp.w	lr, #9
 800976a:	d939      	bls.n	80097e0 <_strtod_l+0x340>
 800976c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800976e:	1a76      	subs	r6, r6, r1
 8009770:	2e08      	cmp	r6, #8
 8009772:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009776:	dc03      	bgt.n	8009780 <_strtod_l+0x2e0>
 8009778:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800977a:	4588      	cmp	r8, r1
 800977c:	bfa8      	it	ge
 800977e:	4688      	movge	r8, r1
 8009780:	f1bc 0f00 	cmp.w	ip, #0
 8009784:	d001      	beq.n	800978a <_strtod_l+0x2ea>
 8009786:	f1c8 0800 	rsb	r8, r8, #0
 800978a:	2d00      	cmp	r5, #0
 800978c:	d14e      	bne.n	800982c <_strtod_l+0x38c>
 800978e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009790:	4308      	orrs	r0, r1
 8009792:	f47f aebe 	bne.w	8009512 <_strtod_l+0x72>
 8009796:	2b00      	cmp	r3, #0
 8009798:	f47f aed6 	bne.w	8009548 <_strtod_l+0xa8>
 800979c:	2a69      	cmp	r2, #105	@ 0x69
 800979e:	d028      	beq.n	80097f2 <_strtod_l+0x352>
 80097a0:	dc25      	bgt.n	80097ee <_strtod_l+0x34e>
 80097a2:	2a49      	cmp	r2, #73	@ 0x49
 80097a4:	d025      	beq.n	80097f2 <_strtod_l+0x352>
 80097a6:	2a4e      	cmp	r2, #78	@ 0x4e
 80097a8:	f47f aece 	bne.w	8009548 <_strtod_l+0xa8>
 80097ac:	499b      	ldr	r1, [pc, #620]	@ (8009a1c <_strtod_l+0x57c>)
 80097ae:	a819      	add	r0, sp, #100	@ 0x64
 80097b0:	f001 ff42 	bl	800b638 <__match>
 80097b4:	2800      	cmp	r0, #0
 80097b6:	f43f aec7 	beq.w	8009548 <_strtod_l+0xa8>
 80097ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	2b28      	cmp	r3, #40	@ 0x28
 80097c0:	d12e      	bne.n	8009820 <_strtod_l+0x380>
 80097c2:	4997      	ldr	r1, [pc, #604]	@ (8009a20 <_strtod_l+0x580>)
 80097c4:	aa1c      	add	r2, sp, #112	@ 0x70
 80097c6:	a819      	add	r0, sp, #100	@ 0x64
 80097c8:	f001 ff4a 	bl	800b660 <__hexnan>
 80097cc:	2805      	cmp	r0, #5
 80097ce:	d127      	bne.n	8009820 <_strtod_l+0x380>
 80097d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80097d2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80097d6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80097da:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80097de:	e698      	b.n	8009512 <_strtod_l+0x72>
 80097e0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80097e2:	fb08 2101 	mla	r1, r8, r1, r2
 80097e6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80097ea:	920e      	str	r2, [sp, #56]	@ 0x38
 80097ec:	e7b5      	b.n	800975a <_strtod_l+0x2ba>
 80097ee:	2a6e      	cmp	r2, #110	@ 0x6e
 80097f0:	e7da      	b.n	80097a8 <_strtod_l+0x308>
 80097f2:	498c      	ldr	r1, [pc, #560]	@ (8009a24 <_strtod_l+0x584>)
 80097f4:	a819      	add	r0, sp, #100	@ 0x64
 80097f6:	f001 ff1f 	bl	800b638 <__match>
 80097fa:	2800      	cmp	r0, #0
 80097fc:	f43f aea4 	beq.w	8009548 <_strtod_l+0xa8>
 8009800:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009802:	4989      	ldr	r1, [pc, #548]	@ (8009a28 <_strtod_l+0x588>)
 8009804:	3b01      	subs	r3, #1
 8009806:	a819      	add	r0, sp, #100	@ 0x64
 8009808:	9319      	str	r3, [sp, #100]	@ 0x64
 800980a:	f001 ff15 	bl	800b638 <__match>
 800980e:	b910      	cbnz	r0, 8009816 <_strtod_l+0x376>
 8009810:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009812:	3301      	adds	r3, #1
 8009814:	9319      	str	r3, [sp, #100]	@ 0x64
 8009816:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009a38 <_strtod_l+0x598>
 800981a:	f04f 0a00 	mov.w	sl, #0
 800981e:	e678      	b.n	8009512 <_strtod_l+0x72>
 8009820:	4882      	ldr	r0, [pc, #520]	@ (8009a2c <_strtod_l+0x58c>)
 8009822:	f001 fc45 	bl	800b0b0 <nan>
 8009826:	ec5b ab10 	vmov	sl, fp, d0
 800982a:	e672      	b.n	8009512 <_strtod_l+0x72>
 800982c:	eba8 0309 	sub.w	r3, r8, r9
 8009830:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009832:	9309      	str	r3, [sp, #36]	@ 0x24
 8009834:	2f00      	cmp	r7, #0
 8009836:	bf08      	it	eq
 8009838:	462f      	moveq	r7, r5
 800983a:	2d10      	cmp	r5, #16
 800983c:	462c      	mov	r4, r5
 800983e:	bfa8      	it	ge
 8009840:	2410      	movge	r4, #16
 8009842:	f7f6 fe67 	bl	8000514 <__aeabi_ui2d>
 8009846:	2d09      	cmp	r5, #9
 8009848:	4682      	mov	sl, r0
 800984a:	468b      	mov	fp, r1
 800984c:	dc13      	bgt.n	8009876 <_strtod_l+0x3d6>
 800984e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009850:	2b00      	cmp	r3, #0
 8009852:	f43f ae5e 	beq.w	8009512 <_strtod_l+0x72>
 8009856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009858:	dd78      	ble.n	800994c <_strtod_l+0x4ac>
 800985a:	2b16      	cmp	r3, #22
 800985c:	dc5f      	bgt.n	800991e <_strtod_l+0x47e>
 800985e:	4974      	ldr	r1, [pc, #464]	@ (8009a30 <_strtod_l+0x590>)
 8009860:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009864:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009868:	4652      	mov	r2, sl
 800986a:	465b      	mov	r3, fp
 800986c:	f7f6 fecc 	bl	8000608 <__aeabi_dmul>
 8009870:	4682      	mov	sl, r0
 8009872:	468b      	mov	fp, r1
 8009874:	e64d      	b.n	8009512 <_strtod_l+0x72>
 8009876:	4b6e      	ldr	r3, [pc, #440]	@ (8009a30 <_strtod_l+0x590>)
 8009878:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800987c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009880:	f7f6 fec2 	bl	8000608 <__aeabi_dmul>
 8009884:	4682      	mov	sl, r0
 8009886:	9808      	ldr	r0, [sp, #32]
 8009888:	468b      	mov	fp, r1
 800988a:	f7f6 fe43 	bl	8000514 <__aeabi_ui2d>
 800988e:	4602      	mov	r2, r0
 8009890:	460b      	mov	r3, r1
 8009892:	4650      	mov	r0, sl
 8009894:	4659      	mov	r1, fp
 8009896:	f7f6 fd01 	bl	800029c <__adddf3>
 800989a:	2d0f      	cmp	r5, #15
 800989c:	4682      	mov	sl, r0
 800989e:	468b      	mov	fp, r1
 80098a0:	ddd5      	ble.n	800984e <_strtod_l+0x3ae>
 80098a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098a4:	1b2c      	subs	r4, r5, r4
 80098a6:	441c      	add	r4, r3
 80098a8:	2c00      	cmp	r4, #0
 80098aa:	f340 8096 	ble.w	80099da <_strtod_l+0x53a>
 80098ae:	f014 030f 	ands.w	r3, r4, #15
 80098b2:	d00a      	beq.n	80098ca <_strtod_l+0x42a>
 80098b4:	495e      	ldr	r1, [pc, #376]	@ (8009a30 <_strtod_l+0x590>)
 80098b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098ba:	4652      	mov	r2, sl
 80098bc:	465b      	mov	r3, fp
 80098be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098c2:	f7f6 fea1 	bl	8000608 <__aeabi_dmul>
 80098c6:	4682      	mov	sl, r0
 80098c8:	468b      	mov	fp, r1
 80098ca:	f034 040f 	bics.w	r4, r4, #15
 80098ce:	d073      	beq.n	80099b8 <_strtod_l+0x518>
 80098d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80098d4:	dd48      	ble.n	8009968 <_strtod_l+0x4c8>
 80098d6:	2400      	movs	r4, #0
 80098d8:	46a0      	mov	r8, r4
 80098da:	940a      	str	r4, [sp, #40]	@ 0x28
 80098dc:	46a1      	mov	r9, r4
 80098de:	9a05      	ldr	r2, [sp, #20]
 80098e0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009a38 <_strtod_l+0x598>
 80098e4:	2322      	movs	r3, #34	@ 0x22
 80098e6:	6013      	str	r3, [r2, #0]
 80098e8:	f04f 0a00 	mov.w	sl, #0
 80098ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f43f ae0f 	beq.w	8009512 <_strtod_l+0x72>
 80098f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098f6:	9805      	ldr	r0, [sp, #20]
 80098f8:	f7ff f942 	bl	8008b80 <_Bfree>
 80098fc:	9805      	ldr	r0, [sp, #20]
 80098fe:	4649      	mov	r1, r9
 8009900:	f7ff f93e 	bl	8008b80 <_Bfree>
 8009904:	9805      	ldr	r0, [sp, #20]
 8009906:	4641      	mov	r1, r8
 8009908:	f7ff f93a 	bl	8008b80 <_Bfree>
 800990c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800990e:	9805      	ldr	r0, [sp, #20]
 8009910:	f7ff f936 	bl	8008b80 <_Bfree>
 8009914:	9805      	ldr	r0, [sp, #20]
 8009916:	4621      	mov	r1, r4
 8009918:	f7ff f932 	bl	8008b80 <_Bfree>
 800991c:	e5f9      	b.n	8009512 <_strtod_l+0x72>
 800991e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009920:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009924:	4293      	cmp	r3, r2
 8009926:	dbbc      	blt.n	80098a2 <_strtod_l+0x402>
 8009928:	4c41      	ldr	r4, [pc, #260]	@ (8009a30 <_strtod_l+0x590>)
 800992a:	f1c5 050f 	rsb	r5, r5, #15
 800992e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009932:	4652      	mov	r2, sl
 8009934:	465b      	mov	r3, fp
 8009936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800993a:	f7f6 fe65 	bl	8000608 <__aeabi_dmul>
 800993e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009940:	1b5d      	subs	r5, r3, r5
 8009942:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009946:	e9d4 2300 	ldrd	r2, r3, [r4]
 800994a:	e78f      	b.n	800986c <_strtod_l+0x3cc>
 800994c:	3316      	adds	r3, #22
 800994e:	dba8      	blt.n	80098a2 <_strtod_l+0x402>
 8009950:	4b37      	ldr	r3, [pc, #220]	@ (8009a30 <_strtod_l+0x590>)
 8009952:	eba9 0808 	sub.w	r8, r9, r8
 8009956:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800995a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800995e:	4650      	mov	r0, sl
 8009960:	4659      	mov	r1, fp
 8009962:	f7f6 ff7b 	bl	800085c <__aeabi_ddiv>
 8009966:	e783      	b.n	8009870 <_strtod_l+0x3d0>
 8009968:	4b32      	ldr	r3, [pc, #200]	@ (8009a34 <_strtod_l+0x594>)
 800996a:	9308      	str	r3, [sp, #32]
 800996c:	2300      	movs	r3, #0
 800996e:	1124      	asrs	r4, r4, #4
 8009970:	4650      	mov	r0, sl
 8009972:	4659      	mov	r1, fp
 8009974:	461e      	mov	r6, r3
 8009976:	2c01      	cmp	r4, #1
 8009978:	dc21      	bgt.n	80099be <_strtod_l+0x51e>
 800997a:	b10b      	cbz	r3, 8009980 <_strtod_l+0x4e0>
 800997c:	4682      	mov	sl, r0
 800997e:	468b      	mov	fp, r1
 8009980:	492c      	ldr	r1, [pc, #176]	@ (8009a34 <_strtod_l+0x594>)
 8009982:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009986:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800998a:	4652      	mov	r2, sl
 800998c:	465b      	mov	r3, fp
 800998e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009992:	f7f6 fe39 	bl	8000608 <__aeabi_dmul>
 8009996:	4b28      	ldr	r3, [pc, #160]	@ (8009a38 <_strtod_l+0x598>)
 8009998:	460a      	mov	r2, r1
 800999a:	400b      	ands	r3, r1
 800999c:	4927      	ldr	r1, [pc, #156]	@ (8009a3c <_strtod_l+0x59c>)
 800999e:	428b      	cmp	r3, r1
 80099a0:	4682      	mov	sl, r0
 80099a2:	d898      	bhi.n	80098d6 <_strtod_l+0x436>
 80099a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80099a8:	428b      	cmp	r3, r1
 80099aa:	bf86      	itte	hi
 80099ac:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009a40 <_strtod_l+0x5a0>
 80099b0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80099b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80099b8:	2300      	movs	r3, #0
 80099ba:	9308      	str	r3, [sp, #32]
 80099bc:	e07a      	b.n	8009ab4 <_strtod_l+0x614>
 80099be:	07e2      	lsls	r2, r4, #31
 80099c0:	d505      	bpl.n	80099ce <_strtod_l+0x52e>
 80099c2:	9b08      	ldr	r3, [sp, #32]
 80099c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c8:	f7f6 fe1e 	bl	8000608 <__aeabi_dmul>
 80099cc:	2301      	movs	r3, #1
 80099ce:	9a08      	ldr	r2, [sp, #32]
 80099d0:	3208      	adds	r2, #8
 80099d2:	3601      	adds	r6, #1
 80099d4:	1064      	asrs	r4, r4, #1
 80099d6:	9208      	str	r2, [sp, #32]
 80099d8:	e7cd      	b.n	8009976 <_strtod_l+0x4d6>
 80099da:	d0ed      	beq.n	80099b8 <_strtod_l+0x518>
 80099dc:	4264      	negs	r4, r4
 80099de:	f014 020f 	ands.w	r2, r4, #15
 80099e2:	d00a      	beq.n	80099fa <_strtod_l+0x55a>
 80099e4:	4b12      	ldr	r3, [pc, #72]	@ (8009a30 <_strtod_l+0x590>)
 80099e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099ea:	4650      	mov	r0, sl
 80099ec:	4659      	mov	r1, fp
 80099ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f2:	f7f6 ff33 	bl	800085c <__aeabi_ddiv>
 80099f6:	4682      	mov	sl, r0
 80099f8:	468b      	mov	fp, r1
 80099fa:	1124      	asrs	r4, r4, #4
 80099fc:	d0dc      	beq.n	80099b8 <_strtod_l+0x518>
 80099fe:	2c1f      	cmp	r4, #31
 8009a00:	dd20      	ble.n	8009a44 <_strtod_l+0x5a4>
 8009a02:	2400      	movs	r4, #0
 8009a04:	46a0      	mov	r8, r4
 8009a06:	940a      	str	r4, [sp, #40]	@ 0x28
 8009a08:	46a1      	mov	r9, r4
 8009a0a:	9a05      	ldr	r2, [sp, #20]
 8009a0c:	2322      	movs	r3, #34	@ 0x22
 8009a0e:	f04f 0a00 	mov.w	sl, #0
 8009a12:	f04f 0b00 	mov.w	fp, #0
 8009a16:	6013      	str	r3, [r2, #0]
 8009a18:	e768      	b.n	80098ec <_strtod_l+0x44c>
 8009a1a:	bf00      	nop
 8009a1c:	0800bc4a 	.word	0x0800bc4a
 8009a20:	0800be5c 	.word	0x0800be5c
 8009a24:	0800bc42 	.word	0x0800bc42
 8009a28:	0800bc77 	.word	0x0800bc77
 8009a2c:	0800bf1f 	.word	0x0800bf1f
 8009a30:	0800bd90 	.word	0x0800bd90
 8009a34:	0800bd68 	.word	0x0800bd68
 8009a38:	7ff00000 	.word	0x7ff00000
 8009a3c:	7ca00000 	.word	0x7ca00000
 8009a40:	7fefffff 	.word	0x7fefffff
 8009a44:	f014 0310 	ands.w	r3, r4, #16
 8009a48:	bf18      	it	ne
 8009a4a:	236a      	movne	r3, #106	@ 0x6a
 8009a4c:	4ea9      	ldr	r6, [pc, #676]	@ (8009cf4 <_strtod_l+0x854>)
 8009a4e:	9308      	str	r3, [sp, #32]
 8009a50:	4650      	mov	r0, sl
 8009a52:	4659      	mov	r1, fp
 8009a54:	2300      	movs	r3, #0
 8009a56:	07e2      	lsls	r2, r4, #31
 8009a58:	d504      	bpl.n	8009a64 <_strtod_l+0x5c4>
 8009a5a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a5e:	f7f6 fdd3 	bl	8000608 <__aeabi_dmul>
 8009a62:	2301      	movs	r3, #1
 8009a64:	1064      	asrs	r4, r4, #1
 8009a66:	f106 0608 	add.w	r6, r6, #8
 8009a6a:	d1f4      	bne.n	8009a56 <_strtod_l+0x5b6>
 8009a6c:	b10b      	cbz	r3, 8009a72 <_strtod_l+0x5d2>
 8009a6e:	4682      	mov	sl, r0
 8009a70:	468b      	mov	fp, r1
 8009a72:	9b08      	ldr	r3, [sp, #32]
 8009a74:	b1b3      	cbz	r3, 8009aa4 <_strtod_l+0x604>
 8009a76:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009a7a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	4659      	mov	r1, fp
 8009a82:	dd0f      	ble.n	8009aa4 <_strtod_l+0x604>
 8009a84:	2b1f      	cmp	r3, #31
 8009a86:	dd55      	ble.n	8009b34 <_strtod_l+0x694>
 8009a88:	2b34      	cmp	r3, #52	@ 0x34
 8009a8a:	bfde      	ittt	le
 8009a8c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8009a90:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009a94:	4093      	lslle	r3, r2
 8009a96:	f04f 0a00 	mov.w	sl, #0
 8009a9a:	bfcc      	ite	gt
 8009a9c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009aa0:	ea03 0b01 	andle.w	fp, r3, r1
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	4650      	mov	r0, sl
 8009aaa:	4659      	mov	r1, fp
 8009aac:	f7f7 f814 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	d1a6      	bne.n	8009a02 <_strtod_l+0x562>
 8009ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ab6:	9300      	str	r3, [sp, #0]
 8009ab8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009aba:	9805      	ldr	r0, [sp, #20]
 8009abc:	462b      	mov	r3, r5
 8009abe:	463a      	mov	r2, r7
 8009ac0:	f7ff f8c6 	bl	8008c50 <__s2b>
 8009ac4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	f43f af05 	beq.w	80098d6 <_strtod_l+0x436>
 8009acc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ace:	2a00      	cmp	r2, #0
 8009ad0:	eba9 0308 	sub.w	r3, r9, r8
 8009ad4:	bfa8      	it	ge
 8009ad6:	2300      	movge	r3, #0
 8009ad8:	9312      	str	r3, [sp, #72]	@ 0x48
 8009ada:	2400      	movs	r4, #0
 8009adc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ae0:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ae2:	46a0      	mov	r8, r4
 8009ae4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ae6:	9805      	ldr	r0, [sp, #20]
 8009ae8:	6859      	ldr	r1, [r3, #4]
 8009aea:	f7ff f809 	bl	8008b00 <_Balloc>
 8009aee:	4681      	mov	r9, r0
 8009af0:	2800      	cmp	r0, #0
 8009af2:	f43f aef4 	beq.w	80098de <_strtod_l+0x43e>
 8009af6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009af8:	691a      	ldr	r2, [r3, #16]
 8009afa:	3202      	adds	r2, #2
 8009afc:	f103 010c 	add.w	r1, r3, #12
 8009b00:	0092      	lsls	r2, r2, #2
 8009b02:	300c      	adds	r0, #12
 8009b04:	f001 fac6 	bl	800b094 <memcpy>
 8009b08:	ec4b ab10 	vmov	d0, sl, fp
 8009b0c:	9805      	ldr	r0, [sp, #20]
 8009b0e:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b10:	a91b      	add	r1, sp, #108	@ 0x6c
 8009b12:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b16:	f7ff fbd7 	bl	80092c8 <__d2b>
 8009b1a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b1c:	2800      	cmp	r0, #0
 8009b1e:	f43f aede 	beq.w	80098de <_strtod_l+0x43e>
 8009b22:	9805      	ldr	r0, [sp, #20]
 8009b24:	2101      	movs	r1, #1
 8009b26:	f7ff f929 	bl	8008d7c <__i2b>
 8009b2a:	4680      	mov	r8, r0
 8009b2c:	b948      	cbnz	r0, 8009b42 <_strtod_l+0x6a2>
 8009b2e:	f04f 0800 	mov.w	r8, #0
 8009b32:	e6d4      	b.n	80098de <_strtod_l+0x43e>
 8009b34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b38:	fa02 f303 	lsl.w	r3, r2, r3
 8009b3c:	ea03 0a0a 	and.w	sl, r3, sl
 8009b40:	e7b0      	b.n	8009aa4 <_strtod_l+0x604>
 8009b42:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009b44:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009b46:	2d00      	cmp	r5, #0
 8009b48:	bfab      	itete	ge
 8009b4a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009b4c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009b4e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009b50:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009b52:	bfac      	ite	ge
 8009b54:	18ef      	addge	r7, r5, r3
 8009b56:	1b5e      	sublt	r6, r3, r5
 8009b58:	9b08      	ldr	r3, [sp, #32]
 8009b5a:	1aed      	subs	r5, r5, r3
 8009b5c:	4415      	add	r5, r2
 8009b5e:	4b66      	ldr	r3, [pc, #408]	@ (8009cf8 <_strtod_l+0x858>)
 8009b60:	3d01      	subs	r5, #1
 8009b62:	429d      	cmp	r5, r3
 8009b64:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009b68:	da50      	bge.n	8009c0c <_strtod_l+0x76c>
 8009b6a:	1b5b      	subs	r3, r3, r5
 8009b6c:	2b1f      	cmp	r3, #31
 8009b6e:	eba2 0203 	sub.w	r2, r2, r3
 8009b72:	f04f 0101 	mov.w	r1, #1
 8009b76:	dc3d      	bgt.n	8009bf4 <_strtod_l+0x754>
 8009b78:	fa01 f303 	lsl.w	r3, r1, r3
 8009b7c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b7e:	2300      	movs	r3, #0
 8009b80:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b82:	18bd      	adds	r5, r7, r2
 8009b84:	9b08      	ldr	r3, [sp, #32]
 8009b86:	42af      	cmp	r7, r5
 8009b88:	4416      	add	r6, r2
 8009b8a:	441e      	add	r6, r3
 8009b8c:	463b      	mov	r3, r7
 8009b8e:	bfa8      	it	ge
 8009b90:	462b      	movge	r3, r5
 8009b92:	42b3      	cmp	r3, r6
 8009b94:	bfa8      	it	ge
 8009b96:	4633      	movge	r3, r6
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	bfc2      	ittt	gt
 8009b9c:	1aed      	subgt	r5, r5, r3
 8009b9e:	1af6      	subgt	r6, r6, r3
 8009ba0:	1aff      	subgt	r7, r7, r3
 8009ba2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	dd16      	ble.n	8009bd6 <_strtod_l+0x736>
 8009ba8:	4641      	mov	r1, r8
 8009baa:	9805      	ldr	r0, [sp, #20]
 8009bac:	461a      	mov	r2, r3
 8009bae:	f7ff f9a5 	bl	8008efc <__pow5mult>
 8009bb2:	4680      	mov	r8, r0
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	d0ba      	beq.n	8009b2e <_strtod_l+0x68e>
 8009bb8:	4601      	mov	r1, r0
 8009bba:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009bbc:	9805      	ldr	r0, [sp, #20]
 8009bbe:	f7ff f8f3 	bl	8008da8 <__multiply>
 8009bc2:	900e      	str	r0, [sp, #56]	@ 0x38
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	f43f ae8a 	beq.w	80098de <_strtod_l+0x43e>
 8009bca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bcc:	9805      	ldr	r0, [sp, #20]
 8009bce:	f7fe ffd7 	bl	8008b80 <_Bfree>
 8009bd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bd6:	2d00      	cmp	r5, #0
 8009bd8:	dc1d      	bgt.n	8009c16 <_strtod_l+0x776>
 8009bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	dd23      	ble.n	8009c28 <_strtod_l+0x788>
 8009be0:	4649      	mov	r1, r9
 8009be2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009be4:	9805      	ldr	r0, [sp, #20]
 8009be6:	f7ff f989 	bl	8008efc <__pow5mult>
 8009bea:	4681      	mov	r9, r0
 8009bec:	b9e0      	cbnz	r0, 8009c28 <_strtod_l+0x788>
 8009bee:	f04f 0900 	mov.w	r9, #0
 8009bf2:	e674      	b.n	80098de <_strtod_l+0x43e>
 8009bf4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009bf8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009bfc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009c00:	35e2      	adds	r5, #226	@ 0xe2
 8009c02:	fa01 f305 	lsl.w	r3, r1, r5
 8009c06:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c08:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009c0a:	e7ba      	b.n	8009b82 <_strtod_l+0x6e2>
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c10:	2301      	movs	r3, #1
 8009c12:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c14:	e7b5      	b.n	8009b82 <_strtod_l+0x6e2>
 8009c16:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c18:	9805      	ldr	r0, [sp, #20]
 8009c1a:	462a      	mov	r2, r5
 8009c1c:	f7ff f9c8 	bl	8008fb0 <__lshift>
 8009c20:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d1d9      	bne.n	8009bda <_strtod_l+0x73a>
 8009c26:	e65a      	b.n	80098de <_strtod_l+0x43e>
 8009c28:	2e00      	cmp	r6, #0
 8009c2a:	dd07      	ble.n	8009c3c <_strtod_l+0x79c>
 8009c2c:	4649      	mov	r1, r9
 8009c2e:	9805      	ldr	r0, [sp, #20]
 8009c30:	4632      	mov	r2, r6
 8009c32:	f7ff f9bd 	bl	8008fb0 <__lshift>
 8009c36:	4681      	mov	r9, r0
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	d0d8      	beq.n	8009bee <_strtod_l+0x74e>
 8009c3c:	2f00      	cmp	r7, #0
 8009c3e:	dd08      	ble.n	8009c52 <_strtod_l+0x7b2>
 8009c40:	4641      	mov	r1, r8
 8009c42:	9805      	ldr	r0, [sp, #20]
 8009c44:	463a      	mov	r2, r7
 8009c46:	f7ff f9b3 	bl	8008fb0 <__lshift>
 8009c4a:	4680      	mov	r8, r0
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	f43f ae46 	beq.w	80098de <_strtod_l+0x43e>
 8009c52:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c54:	9805      	ldr	r0, [sp, #20]
 8009c56:	464a      	mov	r2, r9
 8009c58:	f7ff fa32 	bl	80090c0 <__mdiff>
 8009c5c:	4604      	mov	r4, r0
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	f43f ae3d 	beq.w	80098de <_strtod_l+0x43e>
 8009c64:	68c3      	ldr	r3, [r0, #12]
 8009c66:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c68:	2300      	movs	r3, #0
 8009c6a:	60c3      	str	r3, [r0, #12]
 8009c6c:	4641      	mov	r1, r8
 8009c6e:	f7ff fa0b 	bl	8009088 <__mcmp>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	da46      	bge.n	8009d04 <_strtod_l+0x864>
 8009c76:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c78:	ea53 030a 	orrs.w	r3, r3, sl
 8009c7c:	d16c      	bne.n	8009d58 <_strtod_l+0x8b8>
 8009c7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d168      	bne.n	8009d58 <_strtod_l+0x8b8>
 8009c86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c8a:	0d1b      	lsrs	r3, r3, #20
 8009c8c:	051b      	lsls	r3, r3, #20
 8009c8e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c92:	d961      	bls.n	8009d58 <_strtod_l+0x8b8>
 8009c94:	6963      	ldr	r3, [r4, #20]
 8009c96:	b913      	cbnz	r3, 8009c9e <_strtod_l+0x7fe>
 8009c98:	6923      	ldr	r3, [r4, #16]
 8009c9a:	2b01      	cmp	r3, #1
 8009c9c:	dd5c      	ble.n	8009d58 <_strtod_l+0x8b8>
 8009c9e:	4621      	mov	r1, r4
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	9805      	ldr	r0, [sp, #20]
 8009ca4:	f7ff f984 	bl	8008fb0 <__lshift>
 8009ca8:	4641      	mov	r1, r8
 8009caa:	4604      	mov	r4, r0
 8009cac:	f7ff f9ec 	bl	8009088 <__mcmp>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	dd51      	ble.n	8009d58 <_strtod_l+0x8b8>
 8009cb4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009cb8:	9a08      	ldr	r2, [sp, #32]
 8009cba:	0d1b      	lsrs	r3, r3, #20
 8009cbc:	051b      	lsls	r3, r3, #20
 8009cbe:	2a00      	cmp	r2, #0
 8009cc0:	d06b      	beq.n	8009d9a <_strtod_l+0x8fa>
 8009cc2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009cc6:	d868      	bhi.n	8009d9a <_strtod_l+0x8fa>
 8009cc8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009ccc:	f67f ae9d 	bls.w	8009a0a <_strtod_l+0x56a>
 8009cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8009cfc <_strtod_l+0x85c>)
 8009cd2:	4650      	mov	r0, sl
 8009cd4:	4659      	mov	r1, fp
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f7f6 fc96 	bl	8000608 <__aeabi_dmul>
 8009cdc:	4b08      	ldr	r3, [pc, #32]	@ (8009d00 <_strtod_l+0x860>)
 8009cde:	400b      	ands	r3, r1
 8009ce0:	4682      	mov	sl, r0
 8009ce2:	468b      	mov	fp, r1
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	f47f ae05 	bne.w	80098f4 <_strtod_l+0x454>
 8009cea:	9a05      	ldr	r2, [sp, #20]
 8009cec:	2322      	movs	r3, #34	@ 0x22
 8009cee:	6013      	str	r3, [r2, #0]
 8009cf0:	e600      	b.n	80098f4 <_strtod_l+0x454>
 8009cf2:	bf00      	nop
 8009cf4:	0800be88 	.word	0x0800be88
 8009cf8:	fffffc02 	.word	0xfffffc02
 8009cfc:	39500000 	.word	0x39500000
 8009d00:	7ff00000 	.word	0x7ff00000
 8009d04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009d08:	d165      	bne.n	8009dd6 <_strtod_l+0x936>
 8009d0a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d10:	b35a      	cbz	r2, 8009d6a <_strtod_l+0x8ca>
 8009d12:	4a9f      	ldr	r2, [pc, #636]	@ (8009f90 <_strtod_l+0xaf0>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d12b      	bne.n	8009d70 <_strtod_l+0x8d0>
 8009d18:	9b08      	ldr	r3, [sp, #32]
 8009d1a:	4651      	mov	r1, sl
 8009d1c:	b303      	cbz	r3, 8009d60 <_strtod_l+0x8c0>
 8009d1e:	4b9d      	ldr	r3, [pc, #628]	@ (8009f94 <_strtod_l+0xaf4>)
 8009d20:	465a      	mov	r2, fp
 8009d22:	4013      	ands	r3, r2
 8009d24:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009d28:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d2c:	d81b      	bhi.n	8009d66 <_strtod_l+0x8c6>
 8009d2e:	0d1b      	lsrs	r3, r3, #20
 8009d30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009d34:	fa02 f303 	lsl.w	r3, r2, r3
 8009d38:	4299      	cmp	r1, r3
 8009d3a:	d119      	bne.n	8009d70 <_strtod_l+0x8d0>
 8009d3c:	4b96      	ldr	r3, [pc, #600]	@ (8009f98 <_strtod_l+0xaf8>)
 8009d3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d102      	bne.n	8009d4a <_strtod_l+0x8aa>
 8009d44:	3101      	adds	r1, #1
 8009d46:	f43f adca 	beq.w	80098de <_strtod_l+0x43e>
 8009d4a:	4b92      	ldr	r3, [pc, #584]	@ (8009f94 <_strtod_l+0xaf4>)
 8009d4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d4e:	401a      	ands	r2, r3
 8009d50:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009d54:	f04f 0a00 	mov.w	sl, #0
 8009d58:	9b08      	ldr	r3, [sp, #32]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d1b8      	bne.n	8009cd0 <_strtod_l+0x830>
 8009d5e:	e5c9      	b.n	80098f4 <_strtod_l+0x454>
 8009d60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009d64:	e7e8      	b.n	8009d38 <_strtod_l+0x898>
 8009d66:	4613      	mov	r3, r2
 8009d68:	e7e6      	b.n	8009d38 <_strtod_l+0x898>
 8009d6a:	ea53 030a 	orrs.w	r3, r3, sl
 8009d6e:	d0a1      	beq.n	8009cb4 <_strtod_l+0x814>
 8009d70:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d72:	b1db      	cbz	r3, 8009dac <_strtod_l+0x90c>
 8009d74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d76:	4213      	tst	r3, r2
 8009d78:	d0ee      	beq.n	8009d58 <_strtod_l+0x8b8>
 8009d7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d7c:	9a08      	ldr	r2, [sp, #32]
 8009d7e:	4650      	mov	r0, sl
 8009d80:	4659      	mov	r1, fp
 8009d82:	b1bb      	cbz	r3, 8009db4 <_strtod_l+0x914>
 8009d84:	f7ff fb6e 	bl	8009464 <sulp>
 8009d88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d8c:	ec53 2b10 	vmov	r2, r3, d0
 8009d90:	f7f6 fa84 	bl	800029c <__adddf3>
 8009d94:	4682      	mov	sl, r0
 8009d96:	468b      	mov	fp, r1
 8009d98:	e7de      	b.n	8009d58 <_strtod_l+0x8b8>
 8009d9a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009d9e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009da2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009da6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8009daa:	e7d5      	b.n	8009d58 <_strtod_l+0x8b8>
 8009dac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009dae:	ea13 0f0a 	tst.w	r3, sl
 8009db2:	e7e1      	b.n	8009d78 <_strtod_l+0x8d8>
 8009db4:	f7ff fb56 	bl	8009464 <sulp>
 8009db8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dbc:	ec53 2b10 	vmov	r2, r3, d0
 8009dc0:	f7f6 fa6a 	bl	8000298 <__aeabi_dsub>
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	4682      	mov	sl, r0
 8009dca:	468b      	mov	fp, r1
 8009dcc:	f7f6 fe84 	bl	8000ad8 <__aeabi_dcmpeq>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d0c1      	beq.n	8009d58 <_strtod_l+0x8b8>
 8009dd4:	e619      	b.n	8009a0a <_strtod_l+0x56a>
 8009dd6:	4641      	mov	r1, r8
 8009dd8:	4620      	mov	r0, r4
 8009dda:	f7ff facd 	bl	8009378 <__ratio>
 8009dde:	ec57 6b10 	vmov	r6, r7, d0
 8009de2:	2200      	movs	r2, #0
 8009de4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009de8:	4630      	mov	r0, r6
 8009dea:	4639      	mov	r1, r7
 8009dec:	f7f6 fe88 	bl	8000b00 <__aeabi_dcmple>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	d06f      	beq.n	8009ed4 <_strtod_l+0xa34>
 8009df4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d17a      	bne.n	8009ef0 <_strtod_l+0xa50>
 8009dfa:	f1ba 0f00 	cmp.w	sl, #0
 8009dfe:	d158      	bne.n	8009eb2 <_strtod_l+0xa12>
 8009e00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d15a      	bne.n	8009ec0 <_strtod_l+0xa20>
 8009e0a:	4b64      	ldr	r3, [pc, #400]	@ (8009f9c <_strtod_l+0xafc>)
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	4630      	mov	r0, r6
 8009e10:	4639      	mov	r1, r7
 8009e12:	f7f6 fe6b 	bl	8000aec <__aeabi_dcmplt>
 8009e16:	2800      	cmp	r0, #0
 8009e18:	d159      	bne.n	8009ece <_strtod_l+0xa2e>
 8009e1a:	4630      	mov	r0, r6
 8009e1c:	4639      	mov	r1, r7
 8009e1e:	4b60      	ldr	r3, [pc, #384]	@ (8009fa0 <_strtod_l+0xb00>)
 8009e20:	2200      	movs	r2, #0
 8009e22:	f7f6 fbf1 	bl	8000608 <__aeabi_dmul>
 8009e26:	4606      	mov	r6, r0
 8009e28:	460f      	mov	r7, r1
 8009e2a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009e2e:	9606      	str	r6, [sp, #24]
 8009e30:	9307      	str	r3, [sp, #28]
 8009e32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e36:	4d57      	ldr	r5, [pc, #348]	@ (8009f94 <_strtod_l+0xaf4>)
 8009e38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009e3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e3e:	401d      	ands	r5, r3
 8009e40:	4b58      	ldr	r3, [pc, #352]	@ (8009fa4 <_strtod_l+0xb04>)
 8009e42:	429d      	cmp	r5, r3
 8009e44:	f040 80b2 	bne.w	8009fac <_strtod_l+0xb0c>
 8009e48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e4a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009e4e:	ec4b ab10 	vmov	d0, sl, fp
 8009e52:	f7ff f9c9 	bl	80091e8 <__ulp>
 8009e56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e5a:	ec51 0b10 	vmov	r0, r1, d0
 8009e5e:	f7f6 fbd3 	bl	8000608 <__aeabi_dmul>
 8009e62:	4652      	mov	r2, sl
 8009e64:	465b      	mov	r3, fp
 8009e66:	f7f6 fa19 	bl	800029c <__adddf3>
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	4949      	ldr	r1, [pc, #292]	@ (8009f94 <_strtod_l+0xaf4>)
 8009e6e:	4a4e      	ldr	r2, [pc, #312]	@ (8009fa8 <_strtod_l+0xb08>)
 8009e70:	4019      	ands	r1, r3
 8009e72:	4291      	cmp	r1, r2
 8009e74:	4682      	mov	sl, r0
 8009e76:	d942      	bls.n	8009efe <_strtod_l+0xa5e>
 8009e78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e7a:	4b47      	ldr	r3, [pc, #284]	@ (8009f98 <_strtod_l+0xaf8>)
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d103      	bne.n	8009e88 <_strtod_l+0x9e8>
 8009e80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e82:	3301      	adds	r3, #1
 8009e84:	f43f ad2b 	beq.w	80098de <_strtod_l+0x43e>
 8009e88:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009f98 <_strtod_l+0xaf8>
 8009e8c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8009e90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e92:	9805      	ldr	r0, [sp, #20]
 8009e94:	f7fe fe74 	bl	8008b80 <_Bfree>
 8009e98:	9805      	ldr	r0, [sp, #20]
 8009e9a:	4649      	mov	r1, r9
 8009e9c:	f7fe fe70 	bl	8008b80 <_Bfree>
 8009ea0:	9805      	ldr	r0, [sp, #20]
 8009ea2:	4641      	mov	r1, r8
 8009ea4:	f7fe fe6c 	bl	8008b80 <_Bfree>
 8009ea8:	9805      	ldr	r0, [sp, #20]
 8009eaa:	4621      	mov	r1, r4
 8009eac:	f7fe fe68 	bl	8008b80 <_Bfree>
 8009eb0:	e618      	b.n	8009ae4 <_strtod_l+0x644>
 8009eb2:	f1ba 0f01 	cmp.w	sl, #1
 8009eb6:	d103      	bne.n	8009ec0 <_strtod_l+0xa20>
 8009eb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f43f ada5 	beq.w	8009a0a <_strtod_l+0x56a>
 8009ec0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009f70 <_strtod_l+0xad0>
 8009ec4:	4f35      	ldr	r7, [pc, #212]	@ (8009f9c <_strtod_l+0xafc>)
 8009ec6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009eca:	2600      	movs	r6, #0
 8009ecc:	e7b1      	b.n	8009e32 <_strtod_l+0x992>
 8009ece:	4f34      	ldr	r7, [pc, #208]	@ (8009fa0 <_strtod_l+0xb00>)
 8009ed0:	2600      	movs	r6, #0
 8009ed2:	e7aa      	b.n	8009e2a <_strtod_l+0x98a>
 8009ed4:	4b32      	ldr	r3, [pc, #200]	@ (8009fa0 <_strtod_l+0xb00>)
 8009ed6:	4630      	mov	r0, r6
 8009ed8:	4639      	mov	r1, r7
 8009eda:	2200      	movs	r2, #0
 8009edc:	f7f6 fb94 	bl	8000608 <__aeabi_dmul>
 8009ee0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	460f      	mov	r7, r1
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d09f      	beq.n	8009e2a <_strtod_l+0x98a>
 8009eea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009eee:	e7a0      	b.n	8009e32 <_strtod_l+0x992>
 8009ef0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009f78 <_strtod_l+0xad8>
 8009ef4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ef8:	ec57 6b17 	vmov	r6, r7, d7
 8009efc:	e799      	b.n	8009e32 <_strtod_l+0x992>
 8009efe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009f02:	9b08      	ldr	r3, [sp, #32]
 8009f04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d1c1      	bne.n	8009e90 <_strtod_l+0x9f0>
 8009f0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f10:	0d1b      	lsrs	r3, r3, #20
 8009f12:	051b      	lsls	r3, r3, #20
 8009f14:	429d      	cmp	r5, r3
 8009f16:	d1bb      	bne.n	8009e90 <_strtod_l+0x9f0>
 8009f18:	4630      	mov	r0, r6
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f7f6 fed4 	bl	8000cc8 <__aeabi_d2lz>
 8009f20:	f7f6 fb44 	bl	80005ac <__aeabi_l2d>
 8009f24:	4602      	mov	r2, r0
 8009f26:	460b      	mov	r3, r1
 8009f28:	4630      	mov	r0, r6
 8009f2a:	4639      	mov	r1, r7
 8009f2c:	f7f6 f9b4 	bl	8000298 <__aeabi_dsub>
 8009f30:	460b      	mov	r3, r1
 8009f32:	4602      	mov	r2, r0
 8009f34:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009f38:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009f3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f3e:	ea46 060a 	orr.w	r6, r6, sl
 8009f42:	431e      	orrs	r6, r3
 8009f44:	d06f      	beq.n	800a026 <_strtod_l+0xb86>
 8009f46:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f80 <_strtod_l+0xae0>)
 8009f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4c:	f7f6 fdce 	bl	8000aec <__aeabi_dcmplt>
 8009f50:	2800      	cmp	r0, #0
 8009f52:	f47f accf 	bne.w	80098f4 <_strtod_l+0x454>
 8009f56:	a30c      	add	r3, pc, #48	@ (adr r3, 8009f88 <_strtod_l+0xae8>)
 8009f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f60:	f7f6 fde2 	bl	8000b28 <__aeabi_dcmpgt>
 8009f64:	2800      	cmp	r0, #0
 8009f66:	d093      	beq.n	8009e90 <_strtod_l+0x9f0>
 8009f68:	e4c4      	b.n	80098f4 <_strtod_l+0x454>
 8009f6a:	bf00      	nop
 8009f6c:	f3af 8000 	nop.w
 8009f70:	00000000 	.word	0x00000000
 8009f74:	bff00000 	.word	0xbff00000
 8009f78:	00000000 	.word	0x00000000
 8009f7c:	3ff00000 	.word	0x3ff00000
 8009f80:	94a03595 	.word	0x94a03595
 8009f84:	3fdfffff 	.word	0x3fdfffff
 8009f88:	35afe535 	.word	0x35afe535
 8009f8c:	3fe00000 	.word	0x3fe00000
 8009f90:	000fffff 	.word	0x000fffff
 8009f94:	7ff00000 	.word	0x7ff00000
 8009f98:	7fefffff 	.word	0x7fefffff
 8009f9c:	3ff00000 	.word	0x3ff00000
 8009fa0:	3fe00000 	.word	0x3fe00000
 8009fa4:	7fe00000 	.word	0x7fe00000
 8009fa8:	7c9fffff 	.word	0x7c9fffff
 8009fac:	9b08      	ldr	r3, [sp, #32]
 8009fae:	b323      	cbz	r3, 8009ffa <_strtod_l+0xb5a>
 8009fb0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009fb4:	d821      	bhi.n	8009ffa <_strtod_l+0xb5a>
 8009fb6:	a328      	add	r3, pc, #160	@ (adr r3, 800a058 <_strtod_l+0xbb8>)
 8009fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	4639      	mov	r1, r7
 8009fc0:	f7f6 fd9e 	bl	8000b00 <__aeabi_dcmple>
 8009fc4:	b1a0      	cbz	r0, 8009ff0 <_strtod_l+0xb50>
 8009fc6:	4639      	mov	r1, r7
 8009fc8:	4630      	mov	r0, r6
 8009fca:	f7f6 fdf5 	bl	8000bb8 <__aeabi_d2uiz>
 8009fce:	2801      	cmp	r0, #1
 8009fd0:	bf38      	it	cc
 8009fd2:	2001      	movcc	r0, #1
 8009fd4:	f7f6 fa9e 	bl	8000514 <__aeabi_ui2d>
 8009fd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fda:	4606      	mov	r6, r0
 8009fdc:	460f      	mov	r7, r1
 8009fde:	b9fb      	cbnz	r3, 800a020 <_strtod_l+0xb80>
 8009fe0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009fe4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009fe6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009fe8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009fec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ff0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ff2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ff6:	1b5b      	subs	r3, r3, r5
 8009ff8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009ffa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009ffe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a002:	f7ff f8f1 	bl	80091e8 <__ulp>
 800a006:	4650      	mov	r0, sl
 800a008:	ec53 2b10 	vmov	r2, r3, d0
 800a00c:	4659      	mov	r1, fp
 800a00e:	f7f6 fafb 	bl	8000608 <__aeabi_dmul>
 800a012:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a016:	f7f6 f941 	bl	800029c <__adddf3>
 800a01a:	4682      	mov	sl, r0
 800a01c:	468b      	mov	fp, r1
 800a01e:	e770      	b.n	8009f02 <_strtod_l+0xa62>
 800a020:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a024:	e7e0      	b.n	8009fe8 <_strtod_l+0xb48>
 800a026:	a30e      	add	r3, pc, #56	@ (adr r3, 800a060 <_strtod_l+0xbc0>)
 800a028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02c:	f7f6 fd5e 	bl	8000aec <__aeabi_dcmplt>
 800a030:	e798      	b.n	8009f64 <_strtod_l+0xac4>
 800a032:	2300      	movs	r3, #0
 800a034:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a036:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a038:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a03a:	6013      	str	r3, [r2, #0]
 800a03c:	f7ff ba6d 	b.w	800951a <_strtod_l+0x7a>
 800a040:	2a65      	cmp	r2, #101	@ 0x65
 800a042:	f43f ab66 	beq.w	8009712 <_strtod_l+0x272>
 800a046:	2a45      	cmp	r2, #69	@ 0x45
 800a048:	f43f ab63 	beq.w	8009712 <_strtod_l+0x272>
 800a04c:	2301      	movs	r3, #1
 800a04e:	f7ff bb9e 	b.w	800978e <_strtod_l+0x2ee>
 800a052:	bf00      	nop
 800a054:	f3af 8000 	nop.w
 800a058:	ffc00000 	.word	0xffc00000
 800a05c:	41dfffff 	.word	0x41dfffff
 800a060:	94a03595 	.word	0x94a03595
 800a064:	3fcfffff 	.word	0x3fcfffff

0800a068 <_strtod_r>:
 800a068:	4b01      	ldr	r3, [pc, #4]	@ (800a070 <_strtod_r+0x8>)
 800a06a:	f7ff ba19 	b.w	80094a0 <_strtod_l>
 800a06e:	bf00      	nop
 800a070:	20000068 	.word	0x20000068

0800a074 <_strtol_l.constprop.0>:
 800a074:	2b24      	cmp	r3, #36	@ 0x24
 800a076:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a07a:	4686      	mov	lr, r0
 800a07c:	4690      	mov	r8, r2
 800a07e:	d801      	bhi.n	800a084 <_strtol_l.constprop.0+0x10>
 800a080:	2b01      	cmp	r3, #1
 800a082:	d106      	bne.n	800a092 <_strtol_l.constprop.0+0x1e>
 800a084:	f7fd fdba 	bl	8007bfc <__errno>
 800a088:	2316      	movs	r3, #22
 800a08a:	6003      	str	r3, [r0, #0]
 800a08c:	2000      	movs	r0, #0
 800a08e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a092:	4834      	ldr	r0, [pc, #208]	@ (800a164 <_strtol_l.constprop.0+0xf0>)
 800a094:	460d      	mov	r5, r1
 800a096:	462a      	mov	r2, r5
 800a098:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a09c:	5d06      	ldrb	r6, [r0, r4]
 800a09e:	f016 0608 	ands.w	r6, r6, #8
 800a0a2:	d1f8      	bne.n	800a096 <_strtol_l.constprop.0+0x22>
 800a0a4:	2c2d      	cmp	r4, #45	@ 0x2d
 800a0a6:	d12d      	bne.n	800a104 <_strtol_l.constprop.0+0x90>
 800a0a8:	782c      	ldrb	r4, [r5, #0]
 800a0aa:	2601      	movs	r6, #1
 800a0ac:	1c95      	adds	r5, r2, #2
 800a0ae:	f033 0210 	bics.w	r2, r3, #16
 800a0b2:	d109      	bne.n	800a0c8 <_strtol_l.constprop.0+0x54>
 800a0b4:	2c30      	cmp	r4, #48	@ 0x30
 800a0b6:	d12a      	bne.n	800a10e <_strtol_l.constprop.0+0x9a>
 800a0b8:	782a      	ldrb	r2, [r5, #0]
 800a0ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a0be:	2a58      	cmp	r2, #88	@ 0x58
 800a0c0:	d125      	bne.n	800a10e <_strtol_l.constprop.0+0x9a>
 800a0c2:	786c      	ldrb	r4, [r5, #1]
 800a0c4:	2310      	movs	r3, #16
 800a0c6:	3502      	adds	r5, #2
 800a0c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a0cc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	fbbc f9f3 	udiv	r9, ip, r3
 800a0d6:	4610      	mov	r0, r2
 800a0d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a0dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a0e0:	2f09      	cmp	r7, #9
 800a0e2:	d81b      	bhi.n	800a11c <_strtol_l.constprop.0+0xa8>
 800a0e4:	463c      	mov	r4, r7
 800a0e6:	42a3      	cmp	r3, r4
 800a0e8:	dd27      	ble.n	800a13a <_strtol_l.constprop.0+0xc6>
 800a0ea:	1c57      	adds	r7, r2, #1
 800a0ec:	d007      	beq.n	800a0fe <_strtol_l.constprop.0+0x8a>
 800a0ee:	4581      	cmp	r9, r0
 800a0f0:	d320      	bcc.n	800a134 <_strtol_l.constprop.0+0xc0>
 800a0f2:	d101      	bne.n	800a0f8 <_strtol_l.constprop.0+0x84>
 800a0f4:	45a2      	cmp	sl, r4
 800a0f6:	db1d      	blt.n	800a134 <_strtol_l.constprop.0+0xc0>
 800a0f8:	fb00 4003 	mla	r0, r0, r3, r4
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a102:	e7eb      	b.n	800a0dc <_strtol_l.constprop.0+0x68>
 800a104:	2c2b      	cmp	r4, #43	@ 0x2b
 800a106:	bf04      	itt	eq
 800a108:	782c      	ldrbeq	r4, [r5, #0]
 800a10a:	1c95      	addeq	r5, r2, #2
 800a10c:	e7cf      	b.n	800a0ae <_strtol_l.constprop.0+0x3a>
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1da      	bne.n	800a0c8 <_strtol_l.constprop.0+0x54>
 800a112:	2c30      	cmp	r4, #48	@ 0x30
 800a114:	bf0c      	ite	eq
 800a116:	2308      	moveq	r3, #8
 800a118:	230a      	movne	r3, #10
 800a11a:	e7d5      	b.n	800a0c8 <_strtol_l.constprop.0+0x54>
 800a11c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a120:	2f19      	cmp	r7, #25
 800a122:	d801      	bhi.n	800a128 <_strtol_l.constprop.0+0xb4>
 800a124:	3c37      	subs	r4, #55	@ 0x37
 800a126:	e7de      	b.n	800a0e6 <_strtol_l.constprop.0+0x72>
 800a128:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a12c:	2f19      	cmp	r7, #25
 800a12e:	d804      	bhi.n	800a13a <_strtol_l.constprop.0+0xc6>
 800a130:	3c57      	subs	r4, #87	@ 0x57
 800a132:	e7d8      	b.n	800a0e6 <_strtol_l.constprop.0+0x72>
 800a134:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a138:	e7e1      	b.n	800a0fe <_strtol_l.constprop.0+0x8a>
 800a13a:	1c53      	adds	r3, r2, #1
 800a13c:	d108      	bne.n	800a150 <_strtol_l.constprop.0+0xdc>
 800a13e:	2322      	movs	r3, #34	@ 0x22
 800a140:	f8ce 3000 	str.w	r3, [lr]
 800a144:	4660      	mov	r0, ip
 800a146:	f1b8 0f00 	cmp.w	r8, #0
 800a14a:	d0a0      	beq.n	800a08e <_strtol_l.constprop.0+0x1a>
 800a14c:	1e69      	subs	r1, r5, #1
 800a14e:	e006      	b.n	800a15e <_strtol_l.constprop.0+0xea>
 800a150:	b106      	cbz	r6, 800a154 <_strtol_l.constprop.0+0xe0>
 800a152:	4240      	negs	r0, r0
 800a154:	f1b8 0f00 	cmp.w	r8, #0
 800a158:	d099      	beq.n	800a08e <_strtol_l.constprop.0+0x1a>
 800a15a:	2a00      	cmp	r2, #0
 800a15c:	d1f6      	bne.n	800a14c <_strtol_l.constprop.0+0xd8>
 800a15e:	f8c8 1000 	str.w	r1, [r8]
 800a162:	e794      	b.n	800a08e <_strtol_l.constprop.0+0x1a>
 800a164:	0800bb3d 	.word	0x0800bb3d

0800a168 <_strtol_r>:
 800a168:	f7ff bf84 	b.w	800a074 <_strtol_l.constprop.0>

0800a16c <__ssputs_r>:
 800a16c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a170:	688e      	ldr	r6, [r1, #8]
 800a172:	461f      	mov	r7, r3
 800a174:	42be      	cmp	r6, r7
 800a176:	680b      	ldr	r3, [r1, #0]
 800a178:	4682      	mov	sl, r0
 800a17a:	460c      	mov	r4, r1
 800a17c:	4690      	mov	r8, r2
 800a17e:	d82d      	bhi.n	800a1dc <__ssputs_r+0x70>
 800a180:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a184:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a188:	d026      	beq.n	800a1d8 <__ssputs_r+0x6c>
 800a18a:	6965      	ldr	r5, [r4, #20]
 800a18c:	6909      	ldr	r1, [r1, #16]
 800a18e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a192:	eba3 0901 	sub.w	r9, r3, r1
 800a196:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a19a:	1c7b      	adds	r3, r7, #1
 800a19c:	444b      	add	r3, r9
 800a19e:	106d      	asrs	r5, r5, #1
 800a1a0:	429d      	cmp	r5, r3
 800a1a2:	bf38      	it	cc
 800a1a4:	461d      	movcc	r5, r3
 800a1a6:	0553      	lsls	r3, r2, #21
 800a1a8:	d527      	bpl.n	800a1fa <__ssputs_r+0x8e>
 800a1aa:	4629      	mov	r1, r5
 800a1ac:	f7fe fc1c 	bl	80089e8 <_malloc_r>
 800a1b0:	4606      	mov	r6, r0
 800a1b2:	b360      	cbz	r0, 800a20e <__ssputs_r+0xa2>
 800a1b4:	6921      	ldr	r1, [r4, #16]
 800a1b6:	464a      	mov	r2, r9
 800a1b8:	f000 ff6c 	bl	800b094 <memcpy>
 800a1bc:	89a3      	ldrh	r3, [r4, #12]
 800a1be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a1c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1c6:	81a3      	strh	r3, [r4, #12]
 800a1c8:	6126      	str	r6, [r4, #16]
 800a1ca:	6165      	str	r5, [r4, #20]
 800a1cc:	444e      	add	r6, r9
 800a1ce:	eba5 0509 	sub.w	r5, r5, r9
 800a1d2:	6026      	str	r6, [r4, #0]
 800a1d4:	60a5      	str	r5, [r4, #8]
 800a1d6:	463e      	mov	r6, r7
 800a1d8:	42be      	cmp	r6, r7
 800a1da:	d900      	bls.n	800a1de <__ssputs_r+0x72>
 800a1dc:	463e      	mov	r6, r7
 800a1de:	6820      	ldr	r0, [r4, #0]
 800a1e0:	4632      	mov	r2, r6
 800a1e2:	4641      	mov	r1, r8
 800a1e4:	f000 fef7 	bl	800afd6 <memmove>
 800a1e8:	68a3      	ldr	r3, [r4, #8]
 800a1ea:	1b9b      	subs	r3, r3, r6
 800a1ec:	60a3      	str	r3, [r4, #8]
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	4433      	add	r3, r6
 800a1f2:	6023      	str	r3, [r4, #0]
 800a1f4:	2000      	movs	r0, #0
 800a1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1fa:	462a      	mov	r2, r5
 800a1fc:	f001 fadd 	bl	800b7ba <_realloc_r>
 800a200:	4606      	mov	r6, r0
 800a202:	2800      	cmp	r0, #0
 800a204:	d1e0      	bne.n	800a1c8 <__ssputs_r+0x5c>
 800a206:	6921      	ldr	r1, [r4, #16]
 800a208:	4650      	mov	r0, sl
 800a20a:	f7fe fb79 	bl	8008900 <_free_r>
 800a20e:	230c      	movs	r3, #12
 800a210:	f8ca 3000 	str.w	r3, [sl]
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a21a:	81a3      	strh	r3, [r4, #12]
 800a21c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a220:	e7e9      	b.n	800a1f6 <__ssputs_r+0x8a>
	...

0800a224 <_svfiprintf_r>:
 800a224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a228:	4698      	mov	r8, r3
 800a22a:	898b      	ldrh	r3, [r1, #12]
 800a22c:	061b      	lsls	r3, r3, #24
 800a22e:	b09d      	sub	sp, #116	@ 0x74
 800a230:	4607      	mov	r7, r0
 800a232:	460d      	mov	r5, r1
 800a234:	4614      	mov	r4, r2
 800a236:	d510      	bpl.n	800a25a <_svfiprintf_r+0x36>
 800a238:	690b      	ldr	r3, [r1, #16]
 800a23a:	b973      	cbnz	r3, 800a25a <_svfiprintf_r+0x36>
 800a23c:	2140      	movs	r1, #64	@ 0x40
 800a23e:	f7fe fbd3 	bl	80089e8 <_malloc_r>
 800a242:	6028      	str	r0, [r5, #0]
 800a244:	6128      	str	r0, [r5, #16]
 800a246:	b930      	cbnz	r0, 800a256 <_svfiprintf_r+0x32>
 800a248:	230c      	movs	r3, #12
 800a24a:	603b      	str	r3, [r7, #0]
 800a24c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a250:	b01d      	add	sp, #116	@ 0x74
 800a252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a256:	2340      	movs	r3, #64	@ 0x40
 800a258:	616b      	str	r3, [r5, #20]
 800a25a:	2300      	movs	r3, #0
 800a25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a25e:	2320      	movs	r3, #32
 800a260:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a264:	f8cd 800c 	str.w	r8, [sp, #12]
 800a268:	2330      	movs	r3, #48	@ 0x30
 800a26a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a408 <_svfiprintf_r+0x1e4>
 800a26e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a272:	f04f 0901 	mov.w	r9, #1
 800a276:	4623      	mov	r3, r4
 800a278:	469a      	mov	sl, r3
 800a27a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a27e:	b10a      	cbz	r2, 800a284 <_svfiprintf_r+0x60>
 800a280:	2a25      	cmp	r2, #37	@ 0x25
 800a282:	d1f9      	bne.n	800a278 <_svfiprintf_r+0x54>
 800a284:	ebba 0b04 	subs.w	fp, sl, r4
 800a288:	d00b      	beq.n	800a2a2 <_svfiprintf_r+0x7e>
 800a28a:	465b      	mov	r3, fp
 800a28c:	4622      	mov	r2, r4
 800a28e:	4629      	mov	r1, r5
 800a290:	4638      	mov	r0, r7
 800a292:	f7ff ff6b 	bl	800a16c <__ssputs_r>
 800a296:	3001      	adds	r0, #1
 800a298:	f000 80a7 	beq.w	800a3ea <_svfiprintf_r+0x1c6>
 800a29c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a29e:	445a      	add	r2, fp
 800a2a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	f000 809f 	beq.w	800a3ea <_svfiprintf_r+0x1c6>
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a2b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2b6:	f10a 0a01 	add.w	sl, sl, #1
 800a2ba:	9304      	str	r3, [sp, #16]
 800a2bc:	9307      	str	r3, [sp, #28]
 800a2be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2c4:	4654      	mov	r4, sl
 800a2c6:	2205      	movs	r2, #5
 800a2c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2cc:	484e      	ldr	r0, [pc, #312]	@ (800a408 <_svfiprintf_r+0x1e4>)
 800a2ce:	f7f5 ff87 	bl	80001e0 <memchr>
 800a2d2:	9a04      	ldr	r2, [sp, #16]
 800a2d4:	b9d8      	cbnz	r0, 800a30e <_svfiprintf_r+0xea>
 800a2d6:	06d0      	lsls	r0, r2, #27
 800a2d8:	bf44      	itt	mi
 800a2da:	2320      	movmi	r3, #32
 800a2dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2e0:	0711      	lsls	r1, r2, #28
 800a2e2:	bf44      	itt	mi
 800a2e4:	232b      	movmi	r3, #43	@ 0x2b
 800a2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2f0:	d015      	beq.n	800a31e <_svfiprintf_r+0xfa>
 800a2f2:	9a07      	ldr	r2, [sp, #28]
 800a2f4:	4654      	mov	r4, sl
 800a2f6:	2000      	movs	r0, #0
 800a2f8:	f04f 0c0a 	mov.w	ip, #10
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a302:	3b30      	subs	r3, #48	@ 0x30
 800a304:	2b09      	cmp	r3, #9
 800a306:	d94b      	bls.n	800a3a0 <_svfiprintf_r+0x17c>
 800a308:	b1b0      	cbz	r0, 800a338 <_svfiprintf_r+0x114>
 800a30a:	9207      	str	r2, [sp, #28]
 800a30c:	e014      	b.n	800a338 <_svfiprintf_r+0x114>
 800a30e:	eba0 0308 	sub.w	r3, r0, r8
 800a312:	fa09 f303 	lsl.w	r3, r9, r3
 800a316:	4313      	orrs	r3, r2
 800a318:	9304      	str	r3, [sp, #16]
 800a31a:	46a2      	mov	sl, r4
 800a31c:	e7d2      	b.n	800a2c4 <_svfiprintf_r+0xa0>
 800a31e:	9b03      	ldr	r3, [sp, #12]
 800a320:	1d19      	adds	r1, r3, #4
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	9103      	str	r1, [sp, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	bfbb      	ittet	lt
 800a32a:	425b      	neglt	r3, r3
 800a32c:	f042 0202 	orrlt.w	r2, r2, #2
 800a330:	9307      	strge	r3, [sp, #28]
 800a332:	9307      	strlt	r3, [sp, #28]
 800a334:	bfb8      	it	lt
 800a336:	9204      	strlt	r2, [sp, #16]
 800a338:	7823      	ldrb	r3, [r4, #0]
 800a33a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a33c:	d10a      	bne.n	800a354 <_svfiprintf_r+0x130>
 800a33e:	7863      	ldrb	r3, [r4, #1]
 800a340:	2b2a      	cmp	r3, #42	@ 0x2a
 800a342:	d132      	bne.n	800a3aa <_svfiprintf_r+0x186>
 800a344:	9b03      	ldr	r3, [sp, #12]
 800a346:	1d1a      	adds	r2, r3, #4
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	9203      	str	r2, [sp, #12]
 800a34c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a350:	3402      	adds	r4, #2
 800a352:	9305      	str	r3, [sp, #20]
 800a354:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a418 <_svfiprintf_r+0x1f4>
 800a358:	7821      	ldrb	r1, [r4, #0]
 800a35a:	2203      	movs	r2, #3
 800a35c:	4650      	mov	r0, sl
 800a35e:	f7f5 ff3f 	bl	80001e0 <memchr>
 800a362:	b138      	cbz	r0, 800a374 <_svfiprintf_r+0x150>
 800a364:	9b04      	ldr	r3, [sp, #16]
 800a366:	eba0 000a 	sub.w	r0, r0, sl
 800a36a:	2240      	movs	r2, #64	@ 0x40
 800a36c:	4082      	lsls	r2, r0
 800a36e:	4313      	orrs	r3, r2
 800a370:	3401      	adds	r4, #1
 800a372:	9304      	str	r3, [sp, #16]
 800a374:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a378:	4824      	ldr	r0, [pc, #144]	@ (800a40c <_svfiprintf_r+0x1e8>)
 800a37a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a37e:	2206      	movs	r2, #6
 800a380:	f7f5 ff2e 	bl	80001e0 <memchr>
 800a384:	2800      	cmp	r0, #0
 800a386:	d036      	beq.n	800a3f6 <_svfiprintf_r+0x1d2>
 800a388:	4b21      	ldr	r3, [pc, #132]	@ (800a410 <_svfiprintf_r+0x1ec>)
 800a38a:	bb1b      	cbnz	r3, 800a3d4 <_svfiprintf_r+0x1b0>
 800a38c:	9b03      	ldr	r3, [sp, #12]
 800a38e:	3307      	adds	r3, #7
 800a390:	f023 0307 	bic.w	r3, r3, #7
 800a394:	3308      	adds	r3, #8
 800a396:	9303      	str	r3, [sp, #12]
 800a398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a39a:	4433      	add	r3, r6
 800a39c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a39e:	e76a      	b.n	800a276 <_svfiprintf_r+0x52>
 800a3a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3a4:	460c      	mov	r4, r1
 800a3a6:	2001      	movs	r0, #1
 800a3a8:	e7a8      	b.n	800a2fc <_svfiprintf_r+0xd8>
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	3401      	adds	r4, #1
 800a3ae:	9305      	str	r3, [sp, #20]
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	f04f 0c0a 	mov.w	ip, #10
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3bc:	3a30      	subs	r2, #48	@ 0x30
 800a3be:	2a09      	cmp	r2, #9
 800a3c0:	d903      	bls.n	800a3ca <_svfiprintf_r+0x1a6>
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d0c6      	beq.n	800a354 <_svfiprintf_r+0x130>
 800a3c6:	9105      	str	r1, [sp, #20]
 800a3c8:	e7c4      	b.n	800a354 <_svfiprintf_r+0x130>
 800a3ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3ce:	4604      	mov	r4, r0
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	e7f0      	b.n	800a3b6 <_svfiprintf_r+0x192>
 800a3d4:	ab03      	add	r3, sp, #12
 800a3d6:	9300      	str	r3, [sp, #0]
 800a3d8:	462a      	mov	r2, r5
 800a3da:	4b0e      	ldr	r3, [pc, #56]	@ (800a414 <_svfiprintf_r+0x1f0>)
 800a3dc:	a904      	add	r1, sp, #16
 800a3de:	4638      	mov	r0, r7
 800a3e0:	f7fc fb2e 	bl	8006a40 <_printf_float>
 800a3e4:	1c42      	adds	r2, r0, #1
 800a3e6:	4606      	mov	r6, r0
 800a3e8:	d1d6      	bne.n	800a398 <_svfiprintf_r+0x174>
 800a3ea:	89ab      	ldrh	r3, [r5, #12]
 800a3ec:	065b      	lsls	r3, r3, #25
 800a3ee:	f53f af2d 	bmi.w	800a24c <_svfiprintf_r+0x28>
 800a3f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3f4:	e72c      	b.n	800a250 <_svfiprintf_r+0x2c>
 800a3f6:	ab03      	add	r3, sp, #12
 800a3f8:	9300      	str	r3, [sp, #0]
 800a3fa:	462a      	mov	r2, r5
 800a3fc:	4b05      	ldr	r3, [pc, #20]	@ (800a414 <_svfiprintf_r+0x1f0>)
 800a3fe:	a904      	add	r1, sp, #16
 800a400:	4638      	mov	r0, r7
 800a402:	f7fc fdb5 	bl	8006f70 <_printf_i>
 800a406:	e7ed      	b.n	800a3e4 <_svfiprintf_r+0x1c0>
 800a408:	0800beb0 	.word	0x0800beb0
 800a40c:	0800beba 	.word	0x0800beba
 800a410:	08006a41 	.word	0x08006a41
 800a414:	0800a16d 	.word	0x0800a16d
 800a418:	0800beb6 	.word	0x0800beb6

0800a41c <_sungetc_r>:
 800a41c:	b538      	push	{r3, r4, r5, lr}
 800a41e:	1c4b      	adds	r3, r1, #1
 800a420:	4614      	mov	r4, r2
 800a422:	d103      	bne.n	800a42c <_sungetc_r+0x10>
 800a424:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a428:	4628      	mov	r0, r5
 800a42a:	bd38      	pop	{r3, r4, r5, pc}
 800a42c:	8993      	ldrh	r3, [r2, #12]
 800a42e:	f023 0320 	bic.w	r3, r3, #32
 800a432:	8193      	strh	r3, [r2, #12]
 800a434:	6853      	ldr	r3, [r2, #4]
 800a436:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a438:	b2cd      	uxtb	r5, r1
 800a43a:	b18a      	cbz	r2, 800a460 <_sungetc_r+0x44>
 800a43c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a43e:	429a      	cmp	r2, r3
 800a440:	dd08      	ble.n	800a454 <_sungetc_r+0x38>
 800a442:	6823      	ldr	r3, [r4, #0]
 800a444:	1e5a      	subs	r2, r3, #1
 800a446:	6022      	str	r2, [r4, #0]
 800a448:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a44c:	6863      	ldr	r3, [r4, #4]
 800a44e:	3301      	adds	r3, #1
 800a450:	6063      	str	r3, [r4, #4]
 800a452:	e7e9      	b.n	800a428 <_sungetc_r+0xc>
 800a454:	4621      	mov	r1, r4
 800a456:	f000 fd84 	bl	800af62 <__submore>
 800a45a:	2800      	cmp	r0, #0
 800a45c:	d0f1      	beq.n	800a442 <_sungetc_r+0x26>
 800a45e:	e7e1      	b.n	800a424 <_sungetc_r+0x8>
 800a460:	6921      	ldr	r1, [r4, #16]
 800a462:	6822      	ldr	r2, [r4, #0]
 800a464:	b141      	cbz	r1, 800a478 <_sungetc_r+0x5c>
 800a466:	4291      	cmp	r1, r2
 800a468:	d206      	bcs.n	800a478 <_sungetc_r+0x5c>
 800a46a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800a46e:	42a9      	cmp	r1, r5
 800a470:	d102      	bne.n	800a478 <_sungetc_r+0x5c>
 800a472:	3a01      	subs	r2, #1
 800a474:	6022      	str	r2, [r4, #0]
 800a476:	e7ea      	b.n	800a44e <_sungetc_r+0x32>
 800a478:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800a47c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a480:	6363      	str	r3, [r4, #52]	@ 0x34
 800a482:	2303      	movs	r3, #3
 800a484:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a486:	4623      	mov	r3, r4
 800a488:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a48c:	6023      	str	r3, [r4, #0]
 800a48e:	2301      	movs	r3, #1
 800a490:	e7de      	b.n	800a450 <_sungetc_r+0x34>

0800a492 <__ssrefill_r>:
 800a492:	b510      	push	{r4, lr}
 800a494:	460c      	mov	r4, r1
 800a496:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a498:	b169      	cbz	r1, 800a4b6 <__ssrefill_r+0x24>
 800a49a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a49e:	4299      	cmp	r1, r3
 800a4a0:	d001      	beq.n	800a4a6 <__ssrefill_r+0x14>
 800a4a2:	f7fe fa2d 	bl	8008900 <_free_r>
 800a4a6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4a8:	6063      	str	r3, [r4, #4]
 800a4aa:	2000      	movs	r0, #0
 800a4ac:	6360      	str	r0, [r4, #52]	@ 0x34
 800a4ae:	b113      	cbz	r3, 800a4b6 <__ssrefill_r+0x24>
 800a4b0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a4b2:	6023      	str	r3, [r4, #0]
 800a4b4:	bd10      	pop	{r4, pc}
 800a4b6:	6923      	ldr	r3, [r4, #16]
 800a4b8:	6023      	str	r3, [r4, #0]
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	6063      	str	r3, [r4, #4]
 800a4be:	89a3      	ldrh	r3, [r4, #12]
 800a4c0:	f043 0320 	orr.w	r3, r3, #32
 800a4c4:	81a3      	strh	r3, [r4, #12]
 800a4c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4ca:	e7f3      	b.n	800a4b4 <__ssrefill_r+0x22>

0800a4cc <__ssvfiscanf_r>:
 800a4cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4d0:	460c      	mov	r4, r1
 800a4d2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800a4d6:	2100      	movs	r1, #0
 800a4d8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800a4dc:	49a5      	ldr	r1, [pc, #660]	@ (800a774 <__ssvfiscanf_r+0x2a8>)
 800a4de:	91a0      	str	r1, [sp, #640]	@ 0x280
 800a4e0:	f10d 0804 	add.w	r8, sp, #4
 800a4e4:	49a4      	ldr	r1, [pc, #656]	@ (800a778 <__ssvfiscanf_r+0x2ac>)
 800a4e6:	4fa5      	ldr	r7, [pc, #660]	@ (800a77c <__ssvfiscanf_r+0x2b0>)
 800a4e8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800a4ec:	4606      	mov	r6, r0
 800a4ee:	91a1      	str	r1, [sp, #644]	@ 0x284
 800a4f0:	9300      	str	r3, [sp, #0]
 800a4f2:	7813      	ldrb	r3, [r2, #0]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	f000 8158 	beq.w	800a7aa <__ssvfiscanf_r+0x2de>
 800a4fa:	5cf9      	ldrb	r1, [r7, r3]
 800a4fc:	f011 0108 	ands.w	r1, r1, #8
 800a500:	f102 0501 	add.w	r5, r2, #1
 800a504:	d019      	beq.n	800a53a <__ssvfiscanf_r+0x6e>
 800a506:	6863      	ldr	r3, [r4, #4]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	dd0f      	ble.n	800a52c <__ssvfiscanf_r+0x60>
 800a50c:	6823      	ldr	r3, [r4, #0]
 800a50e:	781a      	ldrb	r2, [r3, #0]
 800a510:	5cba      	ldrb	r2, [r7, r2]
 800a512:	0712      	lsls	r2, r2, #28
 800a514:	d401      	bmi.n	800a51a <__ssvfiscanf_r+0x4e>
 800a516:	462a      	mov	r2, r5
 800a518:	e7eb      	b.n	800a4f2 <__ssvfiscanf_r+0x26>
 800a51a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a51c:	3201      	adds	r2, #1
 800a51e:	9245      	str	r2, [sp, #276]	@ 0x114
 800a520:	6862      	ldr	r2, [r4, #4]
 800a522:	3301      	adds	r3, #1
 800a524:	3a01      	subs	r2, #1
 800a526:	6062      	str	r2, [r4, #4]
 800a528:	6023      	str	r3, [r4, #0]
 800a52a:	e7ec      	b.n	800a506 <__ssvfiscanf_r+0x3a>
 800a52c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a52e:	4621      	mov	r1, r4
 800a530:	4630      	mov	r0, r6
 800a532:	4798      	blx	r3
 800a534:	2800      	cmp	r0, #0
 800a536:	d0e9      	beq.n	800a50c <__ssvfiscanf_r+0x40>
 800a538:	e7ed      	b.n	800a516 <__ssvfiscanf_r+0x4a>
 800a53a:	2b25      	cmp	r3, #37	@ 0x25
 800a53c:	d012      	beq.n	800a564 <__ssvfiscanf_r+0x98>
 800a53e:	4699      	mov	r9, r3
 800a540:	6863      	ldr	r3, [r4, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	f340 8093 	ble.w	800a66e <__ssvfiscanf_r+0x1a2>
 800a548:	6822      	ldr	r2, [r4, #0]
 800a54a:	7813      	ldrb	r3, [r2, #0]
 800a54c:	454b      	cmp	r3, r9
 800a54e:	f040 812c 	bne.w	800a7aa <__ssvfiscanf_r+0x2de>
 800a552:	6863      	ldr	r3, [r4, #4]
 800a554:	3b01      	subs	r3, #1
 800a556:	6063      	str	r3, [r4, #4]
 800a558:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a55a:	3201      	adds	r2, #1
 800a55c:	3301      	adds	r3, #1
 800a55e:	6022      	str	r2, [r4, #0]
 800a560:	9345      	str	r3, [sp, #276]	@ 0x114
 800a562:	e7d8      	b.n	800a516 <__ssvfiscanf_r+0x4a>
 800a564:	9141      	str	r1, [sp, #260]	@ 0x104
 800a566:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a568:	7853      	ldrb	r3, [r2, #1]
 800a56a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a56c:	bf02      	ittt	eq
 800a56e:	2310      	moveq	r3, #16
 800a570:	1c95      	addeq	r5, r2, #2
 800a572:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a574:	220a      	movs	r2, #10
 800a576:	46a9      	mov	r9, r5
 800a578:	f819 1b01 	ldrb.w	r1, [r9], #1
 800a57c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a580:	2b09      	cmp	r3, #9
 800a582:	d91e      	bls.n	800a5c2 <__ssvfiscanf_r+0xf6>
 800a584:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800a780 <__ssvfiscanf_r+0x2b4>
 800a588:	2203      	movs	r2, #3
 800a58a:	4650      	mov	r0, sl
 800a58c:	f7f5 fe28 	bl	80001e0 <memchr>
 800a590:	b138      	cbz	r0, 800a5a2 <__ssvfiscanf_r+0xd6>
 800a592:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a594:	eba0 000a 	sub.w	r0, r0, sl
 800a598:	2301      	movs	r3, #1
 800a59a:	4083      	lsls	r3, r0
 800a59c:	4313      	orrs	r3, r2
 800a59e:	9341      	str	r3, [sp, #260]	@ 0x104
 800a5a0:	464d      	mov	r5, r9
 800a5a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a5a6:	2b78      	cmp	r3, #120	@ 0x78
 800a5a8:	d806      	bhi.n	800a5b8 <__ssvfiscanf_r+0xec>
 800a5aa:	2b57      	cmp	r3, #87	@ 0x57
 800a5ac:	d810      	bhi.n	800a5d0 <__ssvfiscanf_r+0x104>
 800a5ae:	2b25      	cmp	r3, #37	@ 0x25
 800a5b0:	d0c5      	beq.n	800a53e <__ssvfiscanf_r+0x72>
 800a5b2:	d857      	bhi.n	800a664 <__ssvfiscanf_r+0x198>
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d065      	beq.n	800a684 <__ssvfiscanf_r+0x1b8>
 800a5b8:	2303      	movs	r3, #3
 800a5ba:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a5bc:	230a      	movs	r3, #10
 800a5be:	9342      	str	r3, [sp, #264]	@ 0x108
 800a5c0:	e078      	b.n	800a6b4 <__ssvfiscanf_r+0x1e8>
 800a5c2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a5c4:	fb02 1103 	mla	r1, r2, r3, r1
 800a5c8:	3930      	subs	r1, #48	@ 0x30
 800a5ca:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a5cc:	464d      	mov	r5, r9
 800a5ce:	e7d2      	b.n	800a576 <__ssvfiscanf_r+0xaa>
 800a5d0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a5d4:	2a20      	cmp	r2, #32
 800a5d6:	d8ef      	bhi.n	800a5b8 <__ssvfiscanf_r+0xec>
 800a5d8:	a101      	add	r1, pc, #4	@ (adr r1, 800a5e0 <__ssvfiscanf_r+0x114>)
 800a5da:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a5de:	bf00      	nop
 800a5e0:	0800a693 	.word	0x0800a693
 800a5e4:	0800a5b9 	.word	0x0800a5b9
 800a5e8:	0800a5b9 	.word	0x0800a5b9
 800a5ec:	0800a6ed 	.word	0x0800a6ed
 800a5f0:	0800a5b9 	.word	0x0800a5b9
 800a5f4:	0800a5b9 	.word	0x0800a5b9
 800a5f8:	0800a5b9 	.word	0x0800a5b9
 800a5fc:	0800a5b9 	.word	0x0800a5b9
 800a600:	0800a5b9 	.word	0x0800a5b9
 800a604:	0800a5b9 	.word	0x0800a5b9
 800a608:	0800a5b9 	.word	0x0800a5b9
 800a60c:	0800a703 	.word	0x0800a703
 800a610:	0800a6e9 	.word	0x0800a6e9
 800a614:	0800a66b 	.word	0x0800a66b
 800a618:	0800a66b 	.word	0x0800a66b
 800a61c:	0800a66b 	.word	0x0800a66b
 800a620:	0800a5b9 	.word	0x0800a5b9
 800a624:	0800a6a5 	.word	0x0800a6a5
 800a628:	0800a5b9 	.word	0x0800a5b9
 800a62c:	0800a5b9 	.word	0x0800a5b9
 800a630:	0800a5b9 	.word	0x0800a5b9
 800a634:	0800a5b9 	.word	0x0800a5b9
 800a638:	0800a713 	.word	0x0800a713
 800a63c:	0800a6ad 	.word	0x0800a6ad
 800a640:	0800a68b 	.word	0x0800a68b
 800a644:	0800a5b9 	.word	0x0800a5b9
 800a648:	0800a5b9 	.word	0x0800a5b9
 800a64c:	0800a70f 	.word	0x0800a70f
 800a650:	0800a5b9 	.word	0x0800a5b9
 800a654:	0800a6e9 	.word	0x0800a6e9
 800a658:	0800a5b9 	.word	0x0800a5b9
 800a65c:	0800a5b9 	.word	0x0800a5b9
 800a660:	0800a693 	.word	0x0800a693
 800a664:	3b45      	subs	r3, #69	@ 0x45
 800a666:	2b02      	cmp	r3, #2
 800a668:	d8a6      	bhi.n	800a5b8 <__ssvfiscanf_r+0xec>
 800a66a:	2305      	movs	r3, #5
 800a66c:	e021      	b.n	800a6b2 <__ssvfiscanf_r+0x1e6>
 800a66e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a670:	4621      	mov	r1, r4
 800a672:	4630      	mov	r0, r6
 800a674:	4798      	blx	r3
 800a676:	2800      	cmp	r0, #0
 800a678:	f43f af66 	beq.w	800a548 <__ssvfiscanf_r+0x7c>
 800a67c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a67e:	2800      	cmp	r0, #0
 800a680:	f040 808b 	bne.w	800a79a <__ssvfiscanf_r+0x2ce>
 800a684:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a688:	e08b      	b.n	800a7a2 <__ssvfiscanf_r+0x2d6>
 800a68a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a68c:	f042 0220 	orr.w	r2, r2, #32
 800a690:	9241      	str	r2, [sp, #260]	@ 0x104
 800a692:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a694:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a698:	9241      	str	r2, [sp, #260]	@ 0x104
 800a69a:	2210      	movs	r2, #16
 800a69c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a69e:	9242      	str	r2, [sp, #264]	@ 0x108
 800a6a0:	d902      	bls.n	800a6a8 <__ssvfiscanf_r+0x1dc>
 800a6a2:	e005      	b.n	800a6b0 <__ssvfiscanf_r+0x1e4>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	9342      	str	r3, [sp, #264]	@ 0x108
 800a6a8:	2303      	movs	r3, #3
 800a6aa:	e002      	b.n	800a6b2 <__ssvfiscanf_r+0x1e6>
 800a6ac:	2308      	movs	r3, #8
 800a6ae:	9342      	str	r3, [sp, #264]	@ 0x108
 800a6b0:	2304      	movs	r3, #4
 800a6b2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a6b4:	6863      	ldr	r3, [r4, #4]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	dd39      	ble.n	800a72e <__ssvfiscanf_r+0x262>
 800a6ba:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a6bc:	0659      	lsls	r1, r3, #25
 800a6be:	d404      	bmi.n	800a6ca <__ssvfiscanf_r+0x1fe>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	781a      	ldrb	r2, [r3, #0]
 800a6c4:	5cba      	ldrb	r2, [r7, r2]
 800a6c6:	0712      	lsls	r2, r2, #28
 800a6c8:	d438      	bmi.n	800a73c <__ssvfiscanf_r+0x270>
 800a6ca:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a6cc:	2b02      	cmp	r3, #2
 800a6ce:	dc47      	bgt.n	800a760 <__ssvfiscanf_r+0x294>
 800a6d0:	466b      	mov	r3, sp
 800a6d2:	4622      	mov	r2, r4
 800a6d4:	a941      	add	r1, sp, #260	@ 0x104
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	f000 f9ae 	bl	800aa38 <_scanf_chars>
 800a6dc:	2801      	cmp	r0, #1
 800a6de:	d064      	beq.n	800a7aa <__ssvfiscanf_r+0x2de>
 800a6e0:	2802      	cmp	r0, #2
 800a6e2:	f47f af18 	bne.w	800a516 <__ssvfiscanf_r+0x4a>
 800a6e6:	e7c9      	b.n	800a67c <__ssvfiscanf_r+0x1b0>
 800a6e8:	220a      	movs	r2, #10
 800a6ea:	e7d7      	b.n	800a69c <__ssvfiscanf_r+0x1d0>
 800a6ec:	4629      	mov	r1, r5
 800a6ee:	4640      	mov	r0, r8
 800a6f0:	f000 fbfe 	bl	800aef0 <__sccl>
 800a6f4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a6f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6fa:	9341      	str	r3, [sp, #260]	@ 0x104
 800a6fc:	4605      	mov	r5, r0
 800a6fe:	2301      	movs	r3, #1
 800a700:	e7d7      	b.n	800a6b2 <__ssvfiscanf_r+0x1e6>
 800a702:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a704:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a708:	9341      	str	r3, [sp, #260]	@ 0x104
 800a70a:	2300      	movs	r3, #0
 800a70c:	e7d1      	b.n	800a6b2 <__ssvfiscanf_r+0x1e6>
 800a70e:	2302      	movs	r3, #2
 800a710:	e7cf      	b.n	800a6b2 <__ssvfiscanf_r+0x1e6>
 800a712:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a714:	06c3      	lsls	r3, r0, #27
 800a716:	f53f aefe 	bmi.w	800a516 <__ssvfiscanf_r+0x4a>
 800a71a:	9b00      	ldr	r3, [sp, #0]
 800a71c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a71e:	1d19      	adds	r1, r3, #4
 800a720:	9100      	str	r1, [sp, #0]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	07c0      	lsls	r0, r0, #31
 800a726:	bf4c      	ite	mi
 800a728:	801a      	strhmi	r2, [r3, #0]
 800a72a:	601a      	strpl	r2, [r3, #0]
 800a72c:	e6f3      	b.n	800a516 <__ssvfiscanf_r+0x4a>
 800a72e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a730:	4621      	mov	r1, r4
 800a732:	4630      	mov	r0, r6
 800a734:	4798      	blx	r3
 800a736:	2800      	cmp	r0, #0
 800a738:	d0bf      	beq.n	800a6ba <__ssvfiscanf_r+0x1ee>
 800a73a:	e79f      	b.n	800a67c <__ssvfiscanf_r+0x1b0>
 800a73c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a73e:	3201      	adds	r2, #1
 800a740:	9245      	str	r2, [sp, #276]	@ 0x114
 800a742:	6862      	ldr	r2, [r4, #4]
 800a744:	3a01      	subs	r2, #1
 800a746:	2a00      	cmp	r2, #0
 800a748:	6062      	str	r2, [r4, #4]
 800a74a:	dd02      	ble.n	800a752 <__ssvfiscanf_r+0x286>
 800a74c:	3301      	adds	r3, #1
 800a74e:	6023      	str	r3, [r4, #0]
 800a750:	e7b6      	b.n	800a6c0 <__ssvfiscanf_r+0x1f4>
 800a752:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a754:	4621      	mov	r1, r4
 800a756:	4630      	mov	r0, r6
 800a758:	4798      	blx	r3
 800a75a:	2800      	cmp	r0, #0
 800a75c:	d0b0      	beq.n	800a6c0 <__ssvfiscanf_r+0x1f4>
 800a75e:	e78d      	b.n	800a67c <__ssvfiscanf_r+0x1b0>
 800a760:	2b04      	cmp	r3, #4
 800a762:	dc0f      	bgt.n	800a784 <__ssvfiscanf_r+0x2b8>
 800a764:	466b      	mov	r3, sp
 800a766:	4622      	mov	r2, r4
 800a768:	a941      	add	r1, sp, #260	@ 0x104
 800a76a:	4630      	mov	r0, r6
 800a76c:	f000 f9be 	bl	800aaec <_scanf_i>
 800a770:	e7b4      	b.n	800a6dc <__ssvfiscanf_r+0x210>
 800a772:	bf00      	nop
 800a774:	0800a41d 	.word	0x0800a41d
 800a778:	0800a493 	.word	0x0800a493
 800a77c:	0800bb3d 	.word	0x0800bb3d
 800a780:	0800beb6 	.word	0x0800beb6
 800a784:	4b0a      	ldr	r3, [pc, #40]	@ (800a7b0 <__ssvfiscanf_r+0x2e4>)
 800a786:	2b00      	cmp	r3, #0
 800a788:	f43f aec5 	beq.w	800a516 <__ssvfiscanf_r+0x4a>
 800a78c:	466b      	mov	r3, sp
 800a78e:	4622      	mov	r2, r4
 800a790:	a941      	add	r1, sp, #260	@ 0x104
 800a792:	4630      	mov	r0, r6
 800a794:	f7fc fd0c 	bl	80071b0 <_scanf_float>
 800a798:	e7a0      	b.n	800a6dc <__ssvfiscanf_r+0x210>
 800a79a:	89a3      	ldrh	r3, [r4, #12]
 800a79c:	065b      	lsls	r3, r3, #25
 800a79e:	f53f af71 	bmi.w	800a684 <__ssvfiscanf_r+0x1b8>
 800a7a2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800a7a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7aa:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a7ac:	e7f9      	b.n	800a7a2 <__ssvfiscanf_r+0x2d6>
 800a7ae:	bf00      	nop
 800a7b0:	080071b1 	.word	0x080071b1

0800a7b4 <__sfputc_r>:
 800a7b4:	6893      	ldr	r3, [r2, #8]
 800a7b6:	3b01      	subs	r3, #1
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	b410      	push	{r4}
 800a7bc:	6093      	str	r3, [r2, #8]
 800a7be:	da08      	bge.n	800a7d2 <__sfputc_r+0x1e>
 800a7c0:	6994      	ldr	r4, [r2, #24]
 800a7c2:	42a3      	cmp	r3, r4
 800a7c4:	db01      	blt.n	800a7ca <__sfputc_r+0x16>
 800a7c6:	290a      	cmp	r1, #10
 800a7c8:	d103      	bne.n	800a7d2 <__sfputc_r+0x1e>
 800a7ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7ce:	f7fd b8f8 	b.w	80079c2 <__swbuf_r>
 800a7d2:	6813      	ldr	r3, [r2, #0]
 800a7d4:	1c58      	adds	r0, r3, #1
 800a7d6:	6010      	str	r0, [r2, #0]
 800a7d8:	7019      	strb	r1, [r3, #0]
 800a7da:	4608      	mov	r0, r1
 800a7dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7e0:	4770      	bx	lr

0800a7e2 <__sfputs_r>:
 800a7e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e4:	4606      	mov	r6, r0
 800a7e6:	460f      	mov	r7, r1
 800a7e8:	4614      	mov	r4, r2
 800a7ea:	18d5      	adds	r5, r2, r3
 800a7ec:	42ac      	cmp	r4, r5
 800a7ee:	d101      	bne.n	800a7f4 <__sfputs_r+0x12>
 800a7f0:	2000      	movs	r0, #0
 800a7f2:	e007      	b.n	800a804 <__sfputs_r+0x22>
 800a7f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7f8:	463a      	mov	r2, r7
 800a7fa:	4630      	mov	r0, r6
 800a7fc:	f7ff ffda 	bl	800a7b4 <__sfputc_r>
 800a800:	1c43      	adds	r3, r0, #1
 800a802:	d1f3      	bne.n	800a7ec <__sfputs_r+0xa>
 800a804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a808 <_vfiprintf_r>:
 800a808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a80c:	460d      	mov	r5, r1
 800a80e:	b09d      	sub	sp, #116	@ 0x74
 800a810:	4614      	mov	r4, r2
 800a812:	4698      	mov	r8, r3
 800a814:	4606      	mov	r6, r0
 800a816:	b118      	cbz	r0, 800a820 <_vfiprintf_r+0x18>
 800a818:	6a03      	ldr	r3, [r0, #32]
 800a81a:	b90b      	cbnz	r3, 800a820 <_vfiprintf_r+0x18>
 800a81c:	f7fc ff68 	bl	80076f0 <__sinit>
 800a820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a822:	07d9      	lsls	r1, r3, #31
 800a824:	d405      	bmi.n	800a832 <_vfiprintf_r+0x2a>
 800a826:	89ab      	ldrh	r3, [r5, #12]
 800a828:	059a      	lsls	r2, r3, #22
 800a82a:	d402      	bmi.n	800a832 <_vfiprintf_r+0x2a>
 800a82c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a82e:	f7fd fa10 	bl	8007c52 <__retarget_lock_acquire_recursive>
 800a832:	89ab      	ldrh	r3, [r5, #12]
 800a834:	071b      	lsls	r3, r3, #28
 800a836:	d501      	bpl.n	800a83c <_vfiprintf_r+0x34>
 800a838:	692b      	ldr	r3, [r5, #16]
 800a83a:	b99b      	cbnz	r3, 800a864 <_vfiprintf_r+0x5c>
 800a83c:	4629      	mov	r1, r5
 800a83e:	4630      	mov	r0, r6
 800a840:	f7fd f8fe 	bl	8007a40 <__swsetup_r>
 800a844:	b170      	cbz	r0, 800a864 <_vfiprintf_r+0x5c>
 800a846:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a848:	07dc      	lsls	r4, r3, #31
 800a84a:	d504      	bpl.n	800a856 <_vfiprintf_r+0x4e>
 800a84c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a850:	b01d      	add	sp, #116	@ 0x74
 800a852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a856:	89ab      	ldrh	r3, [r5, #12]
 800a858:	0598      	lsls	r0, r3, #22
 800a85a:	d4f7      	bmi.n	800a84c <_vfiprintf_r+0x44>
 800a85c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a85e:	f7fd f9f9 	bl	8007c54 <__retarget_lock_release_recursive>
 800a862:	e7f3      	b.n	800a84c <_vfiprintf_r+0x44>
 800a864:	2300      	movs	r3, #0
 800a866:	9309      	str	r3, [sp, #36]	@ 0x24
 800a868:	2320      	movs	r3, #32
 800a86a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a86e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a872:	2330      	movs	r3, #48	@ 0x30
 800a874:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa24 <_vfiprintf_r+0x21c>
 800a878:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a87c:	f04f 0901 	mov.w	r9, #1
 800a880:	4623      	mov	r3, r4
 800a882:	469a      	mov	sl, r3
 800a884:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a888:	b10a      	cbz	r2, 800a88e <_vfiprintf_r+0x86>
 800a88a:	2a25      	cmp	r2, #37	@ 0x25
 800a88c:	d1f9      	bne.n	800a882 <_vfiprintf_r+0x7a>
 800a88e:	ebba 0b04 	subs.w	fp, sl, r4
 800a892:	d00b      	beq.n	800a8ac <_vfiprintf_r+0xa4>
 800a894:	465b      	mov	r3, fp
 800a896:	4622      	mov	r2, r4
 800a898:	4629      	mov	r1, r5
 800a89a:	4630      	mov	r0, r6
 800a89c:	f7ff ffa1 	bl	800a7e2 <__sfputs_r>
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	f000 80a7 	beq.w	800a9f4 <_vfiprintf_r+0x1ec>
 800a8a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8a8:	445a      	add	r2, fp
 800a8aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8ac:	f89a 3000 	ldrb.w	r3, [sl]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f000 809f 	beq.w	800a9f4 <_vfiprintf_r+0x1ec>
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8c0:	f10a 0a01 	add.w	sl, sl, #1
 800a8c4:	9304      	str	r3, [sp, #16]
 800a8c6:	9307      	str	r3, [sp, #28]
 800a8c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8ce:	4654      	mov	r4, sl
 800a8d0:	2205      	movs	r2, #5
 800a8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d6:	4853      	ldr	r0, [pc, #332]	@ (800aa24 <_vfiprintf_r+0x21c>)
 800a8d8:	f7f5 fc82 	bl	80001e0 <memchr>
 800a8dc:	9a04      	ldr	r2, [sp, #16]
 800a8de:	b9d8      	cbnz	r0, 800a918 <_vfiprintf_r+0x110>
 800a8e0:	06d1      	lsls	r1, r2, #27
 800a8e2:	bf44      	itt	mi
 800a8e4:	2320      	movmi	r3, #32
 800a8e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8ea:	0713      	lsls	r3, r2, #28
 800a8ec:	bf44      	itt	mi
 800a8ee:	232b      	movmi	r3, #43	@ 0x2b
 800a8f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a8f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8fa:	d015      	beq.n	800a928 <_vfiprintf_r+0x120>
 800a8fc:	9a07      	ldr	r2, [sp, #28]
 800a8fe:	4654      	mov	r4, sl
 800a900:	2000      	movs	r0, #0
 800a902:	f04f 0c0a 	mov.w	ip, #10
 800a906:	4621      	mov	r1, r4
 800a908:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a90c:	3b30      	subs	r3, #48	@ 0x30
 800a90e:	2b09      	cmp	r3, #9
 800a910:	d94b      	bls.n	800a9aa <_vfiprintf_r+0x1a2>
 800a912:	b1b0      	cbz	r0, 800a942 <_vfiprintf_r+0x13a>
 800a914:	9207      	str	r2, [sp, #28]
 800a916:	e014      	b.n	800a942 <_vfiprintf_r+0x13a>
 800a918:	eba0 0308 	sub.w	r3, r0, r8
 800a91c:	fa09 f303 	lsl.w	r3, r9, r3
 800a920:	4313      	orrs	r3, r2
 800a922:	9304      	str	r3, [sp, #16]
 800a924:	46a2      	mov	sl, r4
 800a926:	e7d2      	b.n	800a8ce <_vfiprintf_r+0xc6>
 800a928:	9b03      	ldr	r3, [sp, #12]
 800a92a:	1d19      	adds	r1, r3, #4
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	9103      	str	r1, [sp, #12]
 800a930:	2b00      	cmp	r3, #0
 800a932:	bfbb      	ittet	lt
 800a934:	425b      	neglt	r3, r3
 800a936:	f042 0202 	orrlt.w	r2, r2, #2
 800a93a:	9307      	strge	r3, [sp, #28]
 800a93c:	9307      	strlt	r3, [sp, #28]
 800a93e:	bfb8      	it	lt
 800a940:	9204      	strlt	r2, [sp, #16]
 800a942:	7823      	ldrb	r3, [r4, #0]
 800a944:	2b2e      	cmp	r3, #46	@ 0x2e
 800a946:	d10a      	bne.n	800a95e <_vfiprintf_r+0x156>
 800a948:	7863      	ldrb	r3, [r4, #1]
 800a94a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a94c:	d132      	bne.n	800a9b4 <_vfiprintf_r+0x1ac>
 800a94e:	9b03      	ldr	r3, [sp, #12]
 800a950:	1d1a      	adds	r2, r3, #4
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	9203      	str	r2, [sp, #12]
 800a956:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a95a:	3402      	adds	r4, #2
 800a95c:	9305      	str	r3, [sp, #20]
 800a95e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa34 <_vfiprintf_r+0x22c>
 800a962:	7821      	ldrb	r1, [r4, #0]
 800a964:	2203      	movs	r2, #3
 800a966:	4650      	mov	r0, sl
 800a968:	f7f5 fc3a 	bl	80001e0 <memchr>
 800a96c:	b138      	cbz	r0, 800a97e <_vfiprintf_r+0x176>
 800a96e:	9b04      	ldr	r3, [sp, #16]
 800a970:	eba0 000a 	sub.w	r0, r0, sl
 800a974:	2240      	movs	r2, #64	@ 0x40
 800a976:	4082      	lsls	r2, r0
 800a978:	4313      	orrs	r3, r2
 800a97a:	3401      	adds	r4, #1
 800a97c:	9304      	str	r3, [sp, #16]
 800a97e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a982:	4829      	ldr	r0, [pc, #164]	@ (800aa28 <_vfiprintf_r+0x220>)
 800a984:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a988:	2206      	movs	r2, #6
 800a98a:	f7f5 fc29 	bl	80001e0 <memchr>
 800a98e:	2800      	cmp	r0, #0
 800a990:	d03f      	beq.n	800aa12 <_vfiprintf_r+0x20a>
 800a992:	4b26      	ldr	r3, [pc, #152]	@ (800aa2c <_vfiprintf_r+0x224>)
 800a994:	bb1b      	cbnz	r3, 800a9de <_vfiprintf_r+0x1d6>
 800a996:	9b03      	ldr	r3, [sp, #12]
 800a998:	3307      	adds	r3, #7
 800a99a:	f023 0307 	bic.w	r3, r3, #7
 800a99e:	3308      	adds	r3, #8
 800a9a0:	9303      	str	r3, [sp, #12]
 800a9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9a4:	443b      	add	r3, r7
 800a9a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9a8:	e76a      	b.n	800a880 <_vfiprintf_r+0x78>
 800a9aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9ae:	460c      	mov	r4, r1
 800a9b0:	2001      	movs	r0, #1
 800a9b2:	e7a8      	b.n	800a906 <_vfiprintf_r+0xfe>
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	3401      	adds	r4, #1
 800a9b8:	9305      	str	r3, [sp, #20]
 800a9ba:	4619      	mov	r1, r3
 800a9bc:	f04f 0c0a 	mov.w	ip, #10
 800a9c0:	4620      	mov	r0, r4
 800a9c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9c6:	3a30      	subs	r2, #48	@ 0x30
 800a9c8:	2a09      	cmp	r2, #9
 800a9ca:	d903      	bls.n	800a9d4 <_vfiprintf_r+0x1cc>
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d0c6      	beq.n	800a95e <_vfiprintf_r+0x156>
 800a9d0:	9105      	str	r1, [sp, #20]
 800a9d2:	e7c4      	b.n	800a95e <_vfiprintf_r+0x156>
 800a9d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9d8:	4604      	mov	r4, r0
 800a9da:	2301      	movs	r3, #1
 800a9dc:	e7f0      	b.n	800a9c0 <_vfiprintf_r+0x1b8>
 800a9de:	ab03      	add	r3, sp, #12
 800a9e0:	9300      	str	r3, [sp, #0]
 800a9e2:	462a      	mov	r2, r5
 800a9e4:	4b12      	ldr	r3, [pc, #72]	@ (800aa30 <_vfiprintf_r+0x228>)
 800a9e6:	a904      	add	r1, sp, #16
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	f7fc f829 	bl	8006a40 <_printf_float>
 800a9ee:	4607      	mov	r7, r0
 800a9f0:	1c78      	adds	r0, r7, #1
 800a9f2:	d1d6      	bne.n	800a9a2 <_vfiprintf_r+0x19a>
 800a9f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9f6:	07d9      	lsls	r1, r3, #31
 800a9f8:	d405      	bmi.n	800aa06 <_vfiprintf_r+0x1fe>
 800a9fa:	89ab      	ldrh	r3, [r5, #12]
 800a9fc:	059a      	lsls	r2, r3, #22
 800a9fe:	d402      	bmi.n	800aa06 <_vfiprintf_r+0x1fe>
 800aa00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa02:	f7fd f927 	bl	8007c54 <__retarget_lock_release_recursive>
 800aa06:	89ab      	ldrh	r3, [r5, #12]
 800aa08:	065b      	lsls	r3, r3, #25
 800aa0a:	f53f af1f 	bmi.w	800a84c <_vfiprintf_r+0x44>
 800aa0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa10:	e71e      	b.n	800a850 <_vfiprintf_r+0x48>
 800aa12:	ab03      	add	r3, sp, #12
 800aa14:	9300      	str	r3, [sp, #0]
 800aa16:	462a      	mov	r2, r5
 800aa18:	4b05      	ldr	r3, [pc, #20]	@ (800aa30 <_vfiprintf_r+0x228>)
 800aa1a:	a904      	add	r1, sp, #16
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	f7fc faa7 	bl	8006f70 <_printf_i>
 800aa22:	e7e4      	b.n	800a9ee <_vfiprintf_r+0x1e6>
 800aa24:	0800beb0 	.word	0x0800beb0
 800aa28:	0800beba 	.word	0x0800beba
 800aa2c:	08006a41 	.word	0x08006a41
 800aa30:	0800a7e3 	.word	0x0800a7e3
 800aa34:	0800beb6 	.word	0x0800beb6

0800aa38 <_scanf_chars>:
 800aa38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa3c:	4615      	mov	r5, r2
 800aa3e:	688a      	ldr	r2, [r1, #8]
 800aa40:	4680      	mov	r8, r0
 800aa42:	460c      	mov	r4, r1
 800aa44:	b932      	cbnz	r2, 800aa54 <_scanf_chars+0x1c>
 800aa46:	698a      	ldr	r2, [r1, #24]
 800aa48:	2a00      	cmp	r2, #0
 800aa4a:	bf14      	ite	ne
 800aa4c:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800aa50:	2201      	moveq	r2, #1
 800aa52:	608a      	str	r2, [r1, #8]
 800aa54:	6822      	ldr	r2, [r4, #0]
 800aa56:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800aae8 <_scanf_chars+0xb0>
 800aa5a:	06d1      	lsls	r1, r2, #27
 800aa5c:	bf5f      	itttt	pl
 800aa5e:	681a      	ldrpl	r2, [r3, #0]
 800aa60:	1d11      	addpl	r1, r2, #4
 800aa62:	6019      	strpl	r1, [r3, #0]
 800aa64:	6816      	ldrpl	r6, [r2, #0]
 800aa66:	2700      	movs	r7, #0
 800aa68:	69a0      	ldr	r0, [r4, #24]
 800aa6a:	b188      	cbz	r0, 800aa90 <_scanf_chars+0x58>
 800aa6c:	2801      	cmp	r0, #1
 800aa6e:	d107      	bne.n	800aa80 <_scanf_chars+0x48>
 800aa70:	682b      	ldr	r3, [r5, #0]
 800aa72:	781a      	ldrb	r2, [r3, #0]
 800aa74:	6963      	ldr	r3, [r4, #20]
 800aa76:	5c9b      	ldrb	r3, [r3, r2]
 800aa78:	b953      	cbnz	r3, 800aa90 <_scanf_chars+0x58>
 800aa7a:	2f00      	cmp	r7, #0
 800aa7c:	d031      	beq.n	800aae2 <_scanf_chars+0xaa>
 800aa7e:	e022      	b.n	800aac6 <_scanf_chars+0x8e>
 800aa80:	2802      	cmp	r0, #2
 800aa82:	d120      	bne.n	800aac6 <_scanf_chars+0x8e>
 800aa84:	682b      	ldr	r3, [r5, #0]
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	f819 3003 	ldrb.w	r3, [r9, r3]
 800aa8c:	071b      	lsls	r3, r3, #28
 800aa8e:	d41a      	bmi.n	800aac6 <_scanf_chars+0x8e>
 800aa90:	6823      	ldr	r3, [r4, #0]
 800aa92:	06da      	lsls	r2, r3, #27
 800aa94:	bf5e      	ittt	pl
 800aa96:	682b      	ldrpl	r3, [r5, #0]
 800aa98:	781b      	ldrbpl	r3, [r3, #0]
 800aa9a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800aa9e:	682a      	ldr	r2, [r5, #0]
 800aaa0:	686b      	ldr	r3, [r5, #4]
 800aaa2:	3201      	adds	r2, #1
 800aaa4:	602a      	str	r2, [r5, #0]
 800aaa6:	68a2      	ldr	r2, [r4, #8]
 800aaa8:	3b01      	subs	r3, #1
 800aaaa:	3a01      	subs	r2, #1
 800aaac:	606b      	str	r3, [r5, #4]
 800aaae:	3701      	adds	r7, #1
 800aab0:	60a2      	str	r2, [r4, #8]
 800aab2:	b142      	cbz	r2, 800aac6 <_scanf_chars+0x8e>
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	dcd7      	bgt.n	800aa68 <_scanf_chars+0x30>
 800aab8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800aabc:	4629      	mov	r1, r5
 800aabe:	4640      	mov	r0, r8
 800aac0:	4798      	blx	r3
 800aac2:	2800      	cmp	r0, #0
 800aac4:	d0d0      	beq.n	800aa68 <_scanf_chars+0x30>
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	f013 0310 	ands.w	r3, r3, #16
 800aacc:	d105      	bne.n	800aada <_scanf_chars+0xa2>
 800aace:	68e2      	ldr	r2, [r4, #12]
 800aad0:	3201      	adds	r2, #1
 800aad2:	60e2      	str	r2, [r4, #12]
 800aad4:	69a2      	ldr	r2, [r4, #24]
 800aad6:	b102      	cbz	r2, 800aada <_scanf_chars+0xa2>
 800aad8:	7033      	strb	r3, [r6, #0]
 800aada:	6923      	ldr	r3, [r4, #16]
 800aadc:	443b      	add	r3, r7
 800aade:	6123      	str	r3, [r4, #16]
 800aae0:	2000      	movs	r0, #0
 800aae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aae6:	bf00      	nop
 800aae8:	0800bb3d 	.word	0x0800bb3d

0800aaec <_scanf_i>:
 800aaec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaf0:	4698      	mov	r8, r3
 800aaf2:	4b74      	ldr	r3, [pc, #464]	@ (800acc4 <_scanf_i+0x1d8>)
 800aaf4:	460c      	mov	r4, r1
 800aaf6:	4682      	mov	sl, r0
 800aaf8:	4616      	mov	r6, r2
 800aafa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aafe:	b087      	sub	sp, #28
 800ab00:	ab03      	add	r3, sp, #12
 800ab02:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ab06:	4b70      	ldr	r3, [pc, #448]	@ (800acc8 <_scanf_i+0x1dc>)
 800ab08:	69a1      	ldr	r1, [r4, #24]
 800ab0a:	4a70      	ldr	r2, [pc, #448]	@ (800accc <_scanf_i+0x1e0>)
 800ab0c:	2903      	cmp	r1, #3
 800ab0e:	bf08      	it	eq
 800ab10:	461a      	moveq	r2, r3
 800ab12:	68a3      	ldr	r3, [r4, #8]
 800ab14:	9201      	str	r2, [sp, #4]
 800ab16:	1e5a      	subs	r2, r3, #1
 800ab18:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ab1c:	bf88      	it	hi
 800ab1e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ab22:	4627      	mov	r7, r4
 800ab24:	bf82      	ittt	hi
 800ab26:	eb03 0905 	addhi.w	r9, r3, r5
 800ab2a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ab2e:	60a3      	strhi	r3, [r4, #8]
 800ab30:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ab34:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800ab38:	bf98      	it	ls
 800ab3a:	f04f 0900 	movls.w	r9, #0
 800ab3e:	6023      	str	r3, [r4, #0]
 800ab40:	463d      	mov	r5, r7
 800ab42:	f04f 0b00 	mov.w	fp, #0
 800ab46:	6831      	ldr	r1, [r6, #0]
 800ab48:	ab03      	add	r3, sp, #12
 800ab4a:	7809      	ldrb	r1, [r1, #0]
 800ab4c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ab50:	2202      	movs	r2, #2
 800ab52:	f7f5 fb45 	bl	80001e0 <memchr>
 800ab56:	b328      	cbz	r0, 800aba4 <_scanf_i+0xb8>
 800ab58:	f1bb 0f01 	cmp.w	fp, #1
 800ab5c:	d159      	bne.n	800ac12 <_scanf_i+0x126>
 800ab5e:	6862      	ldr	r2, [r4, #4]
 800ab60:	b92a      	cbnz	r2, 800ab6e <_scanf_i+0x82>
 800ab62:	6822      	ldr	r2, [r4, #0]
 800ab64:	2108      	movs	r1, #8
 800ab66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ab6a:	6061      	str	r1, [r4, #4]
 800ab6c:	6022      	str	r2, [r4, #0]
 800ab6e:	6822      	ldr	r2, [r4, #0]
 800ab70:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ab74:	6022      	str	r2, [r4, #0]
 800ab76:	68a2      	ldr	r2, [r4, #8]
 800ab78:	1e51      	subs	r1, r2, #1
 800ab7a:	60a1      	str	r1, [r4, #8]
 800ab7c:	b192      	cbz	r2, 800aba4 <_scanf_i+0xb8>
 800ab7e:	6832      	ldr	r2, [r6, #0]
 800ab80:	1c51      	adds	r1, r2, #1
 800ab82:	6031      	str	r1, [r6, #0]
 800ab84:	7812      	ldrb	r2, [r2, #0]
 800ab86:	f805 2b01 	strb.w	r2, [r5], #1
 800ab8a:	6872      	ldr	r2, [r6, #4]
 800ab8c:	3a01      	subs	r2, #1
 800ab8e:	2a00      	cmp	r2, #0
 800ab90:	6072      	str	r2, [r6, #4]
 800ab92:	dc07      	bgt.n	800aba4 <_scanf_i+0xb8>
 800ab94:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ab98:	4631      	mov	r1, r6
 800ab9a:	4650      	mov	r0, sl
 800ab9c:	4790      	blx	r2
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	f040 8085 	bne.w	800acae <_scanf_i+0x1c2>
 800aba4:	f10b 0b01 	add.w	fp, fp, #1
 800aba8:	f1bb 0f03 	cmp.w	fp, #3
 800abac:	d1cb      	bne.n	800ab46 <_scanf_i+0x5a>
 800abae:	6863      	ldr	r3, [r4, #4]
 800abb0:	b90b      	cbnz	r3, 800abb6 <_scanf_i+0xca>
 800abb2:	230a      	movs	r3, #10
 800abb4:	6063      	str	r3, [r4, #4]
 800abb6:	6863      	ldr	r3, [r4, #4]
 800abb8:	4945      	ldr	r1, [pc, #276]	@ (800acd0 <_scanf_i+0x1e4>)
 800abba:	6960      	ldr	r0, [r4, #20]
 800abbc:	1ac9      	subs	r1, r1, r3
 800abbe:	f000 f997 	bl	800aef0 <__sccl>
 800abc2:	f04f 0b00 	mov.w	fp, #0
 800abc6:	68a3      	ldr	r3, [r4, #8]
 800abc8:	6822      	ldr	r2, [r4, #0]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d03d      	beq.n	800ac4a <_scanf_i+0x15e>
 800abce:	6831      	ldr	r1, [r6, #0]
 800abd0:	6960      	ldr	r0, [r4, #20]
 800abd2:	f891 c000 	ldrb.w	ip, [r1]
 800abd6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800abda:	2800      	cmp	r0, #0
 800abdc:	d035      	beq.n	800ac4a <_scanf_i+0x15e>
 800abde:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800abe2:	d124      	bne.n	800ac2e <_scanf_i+0x142>
 800abe4:	0510      	lsls	r0, r2, #20
 800abe6:	d522      	bpl.n	800ac2e <_scanf_i+0x142>
 800abe8:	f10b 0b01 	add.w	fp, fp, #1
 800abec:	f1b9 0f00 	cmp.w	r9, #0
 800abf0:	d003      	beq.n	800abfa <_scanf_i+0x10e>
 800abf2:	3301      	adds	r3, #1
 800abf4:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800abf8:	60a3      	str	r3, [r4, #8]
 800abfa:	6873      	ldr	r3, [r6, #4]
 800abfc:	3b01      	subs	r3, #1
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	6073      	str	r3, [r6, #4]
 800ac02:	dd1b      	ble.n	800ac3c <_scanf_i+0x150>
 800ac04:	6833      	ldr	r3, [r6, #0]
 800ac06:	3301      	adds	r3, #1
 800ac08:	6033      	str	r3, [r6, #0]
 800ac0a:	68a3      	ldr	r3, [r4, #8]
 800ac0c:	3b01      	subs	r3, #1
 800ac0e:	60a3      	str	r3, [r4, #8]
 800ac10:	e7d9      	b.n	800abc6 <_scanf_i+0xda>
 800ac12:	f1bb 0f02 	cmp.w	fp, #2
 800ac16:	d1ae      	bne.n	800ab76 <_scanf_i+0x8a>
 800ac18:	6822      	ldr	r2, [r4, #0]
 800ac1a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ac1e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ac22:	d1bf      	bne.n	800aba4 <_scanf_i+0xb8>
 800ac24:	2110      	movs	r1, #16
 800ac26:	6061      	str	r1, [r4, #4]
 800ac28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ac2c:	e7a2      	b.n	800ab74 <_scanf_i+0x88>
 800ac2e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ac32:	6022      	str	r2, [r4, #0]
 800ac34:	780b      	ldrb	r3, [r1, #0]
 800ac36:	f805 3b01 	strb.w	r3, [r5], #1
 800ac3a:	e7de      	b.n	800abfa <_scanf_i+0x10e>
 800ac3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ac40:	4631      	mov	r1, r6
 800ac42:	4650      	mov	r0, sl
 800ac44:	4798      	blx	r3
 800ac46:	2800      	cmp	r0, #0
 800ac48:	d0df      	beq.n	800ac0a <_scanf_i+0x11e>
 800ac4a:	6823      	ldr	r3, [r4, #0]
 800ac4c:	05d9      	lsls	r1, r3, #23
 800ac4e:	d50d      	bpl.n	800ac6c <_scanf_i+0x180>
 800ac50:	42bd      	cmp	r5, r7
 800ac52:	d909      	bls.n	800ac68 <_scanf_i+0x17c>
 800ac54:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ac58:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac5c:	4632      	mov	r2, r6
 800ac5e:	4650      	mov	r0, sl
 800ac60:	4798      	blx	r3
 800ac62:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800ac66:	464d      	mov	r5, r9
 800ac68:	42bd      	cmp	r5, r7
 800ac6a:	d028      	beq.n	800acbe <_scanf_i+0x1d2>
 800ac6c:	6822      	ldr	r2, [r4, #0]
 800ac6e:	f012 0210 	ands.w	r2, r2, #16
 800ac72:	d113      	bne.n	800ac9c <_scanf_i+0x1b0>
 800ac74:	702a      	strb	r2, [r5, #0]
 800ac76:	6863      	ldr	r3, [r4, #4]
 800ac78:	9e01      	ldr	r6, [sp, #4]
 800ac7a:	4639      	mov	r1, r7
 800ac7c:	4650      	mov	r0, sl
 800ac7e:	47b0      	blx	r6
 800ac80:	f8d8 3000 	ldr.w	r3, [r8]
 800ac84:	6821      	ldr	r1, [r4, #0]
 800ac86:	1d1a      	adds	r2, r3, #4
 800ac88:	f8c8 2000 	str.w	r2, [r8]
 800ac8c:	f011 0f20 	tst.w	r1, #32
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	d00f      	beq.n	800acb4 <_scanf_i+0x1c8>
 800ac94:	6018      	str	r0, [r3, #0]
 800ac96:	68e3      	ldr	r3, [r4, #12]
 800ac98:	3301      	adds	r3, #1
 800ac9a:	60e3      	str	r3, [r4, #12]
 800ac9c:	6923      	ldr	r3, [r4, #16]
 800ac9e:	1bed      	subs	r5, r5, r7
 800aca0:	445d      	add	r5, fp
 800aca2:	442b      	add	r3, r5
 800aca4:	6123      	str	r3, [r4, #16]
 800aca6:	2000      	movs	r0, #0
 800aca8:	b007      	add	sp, #28
 800acaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acae:	f04f 0b00 	mov.w	fp, #0
 800acb2:	e7ca      	b.n	800ac4a <_scanf_i+0x15e>
 800acb4:	07ca      	lsls	r2, r1, #31
 800acb6:	bf4c      	ite	mi
 800acb8:	8018      	strhmi	r0, [r3, #0]
 800acba:	6018      	strpl	r0, [r3, #0]
 800acbc:	e7eb      	b.n	800ac96 <_scanf_i+0x1aa>
 800acbe:	2001      	movs	r0, #1
 800acc0:	e7f2      	b.n	800aca8 <_scanf_i+0x1bc>
 800acc2:	bf00      	nop
 800acc4:	0800bb10 	.word	0x0800bb10
 800acc8:	0800a169 	.word	0x0800a169
 800accc:	080068e9 	.word	0x080068e9
 800acd0:	0800bed1 	.word	0x0800bed1

0800acd4 <__sflush_r>:
 800acd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800acd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acdc:	0716      	lsls	r6, r2, #28
 800acde:	4605      	mov	r5, r0
 800ace0:	460c      	mov	r4, r1
 800ace2:	d454      	bmi.n	800ad8e <__sflush_r+0xba>
 800ace4:	684b      	ldr	r3, [r1, #4]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	dc02      	bgt.n	800acf0 <__sflush_r+0x1c>
 800acea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800acec:	2b00      	cmp	r3, #0
 800acee:	dd48      	ble.n	800ad82 <__sflush_r+0xae>
 800acf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800acf2:	2e00      	cmp	r6, #0
 800acf4:	d045      	beq.n	800ad82 <__sflush_r+0xae>
 800acf6:	2300      	movs	r3, #0
 800acf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800acfc:	682f      	ldr	r7, [r5, #0]
 800acfe:	6a21      	ldr	r1, [r4, #32]
 800ad00:	602b      	str	r3, [r5, #0]
 800ad02:	d030      	beq.n	800ad66 <__sflush_r+0x92>
 800ad04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ad06:	89a3      	ldrh	r3, [r4, #12]
 800ad08:	0759      	lsls	r1, r3, #29
 800ad0a:	d505      	bpl.n	800ad18 <__sflush_r+0x44>
 800ad0c:	6863      	ldr	r3, [r4, #4]
 800ad0e:	1ad2      	subs	r2, r2, r3
 800ad10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ad12:	b10b      	cbz	r3, 800ad18 <__sflush_r+0x44>
 800ad14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ad16:	1ad2      	subs	r2, r2, r3
 800ad18:	2300      	movs	r3, #0
 800ad1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ad1c:	6a21      	ldr	r1, [r4, #32]
 800ad1e:	4628      	mov	r0, r5
 800ad20:	47b0      	blx	r6
 800ad22:	1c43      	adds	r3, r0, #1
 800ad24:	89a3      	ldrh	r3, [r4, #12]
 800ad26:	d106      	bne.n	800ad36 <__sflush_r+0x62>
 800ad28:	6829      	ldr	r1, [r5, #0]
 800ad2a:	291d      	cmp	r1, #29
 800ad2c:	d82b      	bhi.n	800ad86 <__sflush_r+0xb2>
 800ad2e:	4a2a      	ldr	r2, [pc, #168]	@ (800add8 <__sflush_r+0x104>)
 800ad30:	410a      	asrs	r2, r1
 800ad32:	07d6      	lsls	r6, r2, #31
 800ad34:	d427      	bmi.n	800ad86 <__sflush_r+0xb2>
 800ad36:	2200      	movs	r2, #0
 800ad38:	6062      	str	r2, [r4, #4]
 800ad3a:	04d9      	lsls	r1, r3, #19
 800ad3c:	6922      	ldr	r2, [r4, #16]
 800ad3e:	6022      	str	r2, [r4, #0]
 800ad40:	d504      	bpl.n	800ad4c <__sflush_r+0x78>
 800ad42:	1c42      	adds	r2, r0, #1
 800ad44:	d101      	bne.n	800ad4a <__sflush_r+0x76>
 800ad46:	682b      	ldr	r3, [r5, #0]
 800ad48:	b903      	cbnz	r3, 800ad4c <__sflush_r+0x78>
 800ad4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ad4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad4e:	602f      	str	r7, [r5, #0]
 800ad50:	b1b9      	cbz	r1, 800ad82 <__sflush_r+0xae>
 800ad52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad56:	4299      	cmp	r1, r3
 800ad58:	d002      	beq.n	800ad60 <__sflush_r+0x8c>
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	f7fd fdd0 	bl	8008900 <_free_r>
 800ad60:	2300      	movs	r3, #0
 800ad62:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad64:	e00d      	b.n	800ad82 <__sflush_r+0xae>
 800ad66:	2301      	movs	r3, #1
 800ad68:	4628      	mov	r0, r5
 800ad6a:	47b0      	blx	r6
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	1c50      	adds	r0, r2, #1
 800ad70:	d1c9      	bne.n	800ad06 <__sflush_r+0x32>
 800ad72:	682b      	ldr	r3, [r5, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d0c6      	beq.n	800ad06 <__sflush_r+0x32>
 800ad78:	2b1d      	cmp	r3, #29
 800ad7a:	d001      	beq.n	800ad80 <__sflush_r+0xac>
 800ad7c:	2b16      	cmp	r3, #22
 800ad7e:	d11e      	bne.n	800adbe <__sflush_r+0xea>
 800ad80:	602f      	str	r7, [r5, #0]
 800ad82:	2000      	movs	r0, #0
 800ad84:	e022      	b.n	800adcc <__sflush_r+0xf8>
 800ad86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad8a:	b21b      	sxth	r3, r3
 800ad8c:	e01b      	b.n	800adc6 <__sflush_r+0xf2>
 800ad8e:	690f      	ldr	r7, [r1, #16]
 800ad90:	2f00      	cmp	r7, #0
 800ad92:	d0f6      	beq.n	800ad82 <__sflush_r+0xae>
 800ad94:	0793      	lsls	r3, r2, #30
 800ad96:	680e      	ldr	r6, [r1, #0]
 800ad98:	bf08      	it	eq
 800ad9a:	694b      	ldreq	r3, [r1, #20]
 800ad9c:	600f      	str	r7, [r1, #0]
 800ad9e:	bf18      	it	ne
 800ada0:	2300      	movne	r3, #0
 800ada2:	eba6 0807 	sub.w	r8, r6, r7
 800ada6:	608b      	str	r3, [r1, #8]
 800ada8:	f1b8 0f00 	cmp.w	r8, #0
 800adac:	dde9      	ble.n	800ad82 <__sflush_r+0xae>
 800adae:	6a21      	ldr	r1, [r4, #32]
 800adb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800adb2:	4643      	mov	r3, r8
 800adb4:	463a      	mov	r2, r7
 800adb6:	4628      	mov	r0, r5
 800adb8:	47b0      	blx	r6
 800adba:	2800      	cmp	r0, #0
 800adbc:	dc08      	bgt.n	800add0 <__sflush_r+0xfc>
 800adbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adc6:	81a3      	strh	r3, [r4, #12]
 800adc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800adcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800add0:	4407      	add	r7, r0
 800add2:	eba8 0800 	sub.w	r8, r8, r0
 800add6:	e7e7      	b.n	800ada8 <__sflush_r+0xd4>
 800add8:	dfbffffe 	.word	0xdfbffffe

0800addc <_fflush_r>:
 800addc:	b538      	push	{r3, r4, r5, lr}
 800adde:	690b      	ldr	r3, [r1, #16]
 800ade0:	4605      	mov	r5, r0
 800ade2:	460c      	mov	r4, r1
 800ade4:	b913      	cbnz	r3, 800adec <_fflush_r+0x10>
 800ade6:	2500      	movs	r5, #0
 800ade8:	4628      	mov	r0, r5
 800adea:	bd38      	pop	{r3, r4, r5, pc}
 800adec:	b118      	cbz	r0, 800adf6 <_fflush_r+0x1a>
 800adee:	6a03      	ldr	r3, [r0, #32]
 800adf0:	b90b      	cbnz	r3, 800adf6 <_fflush_r+0x1a>
 800adf2:	f7fc fc7d 	bl	80076f0 <__sinit>
 800adf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d0f3      	beq.n	800ade6 <_fflush_r+0xa>
 800adfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ae00:	07d0      	lsls	r0, r2, #31
 800ae02:	d404      	bmi.n	800ae0e <_fflush_r+0x32>
 800ae04:	0599      	lsls	r1, r3, #22
 800ae06:	d402      	bmi.n	800ae0e <_fflush_r+0x32>
 800ae08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae0a:	f7fc ff22 	bl	8007c52 <__retarget_lock_acquire_recursive>
 800ae0e:	4628      	mov	r0, r5
 800ae10:	4621      	mov	r1, r4
 800ae12:	f7ff ff5f 	bl	800acd4 <__sflush_r>
 800ae16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae18:	07da      	lsls	r2, r3, #31
 800ae1a:	4605      	mov	r5, r0
 800ae1c:	d4e4      	bmi.n	800ade8 <_fflush_r+0xc>
 800ae1e:	89a3      	ldrh	r3, [r4, #12]
 800ae20:	059b      	lsls	r3, r3, #22
 800ae22:	d4e1      	bmi.n	800ade8 <_fflush_r+0xc>
 800ae24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae26:	f7fc ff15 	bl	8007c54 <__retarget_lock_release_recursive>
 800ae2a:	e7dd      	b.n	800ade8 <_fflush_r+0xc>

0800ae2c <__swhatbuf_r>:
 800ae2c:	b570      	push	{r4, r5, r6, lr}
 800ae2e:	460c      	mov	r4, r1
 800ae30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae34:	2900      	cmp	r1, #0
 800ae36:	b096      	sub	sp, #88	@ 0x58
 800ae38:	4615      	mov	r5, r2
 800ae3a:	461e      	mov	r6, r3
 800ae3c:	da0d      	bge.n	800ae5a <__swhatbuf_r+0x2e>
 800ae3e:	89a3      	ldrh	r3, [r4, #12]
 800ae40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ae44:	f04f 0100 	mov.w	r1, #0
 800ae48:	bf14      	ite	ne
 800ae4a:	2340      	movne	r3, #64	@ 0x40
 800ae4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ae50:	2000      	movs	r0, #0
 800ae52:	6031      	str	r1, [r6, #0]
 800ae54:	602b      	str	r3, [r5, #0]
 800ae56:	b016      	add	sp, #88	@ 0x58
 800ae58:	bd70      	pop	{r4, r5, r6, pc}
 800ae5a:	466a      	mov	r2, sp
 800ae5c:	f000 f8e8 	bl	800b030 <_fstat_r>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	dbec      	blt.n	800ae3e <__swhatbuf_r+0x12>
 800ae64:	9901      	ldr	r1, [sp, #4]
 800ae66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ae6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ae6e:	4259      	negs	r1, r3
 800ae70:	4159      	adcs	r1, r3
 800ae72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae76:	e7eb      	b.n	800ae50 <__swhatbuf_r+0x24>

0800ae78 <__smakebuf_r>:
 800ae78:	898b      	ldrh	r3, [r1, #12]
 800ae7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae7c:	079d      	lsls	r5, r3, #30
 800ae7e:	4606      	mov	r6, r0
 800ae80:	460c      	mov	r4, r1
 800ae82:	d507      	bpl.n	800ae94 <__smakebuf_r+0x1c>
 800ae84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ae88:	6023      	str	r3, [r4, #0]
 800ae8a:	6123      	str	r3, [r4, #16]
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	6163      	str	r3, [r4, #20]
 800ae90:	b003      	add	sp, #12
 800ae92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae94:	ab01      	add	r3, sp, #4
 800ae96:	466a      	mov	r2, sp
 800ae98:	f7ff ffc8 	bl	800ae2c <__swhatbuf_r>
 800ae9c:	9f00      	ldr	r7, [sp, #0]
 800ae9e:	4605      	mov	r5, r0
 800aea0:	4639      	mov	r1, r7
 800aea2:	4630      	mov	r0, r6
 800aea4:	f7fd fda0 	bl	80089e8 <_malloc_r>
 800aea8:	b948      	cbnz	r0, 800aebe <__smakebuf_r+0x46>
 800aeaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeae:	059a      	lsls	r2, r3, #22
 800aeb0:	d4ee      	bmi.n	800ae90 <__smakebuf_r+0x18>
 800aeb2:	f023 0303 	bic.w	r3, r3, #3
 800aeb6:	f043 0302 	orr.w	r3, r3, #2
 800aeba:	81a3      	strh	r3, [r4, #12]
 800aebc:	e7e2      	b.n	800ae84 <__smakebuf_r+0xc>
 800aebe:	89a3      	ldrh	r3, [r4, #12]
 800aec0:	6020      	str	r0, [r4, #0]
 800aec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aec6:	81a3      	strh	r3, [r4, #12]
 800aec8:	9b01      	ldr	r3, [sp, #4]
 800aeca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aece:	b15b      	cbz	r3, 800aee8 <__smakebuf_r+0x70>
 800aed0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aed4:	4630      	mov	r0, r6
 800aed6:	f000 f8bd 	bl	800b054 <_isatty_r>
 800aeda:	b128      	cbz	r0, 800aee8 <__smakebuf_r+0x70>
 800aedc:	89a3      	ldrh	r3, [r4, #12]
 800aede:	f023 0303 	bic.w	r3, r3, #3
 800aee2:	f043 0301 	orr.w	r3, r3, #1
 800aee6:	81a3      	strh	r3, [r4, #12]
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	431d      	orrs	r5, r3
 800aeec:	81a5      	strh	r5, [r4, #12]
 800aeee:	e7cf      	b.n	800ae90 <__smakebuf_r+0x18>

0800aef0 <__sccl>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	780b      	ldrb	r3, [r1, #0]
 800aef4:	4604      	mov	r4, r0
 800aef6:	2b5e      	cmp	r3, #94	@ 0x5e
 800aef8:	bf0b      	itete	eq
 800aefa:	784b      	ldrbeq	r3, [r1, #1]
 800aefc:	1c4a      	addne	r2, r1, #1
 800aefe:	1c8a      	addeq	r2, r1, #2
 800af00:	2100      	movne	r1, #0
 800af02:	bf08      	it	eq
 800af04:	2101      	moveq	r1, #1
 800af06:	3801      	subs	r0, #1
 800af08:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800af0c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800af10:	42a8      	cmp	r0, r5
 800af12:	d1fb      	bne.n	800af0c <__sccl+0x1c>
 800af14:	b90b      	cbnz	r3, 800af1a <__sccl+0x2a>
 800af16:	1e50      	subs	r0, r2, #1
 800af18:	bd70      	pop	{r4, r5, r6, pc}
 800af1a:	f081 0101 	eor.w	r1, r1, #1
 800af1e:	54e1      	strb	r1, [r4, r3]
 800af20:	4610      	mov	r0, r2
 800af22:	4602      	mov	r2, r0
 800af24:	f812 5b01 	ldrb.w	r5, [r2], #1
 800af28:	2d2d      	cmp	r5, #45	@ 0x2d
 800af2a:	d005      	beq.n	800af38 <__sccl+0x48>
 800af2c:	2d5d      	cmp	r5, #93	@ 0x5d
 800af2e:	d016      	beq.n	800af5e <__sccl+0x6e>
 800af30:	2d00      	cmp	r5, #0
 800af32:	d0f1      	beq.n	800af18 <__sccl+0x28>
 800af34:	462b      	mov	r3, r5
 800af36:	e7f2      	b.n	800af1e <__sccl+0x2e>
 800af38:	7846      	ldrb	r6, [r0, #1]
 800af3a:	2e5d      	cmp	r6, #93	@ 0x5d
 800af3c:	d0fa      	beq.n	800af34 <__sccl+0x44>
 800af3e:	42b3      	cmp	r3, r6
 800af40:	dcf8      	bgt.n	800af34 <__sccl+0x44>
 800af42:	3002      	adds	r0, #2
 800af44:	461a      	mov	r2, r3
 800af46:	3201      	adds	r2, #1
 800af48:	4296      	cmp	r6, r2
 800af4a:	54a1      	strb	r1, [r4, r2]
 800af4c:	dcfb      	bgt.n	800af46 <__sccl+0x56>
 800af4e:	1af2      	subs	r2, r6, r3
 800af50:	3a01      	subs	r2, #1
 800af52:	1c5d      	adds	r5, r3, #1
 800af54:	42b3      	cmp	r3, r6
 800af56:	bfa8      	it	ge
 800af58:	2200      	movge	r2, #0
 800af5a:	18ab      	adds	r3, r5, r2
 800af5c:	e7e1      	b.n	800af22 <__sccl+0x32>
 800af5e:	4610      	mov	r0, r2
 800af60:	e7da      	b.n	800af18 <__sccl+0x28>

0800af62 <__submore>:
 800af62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af66:	460c      	mov	r4, r1
 800af68:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800af6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800af6e:	4299      	cmp	r1, r3
 800af70:	d11d      	bne.n	800afae <__submore+0x4c>
 800af72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800af76:	f7fd fd37 	bl	80089e8 <_malloc_r>
 800af7a:	b918      	cbnz	r0, 800af84 <__submore+0x22>
 800af7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af88:	63a3      	str	r3, [r4, #56]	@ 0x38
 800af8a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800af8e:	6360      	str	r0, [r4, #52]	@ 0x34
 800af90:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800af94:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800af98:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800af9c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800afa0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800afa4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800afa8:	6020      	str	r0, [r4, #0]
 800afaa:	2000      	movs	r0, #0
 800afac:	e7e8      	b.n	800af80 <__submore+0x1e>
 800afae:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800afb0:	0077      	lsls	r7, r6, #1
 800afb2:	463a      	mov	r2, r7
 800afb4:	f000 fc01 	bl	800b7ba <_realloc_r>
 800afb8:	4605      	mov	r5, r0
 800afba:	2800      	cmp	r0, #0
 800afbc:	d0de      	beq.n	800af7c <__submore+0x1a>
 800afbe:	eb00 0806 	add.w	r8, r0, r6
 800afc2:	4601      	mov	r1, r0
 800afc4:	4632      	mov	r2, r6
 800afc6:	4640      	mov	r0, r8
 800afc8:	f000 f864 	bl	800b094 <memcpy>
 800afcc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800afd0:	f8c4 8000 	str.w	r8, [r4]
 800afd4:	e7e9      	b.n	800afaa <__submore+0x48>

0800afd6 <memmove>:
 800afd6:	4288      	cmp	r0, r1
 800afd8:	b510      	push	{r4, lr}
 800afda:	eb01 0402 	add.w	r4, r1, r2
 800afde:	d902      	bls.n	800afe6 <memmove+0x10>
 800afe0:	4284      	cmp	r4, r0
 800afe2:	4623      	mov	r3, r4
 800afe4:	d807      	bhi.n	800aff6 <memmove+0x20>
 800afe6:	1e43      	subs	r3, r0, #1
 800afe8:	42a1      	cmp	r1, r4
 800afea:	d008      	beq.n	800affe <memmove+0x28>
 800afec:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aff0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aff4:	e7f8      	b.n	800afe8 <memmove+0x12>
 800aff6:	4402      	add	r2, r0
 800aff8:	4601      	mov	r1, r0
 800affa:	428a      	cmp	r2, r1
 800affc:	d100      	bne.n	800b000 <memmove+0x2a>
 800affe:	bd10      	pop	{r4, pc}
 800b000:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b004:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b008:	e7f7      	b.n	800affa <memmove+0x24>

0800b00a <strncmp>:
 800b00a:	b510      	push	{r4, lr}
 800b00c:	b16a      	cbz	r2, 800b02a <strncmp+0x20>
 800b00e:	3901      	subs	r1, #1
 800b010:	1884      	adds	r4, r0, r2
 800b012:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b016:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d103      	bne.n	800b026 <strncmp+0x1c>
 800b01e:	42a0      	cmp	r0, r4
 800b020:	d001      	beq.n	800b026 <strncmp+0x1c>
 800b022:	2a00      	cmp	r2, #0
 800b024:	d1f5      	bne.n	800b012 <strncmp+0x8>
 800b026:	1ad0      	subs	r0, r2, r3
 800b028:	bd10      	pop	{r4, pc}
 800b02a:	4610      	mov	r0, r2
 800b02c:	e7fc      	b.n	800b028 <strncmp+0x1e>
	...

0800b030 <_fstat_r>:
 800b030:	b538      	push	{r3, r4, r5, lr}
 800b032:	4d07      	ldr	r5, [pc, #28]	@ (800b050 <_fstat_r+0x20>)
 800b034:	2300      	movs	r3, #0
 800b036:	4604      	mov	r4, r0
 800b038:	4608      	mov	r0, r1
 800b03a:	4611      	mov	r1, r2
 800b03c:	602b      	str	r3, [r5, #0]
 800b03e:	f7f7 fb37 	bl	80026b0 <_fstat>
 800b042:	1c43      	adds	r3, r0, #1
 800b044:	d102      	bne.n	800b04c <_fstat_r+0x1c>
 800b046:	682b      	ldr	r3, [r5, #0]
 800b048:	b103      	cbz	r3, 800b04c <_fstat_r+0x1c>
 800b04a:	6023      	str	r3, [r4, #0]
 800b04c:	bd38      	pop	{r3, r4, r5, pc}
 800b04e:	bf00      	nop
 800b050:	20005448 	.word	0x20005448

0800b054 <_isatty_r>:
 800b054:	b538      	push	{r3, r4, r5, lr}
 800b056:	4d06      	ldr	r5, [pc, #24]	@ (800b070 <_isatty_r+0x1c>)
 800b058:	2300      	movs	r3, #0
 800b05a:	4604      	mov	r4, r0
 800b05c:	4608      	mov	r0, r1
 800b05e:	602b      	str	r3, [r5, #0]
 800b060:	f7f7 fb36 	bl	80026d0 <_isatty>
 800b064:	1c43      	adds	r3, r0, #1
 800b066:	d102      	bne.n	800b06e <_isatty_r+0x1a>
 800b068:	682b      	ldr	r3, [r5, #0]
 800b06a:	b103      	cbz	r3, 800b06e <_isatty_r+0x1a>
 800b06c:	6023      	str	r3, [r4, #0]
 800b06e:	bd38      	pop	{r3, r4, r5, pc}
 800b070:	20005448 	.word	0x20005448

0800b074 <_sbrk_r>:
 800b074:	b538      	push	{r3, r4, r5, lr}
 800b076:	4d06      	ldr	r5, [pc, #24]	@ (800b090 <_sbrk_r+0x1c>)
 800b078:	2300      	movs	r3, #0
 800b07a:	4604      	mov	r4, r0
 800b07c:	4608      	mov	r0, r1
 800b07e:	602b      	str	r3, [r5, #0]
 800b080:	f7f7 fb3e 	bl	8002700 <_sbrk>
 800b084:	1c43      	adds	r3, r0, #1
 800b086:	d102      	bne.n	800b08e <_sbrk_r+0x1a>
 800b088:	682b      	ldr	r3, [r5, #0]
 800b08a:	b103      	cbz	r3, 800b08e <_sbrk_r+0x1a>
 800b08c:	6023      	str	r3, [r4, #0]
 800b08e:	bd38      	pop	{r3, r4, r5, pc}
 800b090:	20005448 	.word	0x20005448

0800b094 <memcpy>:
 800b094:	440a      	add	r2, r1
 800b096:	4291      	cmp	r1, r2
 800b098:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b09c:	d100      	bne.n	800b0a0 <memcpy+0xc>
 800b09e:	4770      	bx	lr
 800b0a0:	b510      	push	{r4, lr}
 800b0a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0aa:	4291      	cmp	r1, r2
 800b0ac:	d1f9      	bne.n	800b0a2 <memcpy+0xe>
 800b0ae:	bd10      	pop	{r4, pc}

0800b0b0 <nan>:
 800b0b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b0b8 <nan+0x8>
 800b0b4:	4770      	bx	lr
 800b0b6:	bf00      	nop
 800b0b8:	00000000 	.word	0x00000000
 800b0bc:	7ff80000 	.word	0x7ff80000

0800b0c0 <__assert_func>:
 800b0c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0c2:	4614      	mov	r4, r2
 800b0c4:	461a      	mov	r2, r3
 800b0c6:	4b09      	ldr	r3, [pc, #36]	@ (800b0ec <__assert_func+0x2c>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	4605      	mov	r5, r0
 800b0cc:	68d8      	ldr	r0, [r3, #12]
 800b0ce:	b954      	cbnz	r4, 800b0e6 <__assert_func+0x26>
 800b0d0:	4b07      	ldr	r3, [pc, #28]	@ (800b0f0 <__assert_func+0x30>)
 800b0d2:	461c      	mov	r4, r3
 800b0d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0d8:	9100      	str	r1, [sp, #0]
 800b0da:	462b      	mov	r3, r5
 800b0dc:	4905      	ldr	r1, [pc, #20]	@ (800b0f4 <__assert_func+0x34>)
 800b0de:	f000 fba7 	bl	800b830 <fiprintf>
 800b0e2:	f000 fbb7 	bl	800b854 <abort>
 800b0e6:	4b04      	ldr	r3, [pc, #16]	@ (800b0f8 <__assert_func+0x38>)
 800b0e8:	e7f4      	b.n	800b0d4 <__assert_func+0x14>
 800b0ea:	bf00      	nop
 800b0ec:	20000018 	.word	0x20000018
 800b0f0:	0800bf1f 	.word	0x0800bf1f
 800b0f4:	0800bef1 	.word	0x0800bef1
 800b0f8:	0800bee4 	.word	0x0800bee4

0800b0fc <_calloc_r>:
 800b0fc:	b570      	push	{r4, r5, r6, lr}
 800b0fe:	fba1 5402 	umull	r5, r4, r1, r2
 800b102:	b93c      	cbnz	r4, 800b114 <_calloc_r+0x18>
 800b104:	4629      	mov	r1, r5
 800b106:	f7fd fc6f 	bl	80089e8 <_malloc_r>
 800b10a:	4606      	mov	r6, r0
 800b10c:	b928      	cbnz	r0, 800b11a <_calloc_r+0x1e>
 800b10e:	2600      	movs	r6, #0
 800b110:	4630      	mov	r0, r6
 800b112:	bd70      	pop	{r4, r5, r6, pc}
 800b114:	220c      	movs	r2, #12
 800b116:	6002      	str	r2, [r0, #0]
 800b118:	e7f9      	b.n	800b10e <_calloc_r+0x12>
 800b11a:	462a      	mov	r2, r5
 800b11c:	4621      	mov	r1, r4
 800b11e:	f7fc fce5 	bl	8007aec <memset>
 800b122:	e7f5      	b.n	800b110 <_calloc_r+0x14>

0800b124 <rshift>:
 800b124:	6903      	ldr	r3, [r0, #16]
 800b126:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b12a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b12e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b132:	f100 0414 	add.w	r4, r0, #20
 800b136:	dd45      	ble.n	800b1c4 <rshift+0xa0>
 800b138:	f011 011f 	ands.w	r1, r1, #31
 800b13c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b140:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b144:	d10c      	bne.n	800b160 <rshift+0x3c>
 800b146:	f100 0710 	add.w	r7, r0, #16
 800b14a:	4629      	mov	r1, r5
 800b14c:	42b1      	cmp	r1, r6
 800b14e:	d334      	bcc.n	800b1ba <rshift+0x96>
 800b150:	1a9b      	subs	r3, r3, r2
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	1eea      	subs	r2, r5, #3
 800b156:	4296      	cmp	r6, r2
 800b158:	bf38      	it	cc
 800b15a:	2300      	movcc	r3, #0
 800b15c:	4423      	add	r3, r4
 800b15e:	e015      	b.n	800b18c <rshift+0x68>
 800b160:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b164:	f1c1 0820 	rsb	r8, r1, #32
 800b168:	40cf      	lsrs	r7, r1
 800b16a:	f105 0e04 	add.w	lr, r5, #4
 800b16e:	46a1      	mov	r9, r4
 800b170:	4576      	cmp	r6, lr
 800b172:	46f4      	mov	ip, lr
 800b174:	d815      	bhi.n	800b1a2 <rshift+0x7e>
 800b176:	1a9a      	subs	r2, r3, r2
 800b178:	0092      	lsls	r2, r2, #2
 800b17a:	3a04      	subs	r2, #4
 800b17c:	3501      	adds	r5, #1
 800b17e:	42ae      	cmp	r6, r5
 800b180:	bf38      	it	cc
 800b182:	2200      	movcc	r2, #0
 800b184:	18a3      	adds	r3, r4, r2
 800b186:	50a7      	str	r7, [r4, r2]
 800b188:	b107      	cbz	r7, 800b18c <rshift+0x68>
 800b18a:	3304      	adds	r3, #4
 800b18c:	1b1a      	subs	r2, r3, r4
 800b18e:	42a3      	cmp	r3, r4
 800b190:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b194:	bf08      	it	eq
 800b196:	2300      	moveq	r3, #0
 800b198:	6102      	str	r2, [r0, #16]
 800b19a:	bf08      	it	eq
 800b19c:	6143      	streq	r3, [r0, #20]
 800b19e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1a2:	f8dc c000 	ldr.w	ip, [ip]
 800b1a6:	fa0c fc08 	lsl.w	ip, ip, r8
 800b1aa:	ea4c 0707 	orr.w	r7, ip, r7
 800b1ae:	f849 7b04 	str.w	r7, [r9], #4
 800b1b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1b6:	40cf      	lsrs	r7, r1
 800b1b8:	e7da      	b.n	800b170 <rshift+0x4c>
 800b1ba:	f851 cb04 	ldr.w	ip, [r1], #4
 800b1be:	f847 cf04 	str.w	ip, [r7, #4]!
 800b1c2:	e7c3      	b.n	800b14c <rshift+0x28>
 800b1c4:	4623      	mov	r3, r4
 800b1c6:	e7e1      	b.n	800b18c <rshift+0x68>

0800b1c8 <__hexdig_fun>:
 800b1c8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b1cc:	2b09      	cmp	r3, #9
 800b1ce:	d802      	bhi.n	800b1d6 <__hexdig_fun+0xe>
 800b1d0:	3820      	subs	r0, #32
 800b1d2:	b2c0      	uxtb	r0, r0
 800b1d4:	4770      	bx	lr
 800b1d6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b1da:	2b05      	cmp	r3, #5
 800b1dc:	d801      	bhi.n	800b1e2 <__hexdig_fun+0x1a>
 800b1de:	3847      	subs	r0, #71	@ 0x47
 800b1e0:	e7f7      	b.n	800b1d2 <__hexdig_fun+0xa>
 800b1e2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b1e6:	2b05      	cmp	r3, #5
 800b1e8:	d801      	bhi.n	800b1ee <__hexdig_fun+0x26>
 800b1ea:	3827      	subs	r0, #39	@ 0x27
 800b1ec:	e7f1      	b.n	800b1d2 <__hexdig_fun+0xa>
 800b1ee:	2000      	movs	r0, #0
 800b1f0:	4770      	bx	lr
	...

0800b1f4 <__gethex>:
 800b1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1f8:	b085      	sub	sp, #20
 800b1fa:	468a      	mov	sl, r1
 800b1fc:	9302      	str	r3, [sp, #8]
 800b1fe:	680b      	ldr	r3, [r1, #0]
 800b200:	9001      	str	r0, [sp, #4]
 800b202:	4690      	mov	r8, r2
 800b204:	1c9c      	adds	r4, r3, #2
 800b206:	46a1      	mov	r9, r4
 800b208:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b20c:	2830      	cmp	r0, #48	@ 0x30
 800b20e:	d0fa      	beq.n	800b206 <__gethex+0x12>
 800b210:	eba9 0303 	sub.w	r3, r9, r3
 800b214:	f1a3 0b02 	sub.w	fp, r3, #2
 800b218:	f7ff ffd6 	bl	800b1c8 <__hexdig_fun>
 800b21c:	4605      	mov	r5, r0
 800b21e:	2800      	cmp	r0, #0
 800b220:	d168      	bne.n	800b2f4 <__gethex+0x100>
 800b222:	49a0      	ldr	r1, [pc, #640]	@ (800b4a4 <__gethex+0x2b0>)
 800b224:	2201      	movs	r2, #1
 800b226:	4648      	mov	r0, r9
 800b228:	f7ff feef 	bl	800b00a <strncmp>
 800b22c:	4607      	mov	r7, r0
 800b22e:	2800      	cmp	r0, #0
 800b230:	d167      	bne.n	800b302 <__gethex+0x10e>
 800b232:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b236:	4626      	mov	r6, r4
 800b238:	f7ff ffc6 	bl	800b1c8 <__hexdig_fun>
 800b23c:	2800      	cmp	r0, #0
 800b23e:	d062      	beq.n	800b306 <__gethex+0x112>
 800b240:	4623      	mov	r3, r4
 800b242:	7818      	ldrb	r0, [r3, #0]
 800b244:	2830      	cmp	r0, #48	@ 0x30
 800b246:	4699      	mov	r9, r3
 800b248:	f103 0301 	add.w	r3, r3, #1
 800b24c:	d0f9      	beq.n	800b242 <__gethex+0x4e>
 800b24e:	f7ff ffbb 	bl	800b1c8 <__hexdig_fun>
 800b252:	fab0 f580 	clz	r5, r0
 800b256:	096d      	lsrs	r5, r5, #5
 800b258:	f04f 0b01 	mov.w	fp, #1
 800b25c:	464a      	mov	r2, r9
 800b25e:	4616      	mov	r6, r2
 800b260:	3201      	adds	r2, #1
 800b262:	7830      	ldrb	r0, [r6, #0]
 800b264:	f7ff ffb0 	bl	800b1c8 <__hexdig_fun>
 800b268:	2800      	cmp	r0, #0
 800b26a:	d1f8      	bne.n	800b25e <__gethex+0x6a>
 800b26c:	498d      	ldr	r1, [pc, #564]	@ (800b4a4 <__gethex+0x2b0>)
 800b26e:	2201      	movs	r2, #1
 800b270:	4630      	mov	r0, r6
 800b272:	f7ff feca 	bl	800b00a <strncmp>
 800b276:	2800      	cmp	r0, #0
 800b278:	d13f      	bne.n	800b2fa <__gethex+0x106>
 800b27a:	b944      	cbnz	r4, 800b28e <__gethex+0x9a>
 800b27c:	1c74      	adds	r4, r6, #1
 800b27e:	4622      	mov	r2, r4
 800b280:	4616      	mov	r6, r2
 800b282:	3201      	adds	r2, #1
 800b284:	7830      	ldrb	r0, [r6, #0]
 800b286:	f7ff ff9f 	bl	800b1c8 <__hexdig_fun>
 800b28a:	2800      	cmp	r0, #0
 800b28c:	d1f8      	bne.n	800b280 <__gethex+0x8c>
 800b28e:	1ba4      	subs	r4, r4, r6
 800b290:	00a7      	lsls	r7, r4, #2
 800b292:	7833      	ldrb	r3, [r6, #0]
 800b294:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b298:	2b50      	cmp	r3, #80	@ 0x50
 800b29a:	d13e      	bne.n	800b31a <__gethex+0x126>
 800b29c:	7873      	ldrb	r3, [r6, #1]
 800b29e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b2a0:	d033      	beq.n	800b30a <__gethex+0x116>
 800b2a2:	2b2d      	cmp	r3, #45	@ 0x2d
 800b2a4:	d034      	beq.n	800b310 <__gethex+0x11c>
 800b2a6:	1c71      	adds	r1, r6, #1
 800b2a8:	2400      	movs	r4, #0
 800b2aa:	7808      	ldrb	r0, [r1, #0]
 800b2ac:	f7ff ff8c 	bl	800b1c8 <__hexdig_fun>
 800b2b0:	1e43      	subs	r3, r0, #1
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	2b18      	cmp	r3, #24
 800b2b6:	d830      	bhi.n	800b31a <__gethex+0x126>
 800b2b8:	f1a0 0210 	sub.w	r2, r0, #16
 800b2bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b2c0:	f7ff ff82 	bl	800b1c8 <__hexdig_fun>
 800b2c4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800b2c8:	fa5f fc8c 	uxtb.w	ip, ip
 800b2cc:	f1bc 0f18 	cmp.w	ip, #24
 800b2d0:	f04f 030a 	mov.w	r3, #10
 800b2d4:	d91e      	bls.n	800b314 <__gethex+0x120>
 800b2d6:	b104      	cbz	r4, 800b2da <__gethex+0xe6>
 800b2d8:	4252      	negs	r2, r2
 800b2da:	4417      	add	r7, r2
 800b2dc:	f8ca 1000 	str.w	r1, [sl]
 800b2e0:	b1ed      	cbz	r5, 800b31e <__gethex+0x12a>
 800b2e2:	f1bb 0f00 	cmp.w	fp, #0
 800b2e6:	bf0c      	ite	eq
 800b2e8:	2506      	moveq	r5, #6
 800b2ea:	2500      	movne	r5, #0
 800b2ec:	4628      	mov	r0, r5
 800b2ee:	b005      	add	sp, #20
 800b2f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2f4:	2500      	movs	r5, #0
 800b2f6:	462c      	mov	r4, r5
 800b2f8:	e7b0      	b.n	800b25c <__gethex+0x68>
 800b2fa:	2c00      	cmp	r4, #0
 800b2fc:	d1c7      	bne.n	800b28e <__gethex+0x9a>
 800b2fe:	4627      	mov	r7, r4
 800b300:	e7c7      	b.n	800b292 <__gethex+0x9e>
 800b302:	464e      	mov	r6, r9
 800b304:	462f      	mov	r7, r5
 800b306:	2501      	movs	r5, #1
 800b308:	e7c3      	b.n	800b292 <__gethex+0x9e>
 800b30a:	2400      	movs	r4, #0
 800b30c:	1cb1      	adds	r1, r6, #2
 800b30e:	e7cc      	b.n	800b2aa <__gethex+0xb6>
 800b310:	2401      	movs	r4, #1
 800b312:	e7fb      	b.n	800b30c <__gethex+0x118>
 800b314:	fb03 0002 	mla	r0, r3, r2, r0
 800b318:	e7ce      	b.n	800b2b8 <__gethex+0xc4>
 800b31a:	4631      	mov	r1, r6
 800b31c:	e7de      	b.n	800b2dc <__gethex+0xe8>
 800b31e:	eba6 0309 	sub.w	r3, r6, r9
 800b322:	3b01      	subs	r3, #1
 800b324:	4629      	mov	r1, r5
 800b326:	2b07      	cmp	r3, #7
 800b328:	dc0a      	bgt.n	800b340 <__gethex+0x14c>
 800b32a:	9801      	ldr	r0, [sp, #4]
 800b32c:	f7fd fbe8 	bl	8008b00 <_Balloc>
 800b330:	4604      	mov	r4, r0
 800b332:	b940      	cbnz	r0, 800b346 <__gethex+0x152>
 800b334:	4b5c      	ldr	r3, [pc, #368]	@ (800b4a8 <__gethex+0x2b4>)
 800b336:	4602      	mov	r2, r0
 800b338:	21e4      	movs	r1, #228	@ 0xe4
 800b33a:	485c      	ldr	r0, [pc, #368]	@ (800b4ac <__gethex+0x2b8>)
 800b33c:	f7ff fec0 	bl	800b0c0 <__assert_func>
 800b340:	3101      	adds	r1, #1
 800b342:	105b      	asrs	r3, r3, #1
 800b344:	e7ef      	b.n	800b326 <__gethex+0x132>
 800b346:	f100 0a14 	add.w	sl, r0, #20
 800b34a:	2300      	movs	r3, #0
 800b34c:	4655      	mov	r5, sl
 800b34e:	469b      	mov	fp, r3
 800b350:	45b1      	cmp	r9, r6
 800b352:	d337      	bcc.n	800b3c4 <__gethex+0x1d0>
 800b354:	f845 bb04 	str.w	fp, [r5], #4
 800b358:	eba5 050a 	sub.w	r5, r5, sl
 800b35c:	10ad      	asrs	r5, r5, #2
 800b35e:	6125      	str	r5, [r4, #16]
 800b360:	4658      	mov	r0, fp
 800b362:	f7fd fcbf 	bl	8008ce4 <__hi0bits>
 800b366:	016d      	lsls	r5, r5, #5
 800b368:	f8d8 6000 	ldr.w	r6, [r8]
 800b36c:	1a2d      	subs	r5, r5, r0
 800b36e:	42b5      	cmp	r5, r6
 800b370:	dd54      	ble.n	800b41c <__gethex+0x228>
 800b372:	1bad      	subs	r5, r5, r6
 800b374:	4629      	mov	r1, r5
 800b376:	4620      	mov	r0, r4
 800b378:	f7fe f853 	bl	8009422 <__any_on>
 800b37c:	4681      	mov	r9, r0
 800b37e:	b178      	cbz	r0, 800b3a0 <__gethex+0x1ac>
 800b380:	1e6b      	subs	r3, r5, #1
 800b382:	1159      	asrs	r1, r3, #5
 800b384:	f003 021f 	and.w	r2, r3, #31
 800b388:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b38c:	f04f 0901 	mov.w	r9, #1
 800b390:	fa09 f202 	lsl.w	r2, r9, r2
 800b394:	420a      	tst	r2, r1
 800b396:	d003      	beq.n	800b3a0 <__gethex+0x1ac>
 800b398:	454b      	cmp	r3, r9
 800b39a:	dc36      	bgt.n	800b40a <__gethex+0x216>
 800b39c:	f04f 0902 	mov.w	r9, #2
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	4620      	mov	r0, r4
 800b3a4:	f7ff febe 	bl	800b124 <rshift>
 800b3a8:	442f      	add	r7, r5
 800b3aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b3ae:	42bb      	cmp	r3, r7
 800b3b0:	da42      	bge.n	800b438 <__gethex+0x244>
 800b3b2:	9801      	ldr	r0, [sp, #4]
 800b3b4:	4621      	mov	r1, r4
 800b3b6:	f7fd fbe3 	bl	8008b80 <_Bfree>
 800b3ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3bc:	2300      	movs	r3, #0
 800b3be:	6013      	str	r3, [r2, #0]
 800b3c0:	25a3      	movs	r5, #163	@ 0xa3
 800b3c2:	e793      	b.n	800b2ec <__gethex+0xf8>
 800b3c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b3c8:	2a2e      	cmp	r2, #46	@ 0x2e
 800b3ca:	d012      	beq.n	800b3f2 <__gethex+0x1fe>
 800b3cc:	2b20      	cmp	r3, #32
 800b3ce:	d104      	bne.n	800b3da <__gethex+0x1e6>
 800b3d0:	f845 bb04 	str.w	fp, [r5], #4
 800b3d4:	f04f 0b00 	mov.w	fp, #0
 800b3d8:	465b      	mov	r3, fp
 800b3da:	7830      	ldrb	r0, [r6, #0]
 800b3dc:	9303      	str	r3, [sp, #12]
 800b3de:	f7ff fef3 	bl	800b1c8 <__hexdig_fun>
 800b3e2:	9b03      	ldr	r3, [sp, #12]
 800b3e4:	f000 000f 	and.w	r0, r0, #15
 800b3e8:	4098      	lsls	r0, r3
 800b3ea:	ea4b 0b00 	orr.w	fp, fp, r0
 800b3ee:	3304      	adds	r3, #4
 800b3f0:	e7ae      	b.n	800b350 <__gethex+0x15c>
 800b3f2:	45b1      	cmp	r9, r6
 800b3f4:	d8ea      	bhi.n	800b3cc <__gethex+0x1d8>
 800b3f6:	492b      	ldr	r1, [pc, #172]	@ (800b4a4 <__gethex+0x2b0>)
 800b3f8:	9303      	str	r3, [sp, #12]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	f7ff fe04 	bl	800b00a <strncmp>
 800b402:	9b03      	ldr	r3, [sp, #12]
 800b404:	2800      	cmp	r0, #0
 800b406:	d1e1      	bne.n	800b3cc <__gethex+0x1d8>
 800b408:	e7a2      	b.n	800b350 <__gethex+0x15c>
 800b40a:	1ea9      	subs	r1, r5, #2
 800b40c:	4620      	mov	r0, r4
 800b40e:	f7fe f808 	bl	8009422 <__any_on>
 800b412:	2800      	cmp	r0, #0
 800b414:	d0c2      	beq.n	800b39c <__gethex+0x1a8>
 800b416:	f04f 0903 	mov.w	r9, #3
 800b41a:	e7c1      	b.n	800b3a0 <__gethex+0x1ac>
 800b41c:	da09      	bge.n	800b432 <__gethex+0x23e>
 800b41e:	1b75      	subs	r5, r6, r5
 800b420:	4621      	mov	r1, r4
 800b422:	9801      	ldr	r0, [sp, #4]
 800b424:	462a      	mov	r2, r5
 800b426:	f7fd fdc3 	bl	8008fb0 <__lshift>
 800b42a:	1b7f      	subs	r7, r7, r5
 800b42c:	4604      	mov	r4, r0
 800b42e:	f100 0a14 	add.w	sl, r0, #20
 800b432:	f04f 0900 	mov.w	r9, #0
 800b436:	e7b8      	b.n	800b3aa <__gethex+0x1b6>
 800b438:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b43c:	42bd      	cmp	r5, r7
 800b43e:	dd6f      	ble.n	800b520 <__gethex+0x32c>
 800b440:	1bed      	subs	r5, r5, r7
 800b442:	42ae      	cmp	r6, r5
 800b444:	dc34      	bgt.n	800b4b0 <__gethex+0x2bc>
 800b446:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b44a:	2b02      	cmp	r3, #2
 800b44c:	d022      	beq.n	800b494 <__gethex+0x2a0>
 800b44e:	2b03      	cmp	r3, #3
 800b450:	d024      	beq.n	800b49c <__gethex+0x2a8>
 800b452:	2b01      	cmp	r3, #1
 800b454:	d115      	bne.n	800b482 <__gethex+0x28e>
 800b456:	42ae      	cmp	r6, r5
 800b458:	d113      	bne.n	800b482 <__gethex+0x28e>
 800b45a:	2e01      	cmp	r6, #1
 800b45c:	d10b      	bne.n	800b476 <__gethex+0x282>
 800b45e:	9a02      	ldr	r2, [sp, #8]
 800b460:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	2301      	movs	r3, #1
 800b468:	6123      	str	r3, [r4, #16]
 800b46a:	f8ca 3000 	str.w	r3, [sl]
 800b46e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b470:	2562      	movs	r5, #98	@ 0x62
 800b472:	601c      	str	r4, [r3, #0]
 800b474:	e73a      	b.n	800b2ec <__gethex+0xf8>
 800b476:	1e71      	subs	r1, r6, #1
 800b478:	4620      	mov	r0, r4
 800b47a:	f7fd ffd2 	bl	8009422 <__any_on>
 800b47e:	2800      	cmp	r0, #0
 800b480:	d1ed      	bne.n	800b45e <__gethex+0x26a>
 800b482:	9801      	ldr	r0, [sp, #4]
 800b484:	4621      	mov	r1, r4
 800b486:	f7fd fb7b 	bl	8008b80 <_Bfree>
 800b48a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b48c:	2300      	movs	r3, #0
 800b48e:	6013      	str	r3, [r2, #0]
 800b490:	2550      	movs	r5, #80	@ 0x50
 800b492:	e72b      	b.n	800b2ec <__gethex+0xf8>
 800b494:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b496:	2b00      	cmp	r3, #0
 800b498:	d1f3      	bne.n	800b482 <__gethex+0x28e>
 800b49a:	e7e0      	b.n	800b45e <__gethex+0x26a>
 800b49c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d1dd      	bne.n	800b45e <__gethex+0x26a>
 800b4a2:	e7ee      	b.n	800b482 <__gethex+0x28e>
 800b4a4:	0800be58 	.word	0x0800be58
 800b4a8:	0800bcf0 	.word	0x0800bcf0
 800b4ac:	0800bf20 	.word	0x0800bf20
 800b4b0:	1e6f      	subs	r7, r5, #1
 800b4b2:	f1b9 0f00 	cmp.w	r9, #0
 800b4b6:	d130      	bne.n	800b51a <__gethex+0x326>
 800b4b8:	b127      	cbz	r7, 800b4c4 <__gethex+0x2d0>
 800b4ba:	4639      	mov	r1, r7
 800b4bc:	4620      	mov	r0, r4
 800b4be:	f7fd ffb0 	bl	8009422 <__any_on>
 800b4c2:	4681      	mov	r9, r0
 800b4c4:	117a      	asrs	r2, r7, #5
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b4cc:	f007 071f 	and.w	r7, r7, #31
 800b4d0:	40bb      	lsls	r3, r7
 800b4d2:	4213      	tst	r3, r2
 800b4d4:	4629      	mov	r1, r5
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	bf18      	it	ne
 800b4da:	f049 0902 	orrne.w	r9, r9, #2
 800b4de:	f7ff fe21 	bl	800b124 <rshift>
 800b4e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b4e6:	1b76      	subs	r6, r6, r5
 800b4e8:	2502      	movs	r5, #2
 800b4ea:	f1b9 0f00 	cmp.w	r9, #0
 800b4ee:	d047      	beq.n	800b580 <__gethex+0x38c>
 800b4f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4f4:	2b02      	cmp	r3, #2
 800b4f6:	d015      	beq.n	800b524 <__gethex+0x330>
 800b4f8:	2b03      	cmp	r3, #3
 800b4fa:	d017      	beq.n	800b52c <__gethex+0x338>
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d109      	bne.n	800b514 <__gethex+0x320>
 800b500:	f019 0f02 	tst.w	r9, #2
 800b504:	d006      	beq.n	800b514 <__gethex+0x320>
 800b506:	f8da 3000 	ldr.w	r3, [sl]
 800b50a:	ea49 0903 	orr.w	r9, r9, r3
 800b50e:	f019 0f01 	tst.w	r9, #1
 800b512:	d10e      	bne.n	800b532 <__gethex+0x33e>
 800b514:	f045 0510 	orr.w	r5, r5, #16
 800b518:	e032      	b.n	800b580 <__gethex+0x38c>
 800b51a:	f04f 0901 	mov.w	r9, #1
 800b51e:	e7d1      	b.n	800b4c4 <__gethex+0x2d0>
 800b520:	2501      	movs	r5, #1
 800b522:	e7e2      	b.n	800b4ea <__gethex+0x2f6>
 800b524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b526:	f1c3 0301 	rsb	r3, r3, #1
 800b52a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b52c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d0f0      	beq.n	800b514 <__gethex+0x320>
 800b532:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b536:	f104 0314 	add.w	r3, r4, #20
 800b53a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b53e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b542:	f04f 0c00 	mov.w	ip, #0
 800b546:	4618      	mov	r0, r3
 800b548:	f853 2b04 	ldr.w	r2, [r3], #4
 800b54c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800b550:	d01b      	beq.n	800b58a <__gethex+0x396>
 800b552:	3201      	adds	r2, #1
 800b554:	6002      	str	r2, [r0, #0]
 800b556:	2d02      	cmp	r5, #2
 800b558:	f104 0314 	add.w	r3, r4, #20
 800b55c:	d13c      	bne.n	800b5d8 <__gethex+0x3e4>
 800b55e:	f8d8 2000 	ldr.w	r2, [r8]
 800b562:	3a01      	subs	r2, #1
 800b564:	42b2      	cmp	r2, r6
 800b566:	d109      	bne.n	800b57c <__gethex+0x388>
 800b568:	1171      	asrs	r1, r6, #5
 800b56a:	2201      	movs	r2, #1
 800b56c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b570:	f006 061f 	and.w	r6, r6, #31
 800b574:	fa02 f606 	lsl.w	r6, r2, r6
 800b578:	421e      	tst	r6, r3
 800b57a:	d13a      	bne.n	800b5f2 <__gethex+0x3fe>
 800b57c:	f045 0520 	orr.w	r5, r5, #32
 800b580:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b582:	601c      	str	r4, [r3, #0]
 800b584:	9b02      	ldr	r3, [sp, #8]
 800b586:	601f      	str	r7, [r3, #0]
 800b588:	e6b0      	b.n	800b2ec <__gethex+0xf8>
 800b58a:	4299      	cmp	r1, r3
 800b58c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b590:	d8d9      	bhi.n	800b546 <__gethex+0x352>
 800b592:	68a3      	ldr	r3, [r4, #8]
 800b594:	459b      	cmp	fp, r3
 800b596:	db17      	blt.n	800b5c8 <__gethex+0x3d4>
 800b598:	6861      	ldr	r1, [r4, #4]
 800b59a:	9801      	ldr	r0, [sp, #4]
 800b59c:	3101      	adds	r1, #1
 800b59e:	f7fd faaf 	bl	8008b00 <_Balloc>
 800b5a2:	4681      	mov	r9, r0
 800b5a4:	b918      	cbnz	r0, 800b5ae <__gethex+0x3ba>
 800b5a6:	4b1a      	ldr	r3, [pc, #104]	@ (800b610 <__gethex+0x41c>)
 800b5a8:	4602      	mov	r2, r0
 800b5aa:	2184      	movs	r1, #132	@ 0x84
 800b5ac:	e6c5      	b.n	800b33a <__gethex+0x146>
 800b5ae:	6922      	ldr	r2, [r4, #16]
 800b5b0:	3202      	adds	r2, #2
 800b5b2:	f104 010c 	add.w	r1, r4, #12
 800b5b6:	0092      	lsls	r2, r2, #2
 800b5b8:	300c      	adds	r0, #12
 800b5ba:	f7ff fd6b 	bl	800b094 <memcpy>
 800b5be:	4621      	mov	r1, r4
 800b5c0:	9801      	ldr	r0, [sp, #4]
 800b5c2:	f7fd fadd 	bl	8008b80 <_Bfree>
 800b5c6:	464c      	mov	r4, r9
 800b5c8:	6923      	ldr	r3, [r4, #16]
 800b5ca:	1c5a      	adds	r2, r3, #1
 800b5cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b5d0:	6122      	str	r2, [r4, #16]
 800b5d2:	2201      	movs	r2, #1
 800b5d4:	615a      	str	r2, [r3, #20]
 800b5d6:	e7be      	b.n	800b556 <__gethex+0x362>
 800b5d8:	6922      	ldr	r2, [r4, #16]
 800b5da:	455a      	cmp	r2, fp
 800b5dc:	dd0b      	ble.n	800b5f6 <__gethex+0x402>
 800b5de:	2101      	movs	r1, #1
 800b5e0:	4620      	mov	r0, r4
 800b5e2:	f7ff fd9f 	bl	800b124 <rshift>
 800b5e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b5ea:	3701      	adds	r7, #1
 800b5ec:	42bb      	cmp	r3, r7
 800b5ee:	f6ff aee0 	blt.w	800b3b2 <__gethex+0x1be>
 800b5f2:	2501      	movs	r5, #1
 800b5f4:	e7c2      	b.n	800b57c <__gethex+0x388>
 800b5f6:	f016 061f 	ands.w	r6, r6, #31
 800b5fa:	d0fa      	beq.n	800b5f2 <__gethex+0x3fe>
 800b5fc:	4453      	add	r3, sl
 800b5fe:	f1c6 0620 	rsb	r6, r6, #32
 800b602:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b606:	f7fd fb6d 	bl	8008ce4 <__hi0bits>
 800b60a:	42b0      	cmp	r0, r6
 800b60c:	dbe7      	blt.n	800b5de <__gethex+0x3ea>
 800b60e:	e7f0      	b.n	800b5f2 <__gethex+0x3fe>
 800b610:	0800bcf0 	.word	0x0800bcf0

0800b614 <L_shift>:
 800b614:	f1c2 0208 	rsb	r2, r2, #8
 800b618:	0092      	lsls	r2, r2, #2
 800b61a:	b570      	push	{r4, r5, r6, lr}
 800b61c:	f1c2 0620 	rsb	r6, r2, #32
 800b620:	6843      	ldr	r3, [r0, #4]
 800b622:	6804      	ldr	r4, [r0, #0]
 800b624:	fa03 f506 	lsl.w	r5, r3, r6
 800b628:	432c      	orrs	r4, r5
 800b62a:	40d3      	lsrs	r3, r2
 800b62c:	6004      	str	r4, [r0, #0]
 800b62e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b632:	4288      	cmp	r0, r1
 800b634:	d3f4      	bcc.n	800b620 <L_shift+0xc>
 800b636:	bd70      	pop	{r4, r5, r6, pc}

0800b638 <__match>:
 800b638:	b530      	push	{r4, r5, lr}
 800b63a:	6803      	ldr	r3, [r0, #0]
 800b63c:	3301      	adds	r3, #1
 800b63e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b642:	b914      	cbnz	r4, 800b64a <__match+0x12>
 800b644:	6003      	str	r3, [r0, #0]
 800b646:	2001      	movs	r0, #1
 800b648:	bd30      	pop	{r4, r5, pc}
 800b64a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b64e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b652:	2d19      	cmp	r5, #25
 800b654:	bf98      	it	ls
 800b656:	3220      	addls	r2, #32
 800b658:	42a2      	cmp	r2, r4
 800b65a:	d0f0      	beq.n	800b63e <__match+0x6>
 800b65c:	2000      	movs	r0, #0
 800b65e:	e7f3      	b.n	800b648 <__match+0x10>

0800b660 <__hexnan>:
 800b660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b664:	680b      	ldr	r3, [r1, #0]
 800b666:	6801      	ldr	r1, [r0, #0]
 800b668:	115e      	asrs	r6, r3, #5
 800b66a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b66e:	f013 031f 	ands.w	r3, r3, #31
 800b672:	b087      	sub	sp, #28
 800b674:	bf18      	it	ne
 800b676:	3604      	addne	r6, #4
 800b678:	2500      	movs	r5, #0
 800b67a:	1f37      	subs	r7, r6, #4
 800b67c:	4682      	mov	sl, r0
 800b67e:	4690      	mov	r8, r2
 800b680:	9301      	str	r3, [sp, #4]
 800b682:	f846 5c04 	str.w	r5, [r6, #-4]
 800b686:	46b9      	mov	r9, r7
 800b688:	463c      	mov	r4, r7
 800b68a:	9502      	str	r5, [sp, #8]
 800b68c:	46ab      	mov	fp, r5
 800b68e:	784a      	ldrb	r2, [r1, #1]
 800b690:	1c4b      	adds	r3, r1, #1
 800b692:	9303      	str	r3, [sp, #12]
 800b694:	b342      	cbz	r2, 800b6e8 <__hexnan+0x88>
 800b696:	4610      	mov	r0, r2
 800b698:	9105      	str	r1, [sp, #20]
 800b69a:	9204      	str	r2, [sp, #16]
 800b69c:	f7ff fd94 	bl	800b1c8 <__hexdig_fun>
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	d151      	bne.n	800b748 <__hexnan+0xe8>
 800b6a4:	9a04      	ldr	r2, [sp, #16]
 800b6a6:	9905      	ldr	r1, [sp, #20]
 800b6a8:	2a20      	cmp	r2, #32
 800b6aa:	d818      	bhi.n	800b6de <__hexnan+0x7e>
 800b6ac:	9b02      	ldr	r3, [sp, #8]
 800b6ae:	459b      	cmp	fp, r3
 800b6b0:	dd13      	ble.n	800b6da <__hexnan+0x7a>
 800b6b2:	454c      	cmp	r4, r9
 800b6b4:	d206      	bcs.n	800b6c4 <__hexnan+0x64>
 800b6b6:	2d07      	cmp	r5, #7
 800b6b8:	dc04      	bgt.n	800b6c4 <__hexnan+0x64>
 800b6ba:	462a      	mov	r2, r5
 800b6bc:	4649      	mov	r1, r9
 800b6be:	4620      	mov	r0, r4
 800b6c0:	f7ff ffa8 	bl	800b614 <L_shift>
 800b6c4:	4544      	cmp	r4, r8
 800b6c6:	d952      	bls.n	800b76e <__hexnan+0x10e>
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	f1a4 0904 	sub.w	r9, r4, #4
 800b6ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800b6d2:	f8cd b008 	str.w	fp, [sp, #8]
 800b6d6:	464c      	mov	r4, r9
 800b6d8:	461d      	mov	r5, r3
 800b6da:	9903      	ldr	r1, [sp, #12]
 800b6dc:	e7d7      	b.n	800b68e <__hexnan+0x2e>
 800b6de:	2a29      	cmp	r2, #41	@ 0x29
 800b6e0:	d157      	bne.n	800b792 <__hexnan+0x132>
 800b6e2:	3102      	adds	r1, #2
 800b6e4:	f8ca 1000 	str.w	r1, [sl]
 800b6e8:	f1bb 0f00 	cmp.w	fp, #0
 800b6ec:	d051      	beq.n	800b792 <__hexnan+0x132>
 800b6ee:	454c      	cmp	r4, r9
 800b6f0:	d206      	bcs.n	800b700 <__hexnan+0xa0>
 800b6f2:	2d07      	cmp	r5, #7
 800b6f4:	dc04      	bgt.n	800b700 <__hexnan+0xa0>
 800b6f6:	462a      	mov	r2, r5
 800b6f8:	4649      	mov	r1, r9
 800b6fa:	4620      	mov	r0, r4
 800b6fc:	f7ff ff8a 	bl	800b614 <L_shift>
 800b700:	4544      	cmp	r4, r8
 800b702:	d936      	bls.n	800b772 <__hexnan+0x112>
 800b704:	f1a8 0204 	sub.w	r2, r8, #4
 800b708:	4623      	mov	r3, r4
 800b70a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b70e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b712:	429f      	cmp	r7, r3
 800b714:	d2f9      	bcs.n	800b70a <__hexnan+0xaa>
 800b716:	1b3b      	subs	r3, r7, r4
 800b718:	f023 0303 	bic.w	r3, r3, #3
 800b71c:	3304      	adds	r3, #4
 800b71e:	3401      	adds	r4, #1
 800b720:	3e03      	subs	r6, #3
 800b722:	42b4      	cmp	r4, r6
 800b724:	bf88      	it	hi
 800b726:	2304      	movhi	r3, #4
 800b728:	4443      	add	r3, r8
 800b72a:	2200      	movs	r2, #0
 800b72c:	f843 2b04 	str.w	r2, [r3], #4
 800b730:	429f      	cmp	r7, r3
 800b732:	d2fb      	bcs.n	800b72c <__hexnan+0xcc>
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	b91b      	cbnz	r3, 800b740 <__hexnan+0xe0>
 800b738:	4547      	cmp	r7, r8
 800b73a:	d128      	bne.n	800b78e <__hexnan+0x12e>
 800b73c:	2301      	movs	r3, #1
 800b73e:	603b      	str	r3, [r7, #0]
 800b740:	2005      	movs	r0, #5
 800b742:	b007      	add	sp, #28
 800b744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b748:	3501      	adds	r5, #1
 800b74a:	2d08      	cmp	r5, #8
 800b74c:	f10b 0b01 	add.w	fp, fp, #1
 800b750:	dd06      	ble.n	800b760 <__hexnan+0x100>
 800b752:	4544      	cmp	r4, r8
 800b754:	d9c1      	bls.n	800b6da <__hexnan+0x7a>
 800b756:	2300      	movs	r3, #0
 800b758:	f844 3c04 	str.w	r3, [r4, #-4]
 800b75c:	2501      	movs	r5, #1
 800b75e:	3c04      	subs	r4, #4
 800b760:	6822      	ldr	r2, [r4, #0]
 800b762:	f000 000f 	and.w	r0, r0, #15
 800b766:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b76a:	6020      	str	r0, [r4, #0]
 800b76c:	e7b5      	b.n	800b6da <__hexnan+0x7a>
 800b76e:	2508      	movs	r5, #8
 800b770:	e7b3      	b.n	800b6da <__hexnan+0x7a>
 800b772:	9b01      	ldr	r3, [sp, #4]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d0dd      	beq.n	800b734 <__hexnan+0xd4>
 800b778:	f1c3 0320 	rsb	r3, r3, #32
 800b77c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b780:	40da      	lsrs	r2, r3
 800b782:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b786:	4013      	ands	r3, r2
 800b788:	f846 3c04 	str.w	r3, [r6, #-4]
 800b78c:	e7d2      	b.n	800b734 <__hexnan+0xd4>
 800b78e:	3f04      	subs	r7, #4
 800b790:	e7d0      	b.n	800b734 <__hexnan+0xd4>
 800b792:	2004      	movs	r0, #4
 800b794:	e7d5      	b.n	800b742 <__hexnan+0xe2>

0800b796 <__ascii_mbtowc>:
 800b796:	b082      	sub	sp, #8
 800b798:	b901      	cbnz	r1, 800b79c <__ascii_mbtowc+0x6>
 800b79a:	a901      	add	r1, sp, #4
 800b79c:	b142      	cbz	r2, 800b7b0 <__ascii_mbtowc+0x1a>
 800b79e:	b14b      	cbz	r3, 800b7b4 <__ascii_mbtowc+0x1e>
 800b7a0:	7813      	ldrb	r3, [r2, #0]
 800b7a2:	600b      	str	r3, [r1, #0]
 800b7a4:	7812      	ldrb	r2, [r2, #0]
 800b7a6:	1e10      	subs	r0, r2, #0
 800b7a8:	bf18      	it	ne
 800b7aa:	2001      	movne	r0, #1
 800b7ac:	b002      	add	sp, #8
 800b7ae:	4770      	bx	lr
 800b7b0:	4610      	mov	r0, r2
 800b7b2:	e7fb      	b.n	800b7ac <__ascii_mbtowc+0x16>
 800b7b4:	f06f 0001 	mvn.w	r0, #1
 800b7b8:	e7f8      	b.n	800b7ac <__ascii_mbtowc+0x16>

0800b7ba <_realloc_r>:
 800b7ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7be:	4680      	mov	r8, r0
 800b7c0:	4615      	mov	r5, r2
 800b7c2:	460c      	mov	r4, r1
 800b7c4:	b921      	cbnz	r1, 800b7d0 <_realloc_r+0x16>
 800b7c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7ca:	4611      	mov	r1, r2
 800b7cc:	f7fd b90c 	b.w	80089e8 <_malloc_r>
 800b7d0:	b92a      	cbnz	r2, 800b7de <_realloc_r+0x24>
 800b7d2:	f7fd f895 	bl	8008900 <_free_r>
 800b7d6:	2400      	movs	r4, #0
 800b7d8:	4620      	mov	r0, r4
 800b7da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7de:	f000 f840 	bl	800b862 <_malloc_usable_size_r>
 800b7e2:	4285      	cmp	r5, r0
 800b7e4:	4606      	mov	r6, r0
 800b7e6:	d802      	bhi.n	800b7ee <_realloc_r+0x34>
 800b7e8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b7ec:	d8f4      	bhi.n	800b7d8 <_realloc_r+0x1e>
 800b7ee:	4629      	mov	r1, r5
 800b7f0:	4640      	mov	r0, r8
 800b7f2:	f7fd f8f9 	bl	80089e8 <_malloc_r>
 800b7f6:	4607      	mov	r7, r0
 800b7f8:	2800      	cmp	r0, #0
 800b7fa:	d0ec      	beq.n	800b7d6 <_realloc_r+0x1c>
 800b7fc:	42b5      	cmp	r5, r6
 800b7fe:	462a      	mov	r2, r5
 800b800:	4621      	mov	r1, r4
 800b802:	bf28      	it	cs
 800b804:	4632      	movcs	r2, r6
 800b806:	f7ff fc45 	bl	800b094 <memcpy>
 800b80a:	4621      	mov	r1, r4
 800b80c:	4640      	mov	r0, r8
 800b80e:	f7fd f877 	bl	8008900 <_free_r>
 800b812:	463c      	mov	r4, r7
 800b814:	e7e0      	b.n	800b7d8 <_realloc_r+0x1e>

0800b816 <__ascii_wctomb>:
 800b816:	4603      	mov	r3, r0
 800b818:	4608      	mov	r0, r1
 800b81a:	b141      	cbz	r1, 800b82e <__ascii_wctomb+0x18>
 800b81c:	2aff      	cmp	r2, #255	@ 0xff
 800b81e:	d904      	bls.n	800b82a <__ascii_wctomb+0x14>
 800b820:	228a      	movs	r2, #138	@ 0x8a
 800b822:	601a      	str	r2, [r3, #0]
 800b824:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b828:	4770      	bx	lr
 800b82a:	700a      	strb	r2, [r1, #0]
 800b82c:	2001      	movs	r0, #1
 800b82e:	4770      	bx	lr

0800b830 <fiprintf>:
 800b830:	b40e      	push	{r1, r2, r3}
 800b832:	b503      	push	{r0, r1, lr}
 800b834:	4601      	mov	r1, r0
 800b836:	ab03      	add	r3, sp, #12
 800b838:	4805      	ldr	r0, [pc, #20]	@ (800b850 <fiprintf+0x20>)
 800b83a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b83e:	6800      	ldr	r0, [r0, #0]
 800b840:	9301      	str	r3, [sp, #4]
 800b842:	f7fe ffe1 	bl	800a808 <_vfiprintf_r>
 800b846:	b002      	add	sp, #8
 800b848:	f85d eb04 	ldr.w	lr, [sp], #4
 800b84c:	b003      	add	sp, #12
 800b84e:	4770      	bx	lr
 800b850:	20000018 	.word	0x20000018

0800b854 <abort>:
 800b854:	b508      	push	{r3, lr}
 800b856:	2006      	movs	r0, #6
 800b858:	f000 f834 	bl	800b8c4 <raise>
 800b85c:	2001      	movs	r0, #1
 800b85e:	f7f6 fed7 	bl	8002610 <_exit>

0800b862 <_malloc_usable_size_r>:
 800b862:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b866:	1f18      	subs	r0, r3, #4
 800b868:	2b00      	cmp	r3, #0
 800b86a:	bfbc      	itt	lt
 800b86c:	580b      	ldrlt	r3, [r1, r0]
 800b86e:	18c0      	addlt	r0, r0, r3
 800b870:	4770      	bx	lr

0800b872 <_raise_r>:
 800b872:	291f      	cmp	r1, #31
 800b874:	b538      	push	{r3, r4, r5, lr}
 800b876:	4605      	mov	r5, r0
 800b878:	460c      	mov	r4, r1
 800b87a:	d904      	bls.n	800b886 <_raise_r+0x14>
 800b87c:	2316      	movs	r3, #22
 800b87e:	6003      	str	r3, [r0, #0]
 800b880:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b884:	bd38      	pop	{r3, r4, r5, pc}
 800b886:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b888:	b112      	cbz	r2, 800b890 <_raise_r+0x1e>
 800b88a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b88e:	b94b      	cbnz	r3, 800b8a4 <_raise_r+0x32>
 800b890:	4628      	mov	r0, r5
 800b892:	f000 f831 	bl	800b8f8 <_getpid_r>
 800b896:	4622      	mov	r2, r4
 800b898:	4601      	mov	r1, r0
 800b89a:	4628      	mov	r0, r5
 800b89c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8a0:	f000 b818 	b.w	800b8d4 <_kill_r>
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d00a      	beq.n	800b8be <_raise_r+0x4c>
 800b8a8:	1c59      	adds	r1, r3, #1
 800b8aa:	d103      	bne.n	800b8b4 <_raise_r+0x42>
 800b8ac:	2316      	movs	r3, #22
 800b8ae:	6003      	str	r3, [r0, #0]
 800b8b0:	2001      	movs	r0, #1
 800b8b2:	e7e7      	b.n	800b884 <_raise_r+0x12>
 800b8b4:	2100      	movs	r1, #0
 800b8b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	4798      	blx	r3
 800b8be:	2000      	movs	r0, #0
 800b8c0:	e7e0      	b.n	800b884 <_raise_r+0x12>
	...

0800b8c4 <raise>:
 800b8c4:	4b02      	ldr	r3, [pc, #8]	@ (800b8d0 <raise+0xc>)
 800b8c6:	4601      	mov	r1, r0
 800b8c8:	6818      	ldr	r0, [r3, #0]
 800b8ca:	f7ff bfd2 	b.w	800b872 <_raise_r>
 800b8ce:	bf00      	nop
 800b8d0:	20000018 	.word	0x20000018

0800b8d4 <_kill_r>:
 800b8d4:	b538      	push	{r3, r4, r5, lr}
 800b8d6:	4d07      	ldr	r5, [pc, #28]	@ (800b8f4 <_kill_r+0x20>)
 800b8d8:	2300      	movs	r3, #0
 800b8da:	4604      	mov	r4, r0
 800b8dc:	4608      	mov	r0, r1
 800b8de:	4611      	mov	r1, r2
 800b8e0:	602b      	str	r3, [r5, #0]
 800b8e2:	f7f6 fe85 	bl	80025f0 <_kill>
 800b8e6:	1c43      	adds	r3, r0, #1
 800b8e8:	d102      	bne.n	800b8f0 <_kill_r+0x1c>
 800b8ea:	682b      	ldr	r3, [r5, #0]
 800b8ec:	b103      	cbz	r3, 800b8f0 <_kill_r+0x1c>
 800b8ee:	6023      	str	r3, [r4, #0]
 800b8f0:	bd38      	pop	{r3, r4, r5, pc}
 800b8f2:	bf00      	nop
 800b8f4:	20005448 	.word	0x20005448

0800b8f8 <_getpid_r>:
 800b8f8:	f7f6 be72 	b.w	80025e0 <_getpid>

0800b8fc <_init>:
 800b8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8fe:	bf00      	nop
 800b900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b902:	bc08      	pop	{r3}
 800b904:	469e      	mov	lr, r3
 800b906:	4770      	bx	lr

0800b908 <_fini>:
 800b908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b90a:	bf00      	nop
 800b90c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b90e:	bc08      	pop	{r3}
 800b910:	469e      	mov	lr, r3
 800b912:	4770      	bx	lr
