{"vcs1":{"timestamp_begin":1684315964.210552253, "rt":1.36, "ut":0.39, "st":0.22}}
{"vcselab":{"timestamp_begin":1684315965.659119138, "rt":1.24, "ut":0.46, "st":0.18}}
{"link":{"timestamp_begin":1684315966.972834013, "rt":0.46, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315963.567875009}
{"VCS_COMP_START_TIME": 1684315963.567875009}
{"VCS_COMP_END_TIME": 1684315969.239751432}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330632}}
{"stitch_vcselab": {"peak_mem": 211880}}
