# Stopwatch.vhd schema

![schema](stopwatchschema.png)

# top.vhdl schema

![topSchema](schema.png)

# testbench

**! please note**: that timing in simulation is dilated due to limited simulation time and memory on online simulator.

## testbench reset and enable

![reset testbench](stopwatch_testbench_with_reset.png)

## testbench counting

![testbench](stopwatch_testbench_full_view.png)
