
---------- Begin Simulation Statistics ----------
simSeconds                                   0.053680                       # Number of seconds simulated (Second)
simTicks                                  53679526000                       # Number of ticks simulated (Tick)
finalTick                                 53679526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    176.40                       # Real time elapsed on the host (Second)
hostTickRate                                304314294                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648892                       # Number of bytes of host memory used (Byte)
simInsts                                     48412115                       # Number of instructions simulated (Count)
simOps                                       86497722                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   274453                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     490363                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          141958                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.035039                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.485855                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      141202     99.47%     99.47% |         641      0.45%     99.92% |          92      0.06%     99.98% |           4      0.00%     99.99% |          14      0.01%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            141958                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28649867                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.380597                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.251437                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.803040                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20927187     73.04%     73.04% |     6918994     24.15%     97.19% |      668867      2.33%     99.53% |       90349      0.32%     99.84% |       27288      0.10%     99.94% |       11230      0.04%     99.98% |        3007      0.01%     99.99% |        1578      0.01%    100.00% |        1367      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28649867                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28957059                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.213635                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.018217                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.635397                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28910901     99.84%     99.84% |       40017      0.14%     99.98% |        4595      0.02%     99.99% |         560      0.00%    100.00% |         670      0.00%    100.00% |         265      0.00%    100.00% |          32      0.00%    100.00% |          18      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28957059                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28885824                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.011110                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007499                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.141763                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28885330    100.00%    100.00% |         474      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28885824                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        71235                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    83.337657                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    74.392455                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    44.332004                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       25083     35.21%     35.21% |       40012     56.17%     91.38% |        4594      6.45%     97.83% |         560      0.79%     98.62% |         670      0.94%     99.56% |         265      0.37%     99.93% |          32      0.04%     99.97% |          18      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        71235                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        71235                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.005924                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.178336                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       71139     99.87%     99.87% |           0      0.00%     99.87% |          30      0.04%     99.91% |           0      0.00%     99.91% |          31      0.04%     99.95% |           0      0.00%     99.95% |          21      0.03%     99.98% |           0      0.00%     99.98% |          14      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         71235                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        70723                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.064364                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.663382                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       70033     99.02%     99.02% |         589      0.83%     99.86% |          78      0.11%     99.97% |           4      0.01%     99.97% |          14      0.02%     99.99% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         70723                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9051371      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8690546      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11215143      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           71235      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        70724      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        70723      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         44181      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         5639      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        21416      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9007190      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8684907      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11193727      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        70724      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        70723      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        49819      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        21416      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         71235      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         70724      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        71235      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        70723      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        71235      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        70724      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        71235      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        70723      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        71235                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    83.337657                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    74.392455                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    44.332004                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       25083     35.21%     35.21% |       40012     56.17%     91.38% |        4594      6.45%     97.83% |         560      0.79%     98.62% |         670      0.94%     99.56% |         265      0.37%     99.93% |          32      0.04%     99.97% |          18      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        71235                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        71234                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9051371                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.421498                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.021604                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     6.822812                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9024248     99.70%     99.70% |       23007      0.25%     99.95% |        3091      0.03%     99.99% |         337      0.00%     99.99% |         478      0.01%    100.00% |         172      0.00%    100.00% |          27      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9051371                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9007190                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000622                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000114                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.101166                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9006816    100.00%    100.00% |          23      0.00%    100.00% |          60      0.00%    100.00% |          64      0.00%    100.00% |         113      0.00%    100.00% |         106      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9007190                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        44181                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    87.225617                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    77.922406                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    46.220841                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       17058     38.61%     38.61% |       23007     52.07%     90.68% |        3091      7.00%     97.68% |         337      0.76%     98.44% |         478      1.08%     99.52% |         172      0.39%     99.91% |          27      0.06%     99.98% |          10      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        44181                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748622                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.175883                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.020299                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     3.975820                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10731122     99.84%     99.84% |       15876      0.15%     99.98% |        1186      0.01%    100.00% |         191      0.00%    100.00% |         160      0.00%    100.00% |          79      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748622                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10727673                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.017147                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.011750                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.159630                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10727510    100.00%    100.00% |         154      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10727673                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20949                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    82.462600                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    75.830900                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    38.431778                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3452     16.48%     16.48% |       15873     75.77%     92.25% |        1186      5.66%     97.91% |         191      0.91%     98.82% |         160      0.76%     99.58% |          79      0.38%     99.96% |           3      0.01%     99.98% |           5      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20949                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8690545                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.036196                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002571                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.731924                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8689247     99.99%     99.99% |         959      0.01%    100.00% |         268      0.00%    100.00% |          28      0.00%    100.00% |          28      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8690545                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8684907                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000252                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000051                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.064893                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8684779    100.00%    100.00% |          11      0.00%    100.00% |           6      0.00%    100.00% |          21      0.00%    100.00% |          36      0.00%    100.00% |          53      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8684907                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         5638                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    56.405818                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    48.402887                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    39.364892                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        4340     76.98%     76.98% |         959     17.01%     93.99% |         268      4.75%     98.74% |          28      0.50%     99.24% |          28      0.50%     99.73% |          11      0.20%     99.93% |           1      0.02%     99.95% |           3      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         5638                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466521                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.355903                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215365                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.995822                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466284     99.95%     99.95% |         175      0.04%     99.99% |          50      0.01%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466521                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       466054                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.277189                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210433                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.553909                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      466040    100.00%    100.00% |           3      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       466054                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          467                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    79.910064                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    70.333084                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    49.879043                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         233     49.89%     49.89% |         173     37.04%     86.94% |          49     10.49%     97.43% |           4      0.86%     98.29% |           4      0.86%     99.14% |           3      0.64%     99.79% |           1      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          467                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        44181                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    87.225617                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    77.922406                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    46.220841                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       17058     38.61%     38.61% |       23007     52.07%     90.68% |        3091      7.00%     97.68% |         337      0.76%     98.44% |         478      1.08%     99.52% |         172      0.39%     99.91% |          27      0.06%     99.98% |          10      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        44181                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20949                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    82.462600                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    75.830900                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    38.431778                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3452     16.48%     16.48% |       15873     75.77%     92.25% |        1186      5.66%     97.91% |         191      0.91%     98.82% |         160      0.76%     99.58% |          79      0.38%     99.96% |           3      0.01%     99.98% |           5      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20949                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         5638                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    56.405818                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    48.402887                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    39.364892                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        4340     76.98%     76.98% |         959     17.01%     93.99% |         268      4.75%     98.74% |          28      0.50%     99.24% |          28      0.50%     99.73% |          11      0.20%     99.93% |           1      0.02%     99.95% |           3      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         5638                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          467                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    79.910064                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    70.333084                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    49.879043                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         233     49.89%     49.89% |         173     37.04%     86.94% |          49     10.49%     97.43% |           4      0.86%     98.29% |           4      0.86%     99.14% |           3      0.64%     99.79% |           1      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          467                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       141958                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.035039                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.485855                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       141202     99.47%     99.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          641      0.45%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           92      0.06%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            4      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19           14      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       141958                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28885824                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        71236                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28957060                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001318                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5012.496962                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.539869                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1002.484318                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005289                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999888                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001327                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.269227                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001318                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.814734                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002645                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9955.573248                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002645                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.011084                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001327                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998715                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003166                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998733                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        142472                       (Unspecified)
system.caches.network.msg_byte.Control        1139776                       (Unspecified)
system.caches.network.msg_count.Data           141448                       (Unspecified)
system.caches.network.msg_byte.Data          10184256                       (Unspecified)
system.caches.network.msg_count.Response_Data       142470                       (Unspecified)
system.caches.network.msg_byte.Response_Data     10257840                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       141446                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      1131568                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.002645                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7955.573732                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001318                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3012.867755                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001327                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.272059                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.661141                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        71236                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       569888                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        70724                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      5092128                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        71235                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      5128920                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        70723                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       565784                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001318                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4012.682377                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001327                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.270662                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.008331                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6955.573956                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.663044                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        71235                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      5128920                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        70723                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       565784                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.659238                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        71236                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       569888                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        70724                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      5092128                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.661141                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        71236                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       569888                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        70724                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      5092128                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        71235                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      5128920                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        70723                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       565784                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002645                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8955.573471                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001360                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2013.053096                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001331                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.273419                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.659238                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        71236                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       569888                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        70724                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      5092128                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.663044                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        71235                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      5128920                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        70723                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       565784                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         53679527                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        98439233                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917880                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95434490                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2095                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12859385                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15256843                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 214                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            53573204                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.781385                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.036274                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22427093     41.86%     41.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8421822     15.72%     57.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4905348      9.16%     66.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6612149     12.34%     79.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3391443      6.33%     85.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4342313      8.11%     93.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2467932      4.61%     98.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    760236      1.42%     99.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    244868      0.46%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              53573204                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   63448     11.34%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     48      0.01%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    887      0.16%     11.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     11.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   26      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 488844     87.34%     98.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6058      1.08%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               231      0.04%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              171      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1594919      1.67%      1.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55377334     58.03%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1933      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37461      0.04%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104735      2.21%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262432      0.27%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.27%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7132      0.01%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275210      0.29%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14937      0.02%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406699      0.43%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1070      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655391      0.69%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393265      0.41%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458767      0.48%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19561280     20.50%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9727802     10.19%     95.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706504      2.84%     98.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454388      1.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95434490                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.777856                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              559719                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005865                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                224368686                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               101863116                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84466315                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20635312                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10356238                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313844                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    84081014                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10318276                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149955                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2012072                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       607974                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   99357113                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      844                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     23083993                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11577269                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917874                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10337                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       592867                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3353                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72669                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           76068                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148737                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94964633                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22141867                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    469857                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33183866                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7157242                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11041999                       # Number of stores executed (Count)
system.cpu.numRate                           1.769103                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94863012                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94780159                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      68361323                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110374731                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.765667                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.619357                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            2994                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          106323                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48412115                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86497722                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.108804                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.108804                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.901873                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.901873                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  148279130                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  66151425                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154611                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8328181                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19981992                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20215662                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48650381                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       23083993                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11577269                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      8017137                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2247841                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7744449                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2889446                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146666                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4386678                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4384044                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999400                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592198                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6426                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4098                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2328                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          630                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12848647                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146460                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     51894587                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.666797                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.477378                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24563914     47.33%     47.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11256797     21.69%     69.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4371802      8.42%     77.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3776064      7.28%     84.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          756611      1.46%     86.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1032714      1.99%     88.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          493733      0.95%     89.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1126899      2.17%     91.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4516053      8.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     51894587                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48412115                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86497722                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064628                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19315810                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508045                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299466                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79287023                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585648                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587357      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49845554     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102039      2.43%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273295      0.32%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13164      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404782      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          429      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614585     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295968     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701225      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86497722                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4516053                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  6793680                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              31588089                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14024989                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1016491                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149955                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4325223                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   819                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              101375074                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3788                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8887035                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       59711236                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7744449                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5980340                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      44515789                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301512                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  705                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4504                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           98                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14317                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8691444                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 42832                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           53573204                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.926253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.103355                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 36537771     68.20%     68.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   861313      1.61%     69.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   861991      1.61%     71.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1368932      2.56%     73.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1549966      2.89%     76.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1808009      3.37%     80.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   961863      1.80%     82.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1494479      2.79%     84.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8128880     15.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             53573204                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.144272                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.112365                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11471923                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3768183                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10204                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3353                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 828451                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1014                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.044546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.338725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19160830     99.20%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1348      0.01%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2430      0.01%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                19474      0.10%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                19382      0.10%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                35654      0.18%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                18721      0.10%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14435      0.07%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                20675      0.11%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1959      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                371      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                736      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               7698      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2081      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2150      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2085      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1074      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                759      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                799      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                460      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                149      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 42      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 47      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                304      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                244      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                393      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                194      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                225      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              994      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22139658                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11042003                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      8025                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       755                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8692114                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       925                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149955                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7496331                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2722176                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       25673207                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14283779                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3247756                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              100640257                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9993                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 243790                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1485984                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  28947                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              33                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           105581459                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   245140490                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                160125439                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10184383                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87699723                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17881722                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  917966                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              917942                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7832196                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        146713216                       # The number of ROB reads (Count)
system.cpu.rob.writes                       200371680                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48412115                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86497722                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    133807.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000610947750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          4326                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          4326                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               195303                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               65948                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        71235                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       70724                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      71235                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     70724                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    7683                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    469                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.40                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  71235                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 70724                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    49030                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    13016                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1186                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      212                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       69                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       25                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     448                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     463                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3194                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    4212                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    4340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    4377                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    4396                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    4373                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    4389                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    4379                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    4423                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    4837                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    4498                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    4459                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    4362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    4356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    4329                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    4338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      43                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         4326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       14.688396                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      14.449055                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       7.387913                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15            2299     53.14%     53.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31           2026     46.83%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-495            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           4326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         4326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.233241                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.220709                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.659946                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3823     88.37%     88.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                41      0.95%     89.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               423      9.78%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                34      0.79%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 5      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           4326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   491712                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  4559040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               4526336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               84930705.23759842                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               84321459.91751119                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    53679516000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      378133.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      4067328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      4494400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 75770564.740083590150                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 83726521.728228375316                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        71235                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        70724                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   3259539750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1306578291750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     45757.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  18474326.84                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      4559040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         4559040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      4526336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      4526336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        71235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            71235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        70724                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           70724                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     84930705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           84930705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     84321460                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          84321460                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    169252165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         169252165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 63552                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                70225                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3902                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3945                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3817                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         4861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4752                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          5545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3927                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3679                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         7472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         5695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4993                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2067939750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              317760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3259539750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 32539.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            51289.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                19976                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               51340                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             31.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            73.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        62453                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   137.074344                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    96.701394                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   167.859041                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        42959     68.79%     68.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        10413     16.67%     85.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4141      6.63%     92.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1958      3.14%     95.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1022      1.64%     96.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          551      0.88%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          347      0.56%     98.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          177      0.28%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          885      1.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        62453                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                4067328                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             4494400                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                75.770565                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                83.726522                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                53.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        224138880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        119121255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       226380840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      177365160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4237328160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  10217621070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12008625600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    27210580965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    506.907996                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  31034065250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1792440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20853020750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        221832660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        117887880                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       227380440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      189209340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4237328160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  10845555870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  11479838400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    27319032750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    508.928353                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  29652056500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1792440000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  22235029500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  53679526000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
