{"files":[{"patch":"@@ -188,45 +188,0 @@\n-  \/\/ Frozen standard extensions\n-  \/\/ I RV64I\n-  \/\/ M Integer Multiplication and Division\n-  \/\/ A Atomic Instructions\n-  \/\/ F Single-Precision Floating-Point\n-  \/\/ D Single-Precision Floating-Point\n-  \/\/ (G = M + A + F + D)\n-  \/\/ Q Quad-Precision Floating-Point\n-  \/\/ C Compressed Instructions\n-  \/\/ H Hypervisor\n-  \/\/\n-  \/\/ Others, open and non-standard\n-  \/\/ V Vector\n-  \/\/\n-  \/\/ Cache Management Operations\n-  \/\/ Zicbom Cache Block Management Operations\n-  \/\/ Zicboz Cache Block Zero Operations\n-  \/\/ Zicbop Cache Block Prefetch Operations\n-  \/\/\n-  \/\/ Bit-manipulation\n-  \/\/ Zba Address generation instructions\n-  \/\/ Zbb Basic bit-manipulation\n-  \/\/ Zbc Carry-less multiplication\n-  \/\/ Zbs Single-bit instructions\n-  \/\/\n-  \/\/ Zfh Half-Precision Floating-Point instructions\n-  \/\/ Zfhmin Minimal Half-Precision Floating-Point instructions\n-  \/\/\n-  \/\/ Zicond Conditional operations\n-  \/\/\n-  \/\/ Zicsr Control and Status Register (CSR) Instructions\n-  \/\/ Zifencei Instruction-Fetch Fence\n-  \/\/ Zic64b Cache blocks must be 64 bytes in size, naturally aligned in the address space.\n-  \/\/ Zihintpause Pause instruction HINT\n-  \/\/\n-  \/\/ Zc  Code Size Reduction - Additional compressed instructions.\n-  \/\/ Zcb Simple code-size saving instructions\n-  \/\/\n-  \/\/ Other features and settings\n-  \/\/ mvendorid Manufactory JEDEC id encoded, ISA vol 2 3.1.2..\n-  \/\/ marchid   Id for microarch. Mvendorid plus marchid uniquely identify the microarch.\n-  \/\/ mimpid    A unique encoding of the version of the processor implementation.\n-  \/\/ unaligned_access Unaligned memory accesses (unknown, unspported, emulated, slow, firmware, fast)\n-  \/\/ satp mode SATP bits (number of virtual addr bits) mbare, sv39, sv48, sv57, sv64\n-\n@@ -242,2 +197,1 @@\n-  decl(ext_I            ,  i           ,     ('I' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n-  decl(ext_M            ,  m           ,     ('M' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* A Atomic Instructions *\/                                                                                              \\\n@@ -245,2 +199,1 @@\n-  decl(ext_F            ,  f           ,     ('F' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n-  decl(ext_D            ,  d           ,     ('D' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* C Compressed Instructions *\/                                                                                          \\\n@@ -248,1 +201,5 @@\n-  decl(ext_Q            ,  q           ,     ('Q' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* D Single-Precision Floating-Point *\/                                                                                  \\\n+  decl(ext_D            ,  d           ,     ('D' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* F Single-Precision Floating-Point *\/                                                                                  \\\n+  decl(ext_F            ,  f           ,     ('F' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* H Hypervisor *\/                                                                                                       \\\n@@ -250,0 +207,7 @@\n+  \/* I RV64I *\/                                                                                                            \\\n+  decl(ext_I            ,  i           ,     ('I' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* M Integer Multiplication and Division *\/                                                                              \\\n+  decl(ext_M            ,  m           ,     ('M' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* Q Quad-Precision Floating-Point *\/                                                                                    \\\n+  decl(ext_Q            ,  q           ,     ('Q' - 'A'),  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* V Vector *\/                                                                                                           \\\n@@ -251,3 +215,6 @@\n-  decl(ext_Zicbom       ,  Zicbom      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicbom))                              \\\n-  decl(ext_Zicboz       ,  Zicboz      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicboz))                              \\\n-  decl(ext_Zicbop       ,  Zicbop      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicbop))                              \\\n+                                                                                                                           \\\n+  \/* ----------------------- Other extensions ----------------------- *\/                                                   \\\n+                                                                                                                           \\\n+  \/* Atomic compare-and-swap (CAS) instructions *\/                                                                         \\\n+  decl(ext_Zacas        ,  Zacas       ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZacas))                               \\\n+  \/* Zba Address generation instructions *\/                                                                                \\\n@@ -255,0 +222,1 @@\n+  \/* Zbb Basic bit-manipulation *\/                                                                                         \\\n@@ -256,0 +224,1 @@\n+  \/* Zbc Carry-less multiplication *\/                                                                                      \\\n@@ -257,1 +226,1 @@\n-  decl(ext_Zbs          ,  Zbs         ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZbs))                                 \\\n+  \/* Bitmanip instructions for Cryptography *\/                                                                             \\\n@@ -259,0 +228,3 @@\n+  \/* Zbs Single-bit instructions *\/                                                                                        \\\n+  decl(ext_Zbs          ,  Zbs         ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZbs))                                 \\\n+  \/* Zcb Simple code-size saving instructions *\/                                                                           \\\n@@ -260,0 +232,1 @@\n+  \/* Additional Floating-Point instructions *\/                                                                             \\\n@@ -261,0 +234,1 @@\n+  \/* Zfh Half-Precision Floating-Point instructions *\/                                                                     \\\n@@ -262,0 +236,1 @@\n+  \/* Zfhmin Minimal Half-Precision Floating-Point instructions *\/                                                          \\\n@@ -263,1 +238,7 @@\n-  decl(ext_Zicsr        ,  Zicsr       ,  RV_NO_FLAG_BIT,  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* Zicbom Cache Block Management Operations *\/                                                                           \\\n+  decl(ext_Zicbom       ,  Zicbom      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicbom))                              \\\n+  \/* Zicbop Cache Block Prefetch Operations *\/                                                                             \\\n+  decl(ext_Zicbop       ,  Zicbop      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicbop))                              \\\n+  \/* Zicboz Cache Block Zero Operations *\/                                                                                 \\\n+  decl(ext_Zicboz       ,  Zicboz      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicboz))                              \\\n+  \/* Base Counters and Timers *\/                                                                                           \\\n@@ -265,1 +246,5 @@\n-  decl(ext_Zifencei     ,  Zifencei    ,  RV_NO_FLAG_BIT,  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* Zicond Conditional operations *\/                                                                                      \\\n+  decl(ext_Zicond       ,  Zicond      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicond))                              \\\n+  \/* Zicsr Control and Status Register (CSR) Instructions *\/                                                               \\\n+  decl(ext_Zicsr        ,  Zicsr       ,  RV_NO_FLAG_BIT,  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* Zic64b Cache blocks must be 64 bytes in size, naturally aligned in the address space. *\/                              \\\n@@ -267,1 +252,3 @@\n-  decl(ext_Ztso         ,  Ztso        ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZtso))                                \\\n+  \/* Zifencei Instruction-Fetch Fence *\/                                                                                   \\\n+  decl(ext_Zifencei     ,  Zifencei    ,  RV_NO_FLAG_BIT,  true ,  NO_UPDATE_DEFAULT)                                      \\\n+  \/* Zihintpause Pause instruction HINT *\/                                                                                 \\\n@@ -269,1 +256,3 @@\n-  decl(ext_Zacas        ,  Zacas       ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZacas))                               \\\n+  \/* Total Store Ordering *\/                                                                                               \\\n+  decl(ext_Ztso         ,  Ztso        ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZtso))                                \\\n+  \/* Vector Basic Bit-manipulation *\/                                                                                      \\\n@@ -271,0 +260,1 @@\n+  \/* Vector Carryless Multiplication *\/                                                                                    \\\n@@ -272,0 +262,1 @@\n+  \/* Vector Extension for Half-Precision Floating-Point *\/                                                                 \\\n@@ -273,0 +264,1 @@\n+  \/* Shorthand for Zvkned + Zvknhb + Zvkb + Zvkt *\/                                                                        \\\n@@ -274,1 +266,0 @@\n-  decl(ext_Zicond       ,  Zicond      ,  RV_NO_FLAG_BIT,  true ,  UPDATE_DEFAULT(UseZicond))                              \\\n@@ -290,0 +281,1 @@\n+  \/* Unaligned memory accesses (unknown, unspported, emulated, slow, firmware, fast) *\/        \\\n@@ -291,0 +283,1 @@\n+  \/* Manufactory JEDEC id encoded, ISA vol 2 3.1.2.. *\/                                        \\\n@@ -292,0 +285,1 @@\n+  \/* Id for microarch. Mvendorid plus marchid uniquely identify the microarch. *\/              \\\n@@ -293,0 +287,1 @@\n+  \/* A unique encoding of the version of the processor implementation. *\/                      \\\n@@ -294,0 +289,1 @@\n+  \/* SATP bits (number of virtual addr bits) mbare, sv39, sv48, sv57, sv64 *\/                  \\\n","filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp","additions":55,"deletions":59,"binary":false,"changes":114,"status":"modified"}]}