$date
	Wed Nov 14 18:36:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_async_clear $end
$var wire 1 ! clearb $end
$var wire 1 " clock $end
$var wire 1 # d $end
$var reg 1 $ q $end
$upscope $end
$scope module testbench $end
$var wire 1 % q $end
$var reg 1 & clearb $end
$var reg 1 ' clock $end
$var reg 1 ( d $end
$scope module dff $end
$var wire 1 ) clearb $end
$var wire 1 * clock $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
0+
0*
1)
0(
0'
1&
x%
x$
z#
z"
z!
$end
#4
0&
0)
1(
1+
#5
0,
0%
1'
1*
#10
0'
0*
#15
1'
1*
#20
0'
0*
#25
1'
1*
#30
0'
0*
#35
1'
1*
#40
0'
0*
#45
1'
1*
#50
0'
0*
#54
1&
1)
#55
1,
1%
1'
1*
#60
0'
0*
#65
1'
1*
#70
0'
0*
#74
0&
0)
0(
0+
#75
0,
0%
1'
1*
#80
0'
0*
#84
