// Seed: 468595937
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input wand id_2,
    output wor id_3,
    output supply1 id_4
);
  wire id_6;
  reg  id_7;
  initial id_7 <= 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    output uwire id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wand id_10,
    input wor id_11,
    input tri id_12,
    output uwire id_13,
    input supply0 id_14,
    output supply0 id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_0,
      id_15
  );
  assign modCall_1.id_7 = 0;
endmodule
