21:03:39 INFO  : Registering command handlers for SDK TCF services
21:03:40 INFO  : Launching XSCT server: xsct.bat -interactive F:\01_SoC\TermProject\TermProject.sdk\temp_xsdb_launch_script.tcl
21:03:42 INFO  : XSCT server has started successfully.
21:03:42 INFO  : Successfully done setting XSCT server connection channel  
21:03:42 INFO  : Successfully done setting SDK workspace  
21:03:42 INFO  : Processing command line option -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf.
21:49:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734266931476,  Project:1734262373872
21:49:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:49:35 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:49:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:49:38 INFO  : 
21:49:39 INFO  : Updating hardware inferred compiler options for test.
21:49:39 INFO  : Clearing existing target manager status.
21:49:39 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:49:40 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:49:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:49:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:27:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734269182295,  Project:1734266931476
22:27:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:27:48 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:27:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:27:52 INFO  : 
22:27:52 INFO  : Updating hardware inferred compiler options for test.
22:27:52 INFO  : Clearing existing target manager status.
22:27:52 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:27:53 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:27:53 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:27:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:27:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:32:02 INFO  : 'jtag frequency' command is executed.
22:32:02 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:02 INFO  : Context for 'APU' is selected.
22:32:02 INFO  : System reset is completed.
22:32:05 INFO  : 'after 3000' command is executed.
22:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:32:07 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:07 INFO  : Context for 'APU' is selected.
22:32:07 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:07 INFO  : Context for 'APU' is selected.
22:32:08 INFO  : 'ps7_init' command is executed.
22:32:08 INFO  : 'ps7_post_config' command is executed.
22:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:08 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:08 INFO  : 'con' command is executed.
22:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:32:08 INFO  : Disconnected from the channel tcfchan#1.
22:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:34:41 INFO  : 'jtag frequency' command is executed.
22:34:41 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:41 INFO  : Context for 'APU' is selected.
22:34:41 INFO  : System reset is completed.
22:34:44 INFO  : 'after 3000' command is executed.
22:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:34:46 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:34:46 INFO  : Context for 'APU' is selected.
22:34:46 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:46 INFO  : Context for 'APU' is selected.
22:34:47 INFO  : 'ps7_init' command is executed.
22:34:47 INFO  : 'ps7_post_config' command is executed.
22:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:47 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:47 INFO  : 'con' command is executed.
22:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:34:47 INFO  : Disconnected from the channel tcfchan#2.
22:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:37:52 INFO  : 'jtag frequency' command is executed.
22:37:52 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:52 INFO  : Context for 'APU' is selected.
22:37:52 INFO  : System reset is completed.
22:37:55 INFO  : 'after 3000' command is executed.
22:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:37:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:37:57 INFO  : Context for 'APU' is selected.
22:37:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:57 INFO  : Context for 'APU' is selected.
22:37:58 INFO  : 'ps7_init' command is executed.
22:37:58 INFO  : 'ps7_post_config' command is executed.
22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : 'con' command is executed.
22:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:37:58 INFO  : Disconnected from the channel tcfchan#3.
22:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:38:56 INFO  : 'jtag frequency' command is executed.
22:38:56 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:56 INFO  : Context for 'APU' is selected.
22:38:57 INFO  : System reset is completed.
22:39:00 INFO  : 'after 3000' command is executed.
22:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:39:02 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:39:02 INFO  : Context for 'APU' is selected.
22:39:02 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:02 INFO  : Context for 'APU' is selected.
22:39:02 INFO  : 'ps7_init' command is executed.
22:39:02 INFO  : 'ps7_post_config' command is executed.
22:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:02 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:02 INFO  : 'con' command is executed.
22:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:39:02 INFO  : Disconnected from the channel tcfchan#4.
22:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:41:25 INFO  : 'jtag frequency' command is executed.
22:41:25 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:25 INFO  : Context for 'APU' is selected.
22:41:25 INFO  : System reset is completed.
22:41:28 INFO  : 'after 3000' command is executed.
22:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:41:30 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:41:30 INFO  : Context for 'APU' is selected.
22:41:30 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:30 INFO  : Context for 'APU' is selected.
22:41:30 INFO  : 'ps7_init' command is executed.
22:41:30 INFO  : 'ps7_post_config' command is executed.
22:41:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:31 INFO  : 'con' command is executed.
22:41:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:41:31 INFO  : Disconnected from the channel tcfchan#5.
22:46:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734270400417,  Project:1734269182295
22:46:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:46:57 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:46:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:47:01 INFO  : 
22:47:01 INFO  : Updating hardware inferred compiler options for test.
22:47:01 INFO  : Clearing existing target manager status.
22:47:01 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:47:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:47:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:47:32 INFO  : 'jtag frequency' command is executed.
22:47:32 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:32 INFO  : Context for 'APU' is selected.
22:47:32 INFO  : System reset is completed.
22:47:35 INFO  : 'after 3000' command is executed.
22:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:47:38 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:38 INFO  : Context for 'APU' is selected.
22:47:38 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:38 INFO  : Context for 'APU' is selected.
22:47:38 INFO  : 'ps7_init' command is executed.
22:47:38 INFO  : 'ps7_post_config' command is executed.
22:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:38 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:38 INFO  : 'con' command is executed.
22:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:47:38 INFO  : Disconnected from the channel tcfchan#6.
22:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
22:54:39 INFO  : 'jtag frequency' command is executed.
22:54:39 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:40 INFO  : Context for 'APU' is selected.
22:54:40 INFO  : System reset is completed.
22:54:43 INFO  : 'after 3000' command is executed.
22:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
22:54:45 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:45 INFO  : Context for 'APU' is selected.
22:54:45 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:45 INFO  : Context for 'APU' is selected.
22:54:45 INFO  : 'ps7_init' command is executed.
22:54:45 INFO  : 'ps7_post_config' command is executed.
22:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:45 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:45 INFO  : 'con' command is executed.
22:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

22:54:45 INFO  : Disconnected from the channel tcfchan#7.
23:34:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734273083616,  Project:1734270400417
23:34:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:34:57 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:34:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:35:01 INFO  : 
23:35:02 INFO  : Updating hardware inferred compiler options for test.
23:35:02 INFO  : Clearing existing target manager status.
23:35:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:35:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:35:02 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:35:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:35:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:38:13 INFO  : 'jtag frequency' command is executed.
23:38:13 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:13 INFO  : Context for 'APU' is selected.
23:38:13 INFO  : System reset is completed.
23:38:16 INFO  : 'after 3000' command is executed.
23:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:38:19 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:19 INFO  : Context for 'APU' is selected.
23:38:19 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:19 INFO  : Context for 'APU' is selected.
23:38:19 INFO  : 'ps7_init' command is executed.
23:38:19 INFO  : 'ps7_post_config' command is executed.
23:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:19 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:19 INFO  : 'con' command is executed.
23:38:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:38:19 INFO  : Disconnected from the channel tcfchan#8.
23:47:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1734273835498,  Project:1734273083616
23:47:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:48:01 INFO  : Copied contents of F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:48:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:48:04 INFO  : 
23:48:05 INFO  : Updating hardware inferred compiler options for test.
23:48:05 INFO  : Clearing existing target manager status.
23:48:05 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:48:06 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:48:06 INFO  : Closing and re-opening the MSS file of ther project test_bsp
23:48:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:48:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
23:48:51 INFO  : 'jtag frequency' command is executed.
23:48:51 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:51 INFO  : Context for 'APU' is selected.
23:48:52 INFO  : System reset is completed.
23:48:55 INFO  : 'after 3000' command is executed.
23:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
23:48:57 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:57 INFO  : Context for 'APU' is selected.
23:48:57 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:57 INFO  : Context for 'APU' is selected.
23:48:57 INFO  : 'ps7_init' command is executed.
23:48:57 INFO  : 'ps7_post_config' command is executed.
23:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:57 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:57 INFO  : 'con' command is executed.
23:48:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

23:48:57 INFO  : Disconnected from the channel tcfchan#9.
00:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
00:15:53 INFO  : 'jtag frequency' command is executed.
00:15:53 INFO  : Sourcing of 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:54 INFO  : Context for 'APU' is selected.
00:15:54 INFO  : System reset is completed.
00:15:57 INFO  : 'after 3000' command is executed.
00:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
00:16:00 INFO  : FPGA configured successfully with bitstream "F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:16:01 INFO  : Context for 'APU' is selected.
00:16:01 INFO  : Hardware design information is loaded from 'F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:01 INFO  : Context for 'APU' is selected.
00:16:03 INFO  : 'ps7_init' command is executed.
00:16:03 INFO  : 'ps7_post_config' command is executed.
00:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:03 INFO  : The application 'F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow F:/01_SoC/TermProject/TermProject.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:03 INFO  : 'con' command is executed.
00:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

00:16:03 INFO  : Disconnected from the channel tcfchan#10.
