

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 06:42:00 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_float_prj
* Solution:       solution3
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|     277|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      14|      14|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|     128|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     142|     357|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordic_mul_mul_17cud_U1  |cordic_mul_mul_17cud  |  i0 * i1  |
    |cordic_mul_mul_17cud_U2  |cordic_mul_mul_17cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  14|  14|    0|    64|   14|     1|          896|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  14|  14|    0|    64|   14|     1|          896|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |current_sin_V_fu_239_p2  |     +    |      0|  0|  23|          16|          16|
    |j_fu_153_p2              |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_233_p2  |     -    |      0|  0|  23|          16|          16|
    |sub_ln1118_1_fu_206_p2   |     -    |      0|  0|  24|           1|          17|
    |sub_ln1118_fu_171_p2     |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_1_fu_292_p2   |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_fu_262_p2     |     -    |      0|  0|  24|           1|          17|
    |sub_ln703_2_fu_310_p2    |     -    |      0|  0|  22|           1|          15|
    |sub_ln703_fu_327_p2      |     -    |      0|  0|  23|          16|          16|
    |icmp_ln18_fu_147_p2      |   icmp   |      0|  0|  11|           6|           7|
    |factor_V_fu_298_p3       |  select  |      0|  0|  16|           1|          16|
    |r_V_2_fu_212_p3          |  select  |      0|  0|  17|           1|          17|
    |r_V_fu_177_p3            |  select  |      0|  0|  17|           1|          17|
    |select_ln703_fu_316_p3   |  select  |      0|  0|  15|           1|          15|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 277|          69|         203|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |j_0_reg_136       |   9|          2|    6|         12|
    |p_Val2_2_reg_124  |   9|          2|   16|         32|
    |p_Val2_4_reg_112  |   9|          2|   16|         32|
    |p_Val2_6_reg_91   |   9|          2|   16|         32|
    |t_V_reg_101       |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  66|         14|   71|        144|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |current_cos_V_reg_365  |  16|   0|   16|          0|
    |current_sin_V_reg_370  |  16|   0|   16|          0|
    |factor_V_reg_380       |  16|   0|   16|          0|
    |j_0_reg_136            |   6|   0|    6|          0|
    |j_reg_355              |   6|   0|    6|          0|
    |p_Val2_2_reg_124       |  16|   0|   16|          0|
    |p_Val2_4_reg_112       |  16|   0|   16|          0|
    |p_Val2_6_reg_91        |  16|   0|   16|          0|
    |t_V_reg_101            |  16|   0|   16|          0|
    |tmp_reg_360            |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 128|   0|  128|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   16|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   16|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   16|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

