
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1

# Written on Thu Jul 14 12:50:02 2022

##### DESIGN INFO #######################################################

Top View:                "Test"
Constraint File(s):      "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\ReadAndWrite.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 4 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                  Ending                                    |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    System                                    |     5.000            |     No paths         |     No paths         |     No paths                         
System                                    ipClk                                     |     20.000           |     No paths         |     No paths         |     No paths                         
System                                    reveal_coretop|jtck_inferred_clock[0]     |     No paths         |     No paths         |     5.000            |     No paths                         
ipClk                                     System                                    |     20.000           |     No paths         |     No paths         |     No paths                         
ipClk                                     ipClk                                     |     20.000           |     No paths         |     No paths         |     No paths                         
ipClk                                     reveal_coretop|jtck_inferred_clock[0]     |     No paths         |     No paths         |     Diff grp         |     No paths                         
reveal_coretop|jtck_inferred_clock[0]     System                                    |     No paths         |     No paths         |     No paths         |     5.000                            
reveal_coretop|jtck_inferred_clock[0]     ipClk                                     |     No paths         |     No paths         |     No paths         |     Diff grp                         
reveal_coretop|jtck_inferred_clock[0]     reveal_coretop|jtck_inferred_clock[0]     |     No paths         |     5.000            |     No paths         |     No paths                         
===============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:ipButtons[0]
p:ipButtons[1]
p:ipButtons[2]
p:ipButtons[3]
p:ipReset
p:ipRx
p:opLEDs[0]
p:opLEDs[1]
p:opLEDs[2]
p:opLEDs[3]
p:opLEDs[4]
p:opLEDs[5]
p:opLEDs[6]
p:opLEDs[7]
p:opTx


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

set_false_path -from [get_registers *] -to [get_ports op*]
	@N:MF891:"c:/users/charles/desktop/fpga/practicals/05 - registers/testproject/readandwrite.fdc":7:0:7:0|expression "[get_registers *]" applies to objects:
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d3
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d4
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d5
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.cmd_block_extend
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_d3
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jshift_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jshift_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d3
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d4
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d5
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d6
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_checker
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_err
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_err_lat
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[16]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[17]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[18]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[19]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[20]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[21]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[22]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[23]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[24]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[25]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[26]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[27]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[28]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[29]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[30]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[31]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[32]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[33]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[34]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[35]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[16]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[17]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[18]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[19]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[20]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[21]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[22]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[23]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[24]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[25]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[26]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[27]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[28]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[29]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[30]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[31]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[32]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[33]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[34]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[35]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[36]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[37]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[38]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[39]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[40]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[41]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[42]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_block
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_shift_en
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc_clr
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc_en
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.armed
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.armed_p1
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.capture
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.clear
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.force_trig
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.full
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.full_reg
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.mem_full_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cap_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[5]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[6]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[7]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[8]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[10]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[11]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[12]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[14]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.sample_en_d
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.start_bit
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.start_d
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_first_rd
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_first_rd_d1
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_first_rd_d2
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[5]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[6]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[7]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[8]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[9]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[10]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[11]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[12]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[13]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[14]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[15]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[16]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[17]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[18]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[19]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[20]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[21]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[22]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[23]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[24]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[25]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[26]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[27]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[28]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[29]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[30]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[31]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[32]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[33]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[34]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[35]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[36]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[37]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[38]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[39]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[40]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[41]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[42]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[5]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[6]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[7]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[8]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[9]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[10]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[11]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[12]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[13]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[14]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[15]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[16]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[17]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[18]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[19]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[20]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[21]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[22]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[23]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[24]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[25]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[26]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[27]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[28]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[29]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[30]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[31]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[32]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[33]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[34]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[35]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[36]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[37]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[38]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[39]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[40]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[41]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[42]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_det_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_enbl[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_enbl[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_stretch
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0_read
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg1[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg1[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg2[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg2[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trig_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trig_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trig_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trigger_reg
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.jshift_d2
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.next_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.num_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.state_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_out_reg
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[6]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[7]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[8]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[9]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[10]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[11]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[12]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[13]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[14]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[15]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[4]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[5]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[6]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[7]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[8]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[9]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[10]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[11]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[12]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[13]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[14]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[15]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.trig_start_mask_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.trig_start_mask_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.trig_start_mask_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_prog_active
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_prog_en
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_start_d1
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.jshift_d2
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_shift[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_shift[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.num_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.state_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_event_cnt_cntg_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_event_cnt_cntg_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_out_reg
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_out_reg_d1
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[6]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[7]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[8]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[9]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[10]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[11]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[12]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[13]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[14]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[15]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.trig_start_mask_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.trig_start_mask_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.trig_start_mask_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_prog_active
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_prog_en
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_bit_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.compare_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.input_a_d1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.input_a_d2[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.mask_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.op_code[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.op_code[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.op_code[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.tu_out
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.compare_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.input_a_d1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.input_a_d2[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.mask_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.op_code[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.op_code[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.op_code[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.tu_out
		readController.dataLength[0]
		readController.dataLength[1]
		readController.dataLength[2]
		readController.dataLength[3]
		readController.edgeDetector[0]
		readController.edgeDetector[1]
		readController.opReadAddress[0]
		readController.opReadAddress[1]
		readController.opReadAddress[2]
		readController.opReadAddress[3]
		readController.opReadAddress[4]
		readController.opReadAddress[5]
		readController.opReadAddress[6]
		readController.opReadAddress[7]
		readController.opTxStream\.Data[0]
		readController.opTxStream\.Data[1]
		readController.opTxStream\.Data[2]
		readController.opTxStream\.Data[3]
		readController.opTxStream\.Data[4]
		readController.opTxStream\.Data[5]
		readController.opTxStream\.Data[6]
		readController.opTxStream\.Data[7]
		readController.opTxStream\.Destination[0]
		readController.opTxStream\.Destination[1]
		readController.opTxStream\.Destination[2]
		readController.opTxStream\.Destination[3]
		readController.opTxStream\.Destination[4]
		readController.opTxStream\.Destination[5]
		readController.opTxStream\.Destination[6]
		readController.opTxStream\.Destination[7]
		readController.opTxStream\.Source[0]
		readController.opTxStream\.Source[1]
		readController.opTxStream\.Source[2]
		readController.opTxStream\.Source[3]
		readController.opTxStream\.Source[4]
		readController.opTxStream\.Source[5]
		readController.opTxStream\.Source[6]
		readController.opTxStream\.Source[7]
		readController.opTxStream\.Source_cl[0]
		readController.opTxStream\.Valid
		readController.reset
		readController.state[0]
		readRegisters\.Buttons[0]
		readRegisters\.Buttons[1]
		readRegisters\.Buttons[2]
		readRegisters\.Buttons[3]
		registers.Reset
		registers.opRdData[0]
		registers.opRdData[1]
		registers.opRdData[2]
		registers.opRdData[3]
		registers.opRdData[4]
		registers.opRdData[5]
		registers.opRdData[6]
		registers.opRdData[7]
		registers.opRdData[8]
		registers.opRdData[9]
		registers.opRdData[10]
		registers.opRdData[11]
		registers.opRdData[12]
		registers.opRdData[13]
		registers.opRdData[14]
		registers.opRdData[15]
		registers.opRdData[16]
		registers.opRdData[17]
		registers.opRdData[18]
		registers.opRdData[19]
		registers.opRdData[20]
		registers.opRdData[21]
		registers.opRdData[22]
		registers.opRdData[23]
		registers.opRdData[24]
		registers.opRdData[25]
		registers.opRdData[26]
		registers.opRdData[27]
		registers.opRdData[28]
		registers.opRdData[29]
		registers.opRdData[30]
		registers.opRdData[31]
		registers.opWrRegisters\.LEDs[0]
		registers.opWrRegisters\.LEDs[1]
		registers.opWrRegisters\.LEDs[2]
		registers.opWrRegisters\.LEDs[3]
		registers.opWrRegisters\.LEDs[4]
		registers.opWrRegisters\.LEDs[5]
		registers.opWrRegisters\.LEDs[6]
		registers.opWrRegisters\.LEDs[7]
		uartPackets.UART_INST.clockEnable
		uartPackets.UART_INST.edgeDetector[0]
		uartPackets.UART_INST.edgeDetector[1]
		uartPackets.UART_INST.localRxData[0]
		uartPackets.UART_INST.localRxData[1]
		uartPackets.UART_INST.localRxData[2]
		uartPackets.UART_INST.localRxData[3]
		uartPackets.UART_INST.localRxData[4]
		uartPackets.UART_INST.localRxData[5]
		uartPackets.UART_INST.localRxData[6]
		uartPackets.UART_INST.localRxData[7]
		uartPackets.UART_INST.localRxData[8]
		uartPackets.UART_INST.localRxData[9]
		uartPackets.UART_INST.localTxData[0]
		uartPackets.UART_INST.localTxData[1]
		uartPackets.UART_INST.localTxData[2]
		uartPackets.UART_INST.localTxData[3]
		uartPackets.UART_INST.localTxData[4]
		uartPackets.UART_INST.localTxData[5]
		uartPackets.UART_INST.localTxData[6]
		uartPackets.UART_INST.localTxData[7]
		uartPackets.UART_INST.localTxData[8]
		uartPackets.UART_INST.localTxData[9]
		uartPackets.UART_INST.opRxData_1[0]
		uartPackets.UART_INST.opRxData_1[1]
		uartPackets.UART_INST.opRxData_1[2]
		uartPackets.UART_INST.opRxData_1[3]
		uartPackets.UART_INST.opRxData_1[4]
		uartPackets.UART_INST.opRxData_1[5]
		uartPackets.UART_INST.opRxData_1[6]
		uartPackets.UART_INST.opRxData_1[7]
		uartPackets.UART_INST.opRxData_cl[0]
		uartPackets.UART_INST.opRxData_cl_1[0]
		uartPackets.UART_INST.opRxData_cl_2[0]
		uartPackets.UART_INST.opRxData_cl_3[0]
		uartPackets.UART_INST.opRxData_cl_4[0]
		uartPackets.UART_INST.opRxData_cl_5[0]
		uartPackets.UART_INST.opRxData_cl_6[0]
		uartPackets.UART_INST.opRxData_cl_7[0]
		uartPackets.UART_INST.opRxValid
		uartPackets.UART_INST.opTx
		uartPackets.UART_INST.opTxBusy
		uartPackets.UART_INST.reset
		uartPackets.UART_INST.rxCounter[0]
		uartPackets.UART_INST.rxCounter[1]
		uartPackets.UART_INST.rxCounter[2]
		uartPackets.UART_INST.rxCounter[3]
		uartPackets.UART_INST.rxCounter[4]
		uartPackets.UART_INST.rxCounter[5]
		uartPackets.UART_INST.rxCounter[6]
		uartPackets.UART_INST.rxCounter[7]
		uartPackets.UART_INST.rxCounter[8]
		uartPackets.UART_INST.txBitCounter[0]
		uartPackets.UART_INST.txBitCounter[1]
		uartPackets.UART_INST.txBitCounter[2]
		uartPackets.UART_INST.txBitCounter[3]
		uartPackets.UART_INST.txBitCounter[4]
		uartPackets.UART_INST.txCounter[0]
		uartPackets.UART_INST.txCounter[1]
		uartPackets.UART_INST.txCounter[2]
		uartPackets.UART_INST.txCounter[3]
		uartPackets.UART_INST.txCounter[4]
		uartPackets.UART_INST.txCounter[5]
		uartPackets.UART_INST.txCounter[6]
		uartPackets.UART_INST.txCounter[7]
		uartPackets.UART_INST.txCounter[8]
		uartPackets.UART_INST.txState[0]
		uartPackets.UART_TxData[0]
		uartPackets.UART_TxData[1]
		uartPackets.UART_TxData[2]
		uartPackets.UART_TxData[3]
		uartPackets.UART_TxData[4]
		uartPackets.UART_TxData[5]
		uartPackets.UART_TxData[6]
		uartPackets.UART_TxData[7]
		uartPackets.UART_TxData_tri_enable
		uartPackets.UART_TxSend
		uartPackets.locaTxDestination[0]
		uartPackets.locaTxDestination[1]
		uartPackets.locaTxDestination[2]
		uartPackets.locaTxDestination[3]
		uartPackets.locaTxDestination[4]
		uartPackets.locaTxDestination[5]
		uartPackets.locaTxDestination[6]
		uartPackets.locaTxDestination[7]
		uartPackets.localTxData[0]
		uartPackets.localTxData[1]
		uartPackets.localTxData[2]
		uartPackets.localTxData[3]
		uartPackets.localTxData[4]
		uartPackets.localTxData[5]
		uartPackets.localTxData[6]
		uartPackets.localTxData[7]
		uartPackets.localTxLength[0]
		uartPackets.localTxLength[1]
		uartPackets.localTxLength[2]
		uartPackets.localTxLength[3]
		uartPackets.localTxLength[4]
		uartPackets.localTxLength[5]
		uartPackets.localTxLength[6]
		uartPackets.localTxLength[7]
		uartPackets.localTxSource[0]
		uartPackets.localTxSource[1]
		uartPackets.localTxSource[2]
		uartPackets.localTxSource[3]
		uartPackets.localTxSource[4]
		uartPackets.localTxSource[5]
		uartPackets.localTxSource[6]
		uartPackets.localTxSource[7]
		uartPackets.opRxStream\.Data[0]
		uartPackets.opRxStream\.Data[1]
		uartPackets.opRxStream\.Data[2]
		uartPackets.opRxStream\.Data[3]
		uartPackets.opRxStream\.Data[4]
		uartPackets.opRxStream\.Data[5]
		uartPackets.opRxStream\.Data[6]
		uartPackets.opRxStream\.Data[7]
		uartPackets.opRxStream\.Destination[0]
		uartPackets.opRxStream\.Destination[1]
		uartPackets.opRxStream\.Destination[2]
		uartPackets.opRxStream\.Destination[3]
		uartPackets.opRxStream\.Destination[4]
		uartPackets.opRxStream\.Destination[5]
		uartPackets.opRxStream\.Destination[6]
		uartPackets.opRxStream\.Destination[7]
		uartPackets.opRxStream\.EoP
		uartPackets.opRxStream\.Length[0]
		uartPackets.opRxStream\.Length[1]
		uartPackets.opRxStream\.Length[2]
		uartPackets.opRxStream\.Length[3]
		uartPackets.opRxStream\.Length[4]
		uartPackets.opRxStream\.Length[5]
		uartPackets.opRxStream\.Length[6]
		uartPackets.opRxStream\.Length[7]
		uartPackets.opRxStream\.SoP
		uartPackets.opRxStream\.Source[0]
		uartPackets.opRxStream\.Source[1]
		uartPackets.opRxStream\.Source[2]
		uartPackets.opRxStream\.Source[3]
		uartPackets.opRxStream\.Source[4]
		uartPackets.opRxStream\.Source[5]
		uartPackets.opRxStream\.Source[6]
		uartPackets.opRxStream\.Source[7]
		uartPackets.opRxStream\.Valid
		uartPackets.opTxReady
		uartPackets.receiveDataLength[0]
		uartPackets.receiveDataLength[1]
		uartPackets.receiveDataLength[2]
		uartPackets.receiveDataLength[3]
		uartPackets.receiveDataLength[4]
		uartPackets.receiveDataLength[5]
		uartPackets.receiveDataLength[6]
		uartPackets.receiveDataLength[7]
		uartPackets.reset
		uartPackets.rxState[0]
		uartPackets.rxState[1]
		uartPackets.rxState[2]
		uartPackets.rxState[3]
		uartPackets.rxState[4]
		uartPackets.txState[0]
		uartPackets.txState[1]
		uartPackets.txState[2]
		uartPackets.txState[3]
		uartPackets.txState[4]
		uartPackets.txState[5]
		writeController.dataLength[0]
		writeController.dataLength[1]
		writeController.dataLength[2]
		writeController.opAddress_1[0]
		writeController.opAddress_1[1]
		writeController.opAddress_1[2]
		writeController.opAddress_1[3]
		writeController.opAddress_1[4]
		writeController.opAddress_1[5]
		writeController.opAddress_1[6]
		writeController.opAddress_1[7]
		writeController.opAddress_cl[0]
		writeController.opAddress_cl_1[0]
		writeController.opAddress_cl_2[0]
		writeController.opAddress_cl_3[0]
		writeController.opAddress_cl_4[0]
		writeController.opAddress_cl_5[0]
		writeController.opAddress_cl_6[0]
		writeController.opAddress_cl_7[0]
		writeController.opTxWrEnable
		writeController.opWrData_1[0]
		writeController.opWrData_1[1]
		writeController.opWrData_1[2]
		writeController.opWrData_1[3]
		writeController.opWrData_1[4]
		writeController.opWrData_1[5]
		writeController.opWrData_1[6]
		writeController.opWrData_1[7]
		writeController.opWrData_cl_37[0]
		writeController.opWrData_cl_38[0]
		writeController.opWrData_cl_39[0]
		writeController.opWrData_cl_40[0]
		writeController.opWrData_cl_41[0]
		writeController.opWrData_cl_48[0]
		writeController.opWrData_cl_50[0]
		writeController.opWrData_cl_51[0]
		writeController.reset
		writeController.state[0]
	@N:MF891:"c:/users/charles/desktop/fpga/practicals/05 - registers/testproject/readandwrite.fdc":7:0:7:0|expression "[get_ports op*]" applies to objects:
		opLEDs[0]
		opLEDs[1]
		opLEDs[2]
		opLEDs[3]
		opLEDs[4]
		opLEDs[5]
		opLEDs[6]
		opLEDs[7]
		opTx
set_false_path -to [get_registers *] -from [get_ports ip*]
	@N:MF891:"c:/users/charles/desktop/fpga/practicals/05 - registers/testproject/readandwrite.fdc":6:0:6:0|expression "[get_registers *]" applies to objects:
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d3
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d4
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_d5
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_reclk[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.cmd_block_extend
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_d3
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jshift_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jshift_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d1
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d2
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d3
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d4
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d5
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_d6
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jupdate_reclk[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_checker
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_err
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_err_lat
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[16]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[17]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[18]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[19]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[20]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[21]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[22]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[23]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[24]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[25]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[26]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[27]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[28]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[29]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[30]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[31]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[32]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[33]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[34]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[35]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[16]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[17]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[18]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[19]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[20]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[21]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[22]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[23]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[24]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[25]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[26]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[27]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[28]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[29]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[30]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[31]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[32]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[33]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[34]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[35]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[36]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[37]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[38]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[39]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[40]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[41]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout[42]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_block
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.te_prog_din[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_shift_en
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[0]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[1]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[2]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[3]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[4]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[5]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[6]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[7]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[8]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[9]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[10]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[11]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[12]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[13]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[14]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc[15]
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc_clr
		Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tt_crc_en
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.armed
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.armed_p1
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.capture
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.clear
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.force_trig
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.full
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.full_reg
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.last_addr_written[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.mem_full_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_post_trig_frm[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.num_pre_trig_frm[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cap_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[5]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[6]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[7]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[8]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[10]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[11]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[12]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.rd_dout_tm_1[14]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.sample_en_d
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.start_bit
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.start_d
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_first_rd
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_first_rd_d1
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_first_rd_d2
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_wr_addr_cntr[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[5]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[6]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[7]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[8]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[9]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[10]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[11]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[12]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[13]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[14]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[15]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[16]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[17]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[18]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[19]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[20]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[21]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[22]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[23]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[24]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[25]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[26]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[27]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[28]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[29]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[30]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[31]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[32]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[33]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[34]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[35]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[36]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[37]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[38]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[39]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[40]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[41]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_din_d[42]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[5]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[6]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[7]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[8]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[9]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[10]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[11]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[12]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[13]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[14]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[15]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[16]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[17]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[18]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[19]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[20]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[21]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[22]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[23]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[24]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[25]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[26]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[27]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[28]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[29]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[30]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[31]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[32]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[33]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[34]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[35]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[36]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[37]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[38]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[39]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[40]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[41]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trace_dout[42]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_det_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_enbl[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_enbl[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[2]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[3]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_ptr_reg[4]
		Test_reveal_coretop_instance.test_la0_inst_0.tm_u.trig_stretch
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg0_read
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg1[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg1[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg2[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.reg2[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trig_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trig_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trig_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tcnt_0.trigger_reg
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.jshift_d2
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.next_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.num_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.state_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_event_cnt_cntg_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_out_reg
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[6]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[7]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[8]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[9]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[10]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[11]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[12]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[13]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[14]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt[15]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[4]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[5]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[6]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[7]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[8]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[9]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[10]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[11]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[12]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[13]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[14]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.te_precnt_val[15]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.trig_start_mask_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.trig_start_mask_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.trig_start_mask_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_prog_active
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_prog_en
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_start_d1
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.jshift_d2
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_shift[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.next_then_shift[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.num_then_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.state_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_event_cnt_cntg_reg[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_event_cnt_cntg_reg[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_out_reg
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_out_reg_d1
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[3]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[4]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[5]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[6]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[7]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[8]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[9]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[10]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[11]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[12]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[13]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[14]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.te_precnt[15]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.trig_start_mask_cnt[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.trig_start_mask_cnt[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.trig_start_mask_cnt[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_prog_active
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_prog_en
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_addr_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_addr_cntr[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_bit_cntr[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.compare_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.input_a_d1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.input_a_d2[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.mask_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.op_code[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.op_code[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.op_code[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_0.tu_out
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.compare_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.input_a_d1[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.input_a_d2[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.mask_reg\[0\]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.op_code[0]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.op_code[1]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.op_code[2]
		Test_reveal_coretop_instance.test_la0_inst_0.trig_u.tu_1.tu_out
		readController.dataLength[0]
		readController.dataLength[1]
		readController.dataLength[2]
		readController.dataLength[3]
		readController.edgeDetector[0]
		readController.edgeDetector[1]
		readController.opReadAddress[0]
		readController.opReadAddress[1]
		readController.opReadAddress[2]
		readController.opReadAddress[3]
		readController.opReadAddress[4]
		readController.opReadAddress[5]
		readController.opReadAddress[6]
		readController.opReadAddress[7]
		readController.opTxStream\.Data[0]
		readController.opTxStream\.Data[1]
		readController.opTxStream\.Data[2]
		readController.opTxStream\.Data[3]
		readController.opTxStream\.Data[4]
		readController.opTxStream\.Data[5]
		readController.opTxStream\.Data[6]
		readController.opTxStream\.Data[7]
		readController.opTxStream\.Destination[0]
		readController.opTxStream\.Destination[1]
		readController.opTxStream\.Destination[2]
		readController.opTxStream\.Destination[3]
		readController.opTxStream\.Destination[4]
		readController.opTxStream\.Destination[5]
		readController.opTxStream\.Destination[6]
		readController.opTxStream\.Destination[7]
		readController.opTxStream\.Source[0]
		readController.opTxStream\.Source[1]
		readController.opTxStream\.Source[2]
		readController.opTxStream\.Source[3]
		readController.opTxStream\.Source[4]
		readController.opTxStream\.Source[5]
		readController.opTxStream\.Source[6]
		readController.opTxStream\.Source[7]
		readController.opTxStream\.Source_cl[0]
		readController.opTxStream\.Valid
		readController.reset
		readController.state[0]
		readRegisters\.Buttons[0]
		readRegisters\.Buttons[1]
		readRegisters\.Buttons[2]
		readRegisters\.Buttons[3]
		registers.Reset
		registers.opRdData[0]
		registers.opRdData[1]
		registers.opRdData[2]
		registers.opRdData[3]
		registers.opRdData[4]
		registers.opRdData[5]
		registers.opRdData[6]
		registers.opRdData[7]
		registers.opRdData[8]
		registers.opRdData[9]
		registers.opRdData[10]
		registers.opRdData[11]
		registers.opRdData[12]
		registers.opRdData[13]
		registers.opRdData[14]
		registers.opRdData[15]
		registers.opRdData[16]
		registers.opRdData[17]
		registers.opRdData[18]
		registers.opRdData[19]
		registers.opRdData[20]
		registers.opRdData[21]
		registers.opRdData[22]
		registers.opRdData[23]
		registers.opRdData[24]
		registers.opRdData[25]
		registers.opRdData[26]
		registers.opRdData[27]
		registers.opRdData[28]
		registers.opRdData[29]
		registers.opRdData[30]
		registers.opRdData[31]
		registers.opWrRegisters\.LEDs[0]
		registers.opWrRegisters\.LEDs[1]
		registers.opWrRegisters\.LEDs[2]
		registers.opWrRegisters\.LEDs[3]
		registers.opWrRegisters\.LEDs[4]
		registers.opWrRegisters\.LEDs[5]
		registers.opWrRegisters\.LEDs[6]
		registers.opWrRegisters\.LEDs[7]
		uartPackets.UART_INST.clockEnable
		uartPackets.UART_INST.edgeDetector[0]
		uartPackets.UART_INST.edgeDetector[1]
		uartPackets.UART_INST.localRxData[0]
		uartPackets.UART_INST.localRxData[1]
		uartPackets.UART_INST.localRxData[2]
		uartPackets.UART_INST.localRxData[3]
		uartPackets.UART_INST.localRxData[4]
		uartPackets.UART_INST.localRxData[5]
		uartPackets.UART_INST.localRxData[6]
		uartPackets.UART_INST.localRxData[7]
		uartPackets.UART_INST.localRxData[8]
		uartPackets.UART_INST.localRxData[9]
		uartPackets.UART_INST.localTxData[0]
		uartPackets.UART_INST.localTxData[1]
		uartPackets.UART_INST.localTxData[2]
		uartPackets.UART_INST.localTxData[3]
		uartPackets.UART_INST.localTxData[4]
		uartPackets.UART_INST.localTxData[5]
		uartPackets.UART_INST.localTxData[6]
		uartPackets.UART_INST.localTxData[7]
		uartPackets.UART_INST.localTxData[8]
		uartPackets.UART_INST.localTxData[9]
		uartPackets.UART_INST.opRxData_1[0]
		uartPackets.UART_INST.opRxData_1[1]
		uartPackets.UART_INST.opRxData_1[2]
		uartPackets.UART_INST.opRxData_1[3]
		uartPackets.UART_INST.opRxData_1[4]
		uartPackets.UART_INST.opRxData_1[5]
		uartPackets.UART_INST.opRxData_1[6]
		uartPackets.UART_INST.opRxData_1[7]
		uartPackets.UART_INST.opRxData_cl[0]
		uartPackets.UART_INST.opRxData_cl_1[0]
		uartPackets.UART_INST.opRxData_cl_2[0]
		uartPackets.UART_INST.opRxData_cl_3[0]
		uartPackets.UART_INST.opRxData_cl_4[0]
		uartPackets.UART_INST.opRxData_cl_5[0]
		uartPackets.UART_INST.opRxData_cl_6[0]
		uartPackets.UART_INST.opRxData_cl_7[0]
		uartPackets.UART_INST.opRxValid
		uartPackets.UART_INST.opTx
		uartPackets.UART_INST.opTxBusy
		uartPackets.UART_INST.reset
		uartPackets.UART_INST.rxCounter[0]
		uartPackets.UART_INST.rxCounter[1]
		uartPackets.UART_INST.rxCounter[2]
		uartPackets.UART_INST.rxCounter[3]
		uartPackets.UART_INST.rxCounter[4]
		uartPackets.UART_INST.rxCounter[5]
		uartPackets.UART_INST.rxCounter[6]
		uartPackets.UART_INST.rxCounter[7]
		uartPackets.UART_INST.rxCounter[8]
		uartPackets.UART_INST.txBitCounter[0]
		uartPackets.UART_INST.txBitCounter[1]
		uartPackets.UART_INST.txBitCounter[2]
		uartPackets.UART_INST.txBitCounter[3]
		uartPackets.UART_INST.txBitCounter[4]
		uartPackets.UART_INST.txCounter[0]
		uartPackets.UART_INST.txCounter[1]
		uartPackets.UART_INST.txCounter[2]
		uartPackets.UART_INST.txCounter[3]
		uartPackets.UART_INST.txCounter[4]
		uartPackets.UART_INST.txCounter[5]
		uartPackets.UART_INST.txCounter[6]
		uartPackets.UART_INST.txCounter[7]
		uartPackets.UART_INST.txCounter[8]
		uartPackets.UART_INST.txState[0]
		uartPackets.UART_TxData[0]
		uartPackets.UART_TxData[1]
		uartPackets.UART_TxData[2]
		uartPackets.UART_TxData[3]
		uartPackets.UART_TxData[4]
		uartPackets.UART_TxData[5]
		uartPackets.UART_TxData[6]
		uartPackets.UART_TxData[7]
		uartPackets.UART_TxData_tri_enable
		uartPackets.UART_TxSend
		uartPackets.locaTxDestination[0]
		uartPackets.locaTxDestination[1]
		uartPackets.locaTxDestination[2]
		uartPackets.locaTxDestination[3]
		uartPackets.locaTxDestination[4]
		uartPackets.locaTxDestination[5]
		uartPackets.locaTxDestination[6]
		uartPackets.locaTxDestination[7]
		uartPackets.localTxData[0]
		uartPackets.localTxData[1]
		uartPackets.localTxData[2]
		uartPackets.localTxData[3]
		uartPackets.localTxData[4]
		uartPackets.localTxData[5]
		uartPackets.localTxData[6]
		uartPackets.localTxData[7]
		uartPackets.localTxLength[0]
		uartPackets.localTxLength[1]
		uartPackets.localTxLength[2]
		uartPackets.localTxLength[3]
		uartPackets.localTxLength[4]
		uartPackets.localTxLength[5]
		uartPackets.localTxLength[6]
		uartPackets.localTxLength[7]
		uartPackets.localTxSource[0]
		uartPackets.localTxSource[1]
		uartPackets.localTxSource[2]
		uartPackets.localTxSource[3]
		uartPackets.localTxSource[4]
		uartPackets.localTxSource[5]
		uartPackets.localTxSource[6]
		uartPackets.localTxSource[7]
		uartPackets.opRxStream\.Data[0]
		uartPackets.opRxStream\.Data[1]
		uartPackets.opRxStream\.Data[2]
		uartPackets.opRxStream\.Data[3]
		uartPackets.opRxStream\.Data[4]
		uartPackets.opRxStream\.Data[5]
		uartPackets.opRxStream\.Data[6]
		uartPackets.opRxStream\.Data[7]
		uartPackets.opRxStream\.Destination[0]
		uartPackets.opRxStream\.Destination[1]
		uartPackets.opRxStream\.Destination[2]
		uartPackets.opRxStream\.Destination[3]
		uartPackets.opRxStream\.Destination[4]
		uartPackets.opRxStream\.Destination[5]
		uartPackets.opRxStream\.Destination[6]
		uartPackets.opRxStream\.Destination[7]
		uartPackets.opRxStream\.EoP
		uartPackets.opRxStream\.Length[0]
		uartPackets.opRxStream\.Length[1]
		uartPackets.opRxStream\.Length[2]
		uartPackets.opRxStream\.Length[3]
		uartPackets.opRxStream\.Length[4]
		uartPackets.opRxStream\.Length[5]
		uartPackets.opRxStream\.Length[6]
		uartPackets.opRxStream\.Length[7]
		uartPackets.opRxStream\.SoP
		uartPackets.opRxStream\.Source[0]
		uartPackets.opRxStream\.Source[1]
		uartPackets.opRxStream\.Source[2]
		uartPackets.opRxStream\.Source[3]
		uartPackets.opRxStream\.Source[4]
		uartPackets.opRxStream\.Source[5]
		uartPackets.opRxStream\.Source[6]
		uartPackets.opRxStream\.Source[7]
		uartPackets.opRxStream\.Valid
		uartPackets.opTxReady
		uartPackets.receiveDataLength[0]
		uartPackets.receiveDataLength[1]
		uartPackets.receiveDataLength[2]
		uartPackets.receiveDataLength[3]
		uartPackets.receiveDataLength[4]
		uartPackets.receiveDataLength[5]
		uartPackets.receiveDataLength[6]
		uartPackets.receiveDataLength[7]
		uartPackets.reset
		uartPackets.rxState[0]
		uartPackets.rxState[1]
		uartPackets.rxState[2]
		uartPackets.rxState[3]
		uartPackets.rxState[4]
		uartPackets.txState[0]
		uartPackets.txState[1]
		uartPackets.txState[2]
		uartPackets.txState[3]
		uartPackets.txState[4]
		uartPackets.txState[5]
		writeController.dataLength[0]
		writeController.dataLength[1]
		writeController.dataLength[2]
		writeController.opAddress_1[0]
		writeController.opAddress_1[1]
		writeController.opAddress_1[2]
		writeController.opAddress_1[3]
		writeController.opAddress_1[4]
		writeController.opAddress_1[5]
		writeController.opAddress_1[6]
		writeController.opAddress_1[7]
		writeController.opAddress_cl[0]
		writeController.opAddress_cl_1[0]
		writeController.opAddress_cl_2[0]
		writeController.opAddress_cl_3[0]
		writeController.opAddress_cl_4[0]
		writeController.opAddress_cl_5[0]
		writeController.opAddress_cl_6[0]
		writeController.opAddress_cl_7[0]
		writeController.opTxWrEnable
		writeController.opWrData_1[0]
		writeController.opWrData_1[1]
		writeController.opWrData_1[2]
		writeController.opWrData_1[3]
		writeController.opWrData_1[4]
		writeController.opWrData_1[5]
		writeController.opWrData_1[6]
		writeController.opWrData_1[7]
		writeController.opWrData_cl_37[0]
		writeController.opWrData_cl_38[0]
		writeController.opWrData_cl_39[0]
		writeController.opWrData_cl_40[0]
		writeController.opWrData_cl_41[0]
		writeController.opWrData_cl_48[0]
		writeController.opWrData_cl_50[0]
		writeController.opWrData_cl_51[0]
		writeController.reset
		writeController.state[0]
	@N:MF891:"c:/users/charles/desktop/fpga/practicals/05 - registers/testproject/readandwrite.fdc":6:0:6:0|expression "[get_ports ip*]" applies to objects:
		ipButtons[0]
		ipButtons[1]
		ipButtons[2]
		ipButtons[3]
		ipClk
		ipReset
		ipRx

Library Report
**************


# End of Constraint Checker Report
