{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743544949728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743544949735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 17:02:29 2025 " "Processing started: Tue Apr  1 17:02:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743544949735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743544949735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pan_tilt -c pan_tilt " "Command: quartus_map --read_settings_files=on --write_settings_files=off pan_tilt -c pan_tilt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743544949735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743544950595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743544950595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554-capstone-project/servo/driver/servo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554-capstone-project/servo/driver/servo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../Driver/servo.sv" "" { Text "I:/ece554/ECE554-Capstone-Project/Servo/Driver/servo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743544955145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743544955145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece554/ece554-capstone-project/servo/driver/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece554/ece554-capstone-project/servo/driver/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../Driver/counter.sv" "" { Text "I:/ece554/ECE554-Capstone-Project/Servo/Driver/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743544955285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743544955285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pan_tilt.v 1 1 " "Found 1 design units, including 1 entities, in source file pan_tilt.v" { { "Info" "ISGN_ENTITY_NAME" "1 pan_tilt " "Found entity 1: pan_tilt" {  } { { "pan_tilt.v" "" { Text "I:/ece554/ECE554-Capstone-Project/Servo/Quartus/pan_tilt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743544955469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743544955469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pan pan_tilt.v(56) " "Verilog HDL Implicit Net warning at pan_tilt.v(56): created implicit net for \"pan\"" {  } { { "pan_tilt.v" "" { Text "I:/ece554/ECE554-Capstone-Project/Servo/Quartus/pan_tilt.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743544955474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tilt pan_tilt.v(63) " "Verilog HDL Implicit Net warning at pan_tilt.v(63): created implicit net for \"tilt\"" {  } { { "pan_tilt.v" "" { Text "I:/ece554/ECE554-Capstone-Project/Servo/Quartus/pan_tilt.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743544955476 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "rst_n pan_tilt.v(54) " "Verilog HDL Function Call or Function Declaration error at pan_tilt.v(54): identifier \"rst_n\" is not a function" {  } { { "pan_tilt.v" "" { Text "I:/ece554/ECE554-Capstone-Project/Servo/Quartus/pan_tilt.v" 54 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1743544955476 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "rst_n pan_tilt.v(61) " "Verilog HDL Function Call or Function Declaration error at pan_tilt.v(61): identifier \"rst_n\" is not a function" {  } { { "pan_tilt.v" "" { Text "I:/ece554/ECE554-Capstone-Project/Servo/Quartus/pan_tilt.v" 61 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Analysis & Synthesis" 0 -1 1743544955476 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743544955914 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  1 17:02:35 2025 " "Processing ended: Tue Apr  1 17:02:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743544955914 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743544955914 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743544955914 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743544955914 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743544957190 ""}
