# do MIPS_RISK_PipelinedProcessor.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top_level_vlg_sample_tst
# -- Compiling module top_level_vlg_check_tst
# -- Compiling module top_level_vlg_vec_tst
# 
# Top level modules:
# 	top_level_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.top_level_vlg_vec_tst 
# Loading work.top_level_vlg_vec_tst
# Loading work.top_level
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# Loading work.top_level_vlg_sample_tst
# Loading work.top_level_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : component_test2.vwf.vt(1558)
#    Time: 2 us  Iteration: 0  Instance: /top_level_vlg_vec_tst/tb_out
