
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/bit_width_extender.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/decoder_5to32.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder1bit.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/fulladder_N.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/mux32to1.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/n_bit_reg.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/onescomp_N.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/Previous/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/PC.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/addersubtractor_N.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/alu.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/barrel_shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/control.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/fetch.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/registerfile.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_alu.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_barrel_shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_control.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_fetch.vhd"
set_global_assignment -name VHDL_FILE "/home/shivansh/CprE381Project/cpre381-toolflow/proj/src/TopLevel/tb_pc.vhd"
