{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 16:38:11 2011 " "Info: Processing started: Mon May 30 16:38:11 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register AddB:inst4\|Buf\[1\]\[0\] AddB:inst4\|Buf\[2\]\[0\] 380.08 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 380.08 MHz between source register \"AddB:inst4\|Buf\[1\]\[0\]\" and destination register \"AddB:inst4\|Buf\[2\]\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.705 ns + Longest register register " "Info: + Longest register to register delay is 1.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AddB:inst4\|Buf\[1\]\[0\] 1 REG LCFF_X1_Y23_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 1; REG Node = 'AddB:inst4\|Buf\[1\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddB:inst4|Buf[1][0] } "NODE_NAME" } } { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.178 ns) 1.609 ns AddB:inst4\|Buf\[2\]\[0\]~feeder 2 COMB LCCOMB_X1_Y23_N14 1 " "Info: 2: + IC(1.431 ns) + CELL(0.178 ns) = 1.609 ns; Loc. = LCCOMB_X1_Y23_N14; Fanout = 1; COMB Node = 'AddB:inst4\|Buf\[2\]\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { AddB:inst4|Buf[1][0] AddB:inst4|Buf[2][0]~feeder } "NODE_NAME" } } { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.705 ns AddB:inst4\|Buf\[2\]\[0\] 3 REG LCFF_X1_Y23_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.705 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 1; REG Node = 'AddB:inst4\|Buf\[2\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AddB:inst4|Buf[2][0]~feeder AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 16.07 % ) " "Info: Total cell delay = 0.274 ns ( 16.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.431 ns ( 83.93 % ) " "Info: Total interconnect delay = 1.431 ns ( 83.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { AddB:inst4|Buf[1][0] AddB:inst4|Buf[2][0]~feeder AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.705 ns" { AddB:inst4|Buf[1][0] {} AddB:inst4|Buf[2][0]~feeder {} AddB:inst4|Buf[2][0] {} } { 0.000ns 1.431ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns AddB:inst4\|Buf\[2\]\[0\] 3 REG LCFF_X1_Y23_N15 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 1; REG Node = 'AddB:inst4\|Buf\[2\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clk~clkctrl AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddB:inst4|Buf[2][0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns AddB:inst4\|Buf\[1\]\[0\] 3 REG LCFF_X1_Y23_N29 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 1; REG Node = 'AddB:inst4\|Buf\[1\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clk~clkctrl AddB:inst4|Buf[1][0] } "NODE_NAME" } } { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddB:inst4|Buf[1][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddB:inst4|Buf[1][0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddB:inst4|Buf[2][0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddB:inst4|Buf[1][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddB:inst4|Buf[1][0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { AddB:inst4|Buf[1][0] AddB:inst4|Buf[2][0]~feeder AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.705 ns" { AddB:inst4|Buf[1][0] {} AddB:inst4|Buf[2][0]~feeder {} AddB:inst4|Buf[2][0] {} } { 0.000ns 1.431ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddB:inst4|Buf[2][0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddB:inst4|Buf[1][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddB:inst4|Buf[1][0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AddB:inst4|Buf[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { AddB:inst4|Buf[2][0] {} } {  } {  } "" } } { "AddB.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddB.vhd" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AddV:inst\|Count0\[1\] Data_In Clk 3.641 ns register " "Info: tsu for register \"AddV:inst\|Count0\[1\]\" (data pin = \"Data_In\", clock pin = \"Clk\") is 3.641 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.534 ns + Longest pin register " "Info: + Longest pin to register delay is 6.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Data_In 1 PIN PIN_F4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 4; PIN Node = 'Data_In'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_In } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 136 32 200 152 "Data_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.123 ns) + CELL(0.461 ns) 6.438 ns AddV:inst\|Count0~4 2 COMB LCCOMB_X2_Y23_N8 1 " "Info: 2: + IC(5.123 ns) + CELL(0.461 ns) = 6.438 ns; Loc. = LCCOMB_X2_Y23_N8; Fanout = 1; COMB Node = 'AddV:inst\|Count0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.584 ns" { Data_In AddV:inst|Count0~4 } "NODE_NAME" } } { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.534 ns AddV:inst\|Count0\[1\] 3 REG LCFF_X2_Y23_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.534 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 3; REG Node = 'AddV:inst\|Count0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AddV:inst|Count0~4 AddV:inst|Count0[1] } "NODE_NAME" } } { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.411 ns ( 21.59 % ) " "Info: Total cell delay = 1.411 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.123 ns ( 78.41 % ) " "Info: Total interconnect delay = 5.123 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.534 ns" { Data_In AddV:inst|Count0~4 AddV:inst|Count0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.534 ns" { Data_In {} Data_In~combout {} AddV:inst|Count0~4 {} AddV:inst|Count0[1] {} } { 0.000ns 0.000ns 5.123ns 0.000ns } { 0.000ns 0.854ns 0.461ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns AddV:inst\|Count0\[1\] 3 REG LCFF_X2_Y23_N9 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N9; Fanout = 3; REG Node = 'AddV:inst\|Count0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clk~clkctrl AddV:inst|Count0[1] } "NODE_NAME" } } { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AddV:inst|Count0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddV:inst|Count0[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.534 ns" { Data_In AddV:inst|Count0~4 AddV:inst|Count0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.534 ns" { Data_In {} Data_In~combout {} AddV:inst|Count0~4 {} AddV:inst|Count0[1] {} } { 0.000ns 0.000ns 5.123ns 0.000ns } { 0.000ns 0.854ns 0.461ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AddV:inst|Count0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddV:inst|Count0[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Hdb3\[1\] Polar:inst6\|Hdb3\[1\] 6.879 ns register " "Info: tco from clock \"Clk\" to destination pin \"Hdb3\[1\]\" through register \"Polar:inst6\|Hdb3\[1\]\" is 6.879 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns Polar:inst6\|Hdb3\[1\] 3 REG LCFF_X1_Y23_N5 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N5; Fanout = 1; REG Node = 'Polar:inst6\|Hdb3\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clk~clkctrl Polar:inst6|Hdb3[1] } "NODE_NAME" } } { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Polar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl Polar:inst6|Hdb3[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Polar:inst6|Hdb3[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Polar.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.748 ns + Longest register pin " "Info: + Longest register to pin delay is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Polar:inst6\|Hdb3\[1\] 1 REG LCFF_X1_Y23_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y23_N5; Fanout = 1; REG Node = 'Polar:inst6\|Hdb3\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Polar:inst6|Hdb3[1] } "NODE_NAME" } } { "Polar.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Polar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(2.830 ns) 3.748 ns Hdb3\[1\] 2 PIN PIN_E4 0 " "Info: 2: + IC(0.918 ns) + CELL(2.830 ns) = 3.748 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'Hdb3\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { Polar:inst6|Hdb3[1] Hdb3[1] } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 56 1096 1272 72 "Hdb3\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 75.51 % ) " "Info: Total cell delay = 2.830 ns ( 75.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.918 ns ( 24.49 % ) " "Info: Total interconnect delay = 0.918 ns ( 24.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { Polar:inst6|Hdb3[1] Hdb3[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { Polar:inst6|Hdb3[1] {} Hdb3[1] {} } { 0.000ns 0.918ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl Polar:inst6|Hdb3[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Polar:inst6|Hdb3[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { Polar:inst6|Hdb3[1] Hdb3[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { Polar:inst6|Hdb3[1] {} Hdb3[1] {} } { 0.000ns 0.918ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AddV:inst\|Data_OutV\[1\] Data_In Clk -3.101 ns register " "Info: th for register \"AddV:inst\|Data_OutV\[1\]\" (data pin = \"Data_In\", clock pin = \"Clk\") is -3.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 88 32 200 104 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns AddV:inst\|Data_OutV\[1\] 3 REG LCFF_X1_Y23_N7 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y23_N7; Fanout = 1; REG Node = 'AddV:inst\|Data_OutV\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clk~clkctrl AddV:inst|Data_OutV[1] } "NODE_NAME" } } { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddV:inst|Data_OutV[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddV:inst|Data_OutV[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.241 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Data_In 1 PIN PIN_F4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 4; PIN Node = 'Data_In'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_In } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/Hdb3.bdf" { { 136 32 200 152 "Data_In" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.864 ns) + CELL(0.427 ns) 6.145 ns AddV:inst\|Data_OutV~3 2 COMB LCCOMB_X1_Y23_N6 1 " "Info: 2: + IC(4.864 ns) + CELL(0.427 ns) = 6.145 ns; Loc. = LCCOMB_X1_Y23_N6; Fanout = 1; COMB Node = 'AddV:inst\|Data_OutV~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.291 ns" { Data_In AddV:inst|Data_OutV~3 } "NODE_NAME" } } { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.241 ns AddV:inst\|Data_OutV\[1\] 3 REG LCFF_X1_Y23_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.241 ns; Loc. = LCFF_X1_Y23_N7; Fanout = 1; REG Node = 'AddV:inst\|Data_OutV\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AddV:inst|Data_OutV~3 AddV:inst|Data_OutV[1] } "NODE_NAME" } } { "AddV.vhd" "" { Text "C:/Users/tornadomeet/Desktop/VHDL版本/Hdb3_Encode/AddV.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.377 ns ( 22.06 % ) " "Info: Total cell delay = 1.377 ns ( 22.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.864 ns ( 77.94 % ) " "Info: Total interconnect delay = 4.864 ns ( 77.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.241 ns" { Data_In AddV:inst|Data_OutV~3 AddV:inst|Data_OutV[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.241 ns" { Data_In {} Data_In~combout {} AddV:inst|Data_OutV~3 {} AddV:inst|Data_OutV[1] {} } { 0.000ns 0.000ns 4.864ns 0.000ns } { 0.000ns 0.854ns 0.427ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clk Clk~clkctrl AddV:inst|Data_OutV[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AddV:inst|Data_OutV[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.241 ns" { Data_In AddV:inst|Data_OutV~3 AddV:inst|Data_OutV[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.241 ns" { Data_In {} Data_In~combout {} AddV:inst|Data_OutV~3 {} AddV:inst|Data_OutV[1] {} } { 0.000ns 0.000ns 4.864ns 0.000ns } { 0.000ns 0.854ns 0.427ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 16:38:14 2011 " "Info: Processing ended: Mon May 30 16:38:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
