{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521258355327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521258355334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 23:45:55 2018 " "Processing started: Fri Mar 16 23:45:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521258355334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1521258355334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Debug " "Command: quartus_drc Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1521258355334 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1521258357723 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 44 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521258357739 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521258357739 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1521258357739 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1521258357739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521258357778 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521258357778 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521258357778 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1521258357778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1521258357835 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 225 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 225 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PC\[8\] " "Node  \"PC\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 8966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " Equal1~31 " "Node  \"Equal1~31\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " imem~58 " "Node  \"imem~58\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " always9~0 " "Node  \"always9~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " flush_D~6 " "Node  \"flush_D~6\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " imem~79 " "Node  \"imem~79\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\] " "Node  \"PC\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " imem~55 " "Node  \"imem~55\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " imem~72 " "Node  \"imem~72\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[9\]~DUPLICATE " "Node  \"PC\[9\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[8\]~DUPLICATE " "Node  \"PC\[8\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\]~DUPLICATE " "Node  \"PC\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " Selector31~15 " "Node  \"Selector31~15\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 4881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " imem~30 " "Node  \"imem~30\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\]~DUPLICATE " "Node  \"PC\[6\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[10\] " "Node  \"PC\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\]~DUPLICATE " "Node  \"PC\[15\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\] " "Node  \"PC\[15\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " regs~3417 " "Node  \"regs~3417\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " wregno_M\[0\] " "Node  \"wregno_M\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " PC\[13\] " "Node  \"PC\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " imem~50 " "Node  \"imem~50\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_NODES_INFO" " regs~3411 " "Node  \"regs~3411\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359039 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1521258359039 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521258359039 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 8966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~55 " "Node  \"imem~55\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~7 " "Node  \"imem~7\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~79 " "Node  \"imem~79\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~14 " "Node  \"imem~14\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~30 " "Node  \"imem~30\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~22 " "Node  \"imem~22\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~72 " "Node  \"imem~72\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~65 " "Node  \"imem~65\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~295 " "Node  \"imem~295\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 6851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~299 " "Node  \"imem~299\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 6855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~58 " "Node  \"imem~58\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " imem~50 " "Node  \"imem~50\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[5\]~DUPLICATE " "Node  \"PC\[5\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[3\] " "Node  \"PC\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[2\]~DUPLICATE " "Node  \"PC\[2\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[6\] " "Node  \"PC\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[15\] " "Node  \"PC\[15\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[7\]~DUPLICATE " "Node  \"PC\[7\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " flush_D~6 " "Node  \"flush_D~6\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 175 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 3281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[8\] " "Node  \"aluout_M\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " wregval_M\[30\]~16 " "Node  \"wregval_M\[30\]~16\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " wregval_M\[2\]~64 " "Node  \"wregval_M\[2\]~64\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " wregval_M\[15\]~59 " "Node  \"wregval_M\[15\]~59\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\] " "Node  \"aluout_M\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " wregval_M\[7\]~24 " "Node  \"wregval_M\[7\]~24\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[2\] " "Node  \"aluout_M\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " wregval_M\[10\]~45 " "Node  \"wregval_M\[10\]~45\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 5927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\] " "Node  \"PC\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_NODES_INFO" " PC\[4\]~DUPLICATE " "Node  \"PC\[4\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/Project.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project2Submission_restored/" { { 0 { 0 ""} 0 10739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1521258359044 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1521258359044 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1521258359044 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "275 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 275 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1521258359046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521258359185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 23:45:59 2018 " "Processing ended: Fri Mar 16 23:45:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521258359185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521258359185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521258359185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1521258359185 ""}
