// Seed: 2453063014
module module_0 (
    input tri0 id_0,
    input wire id_1
);
  assign id_3[1] = id_0;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input wand id_2
    , id_24,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    input tri id_17,
    input supply1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    output tri id_22
);
  assign id_8 = id_9;
  logic [7:0] id_25;
  xor (
      id_6,
      id_18,
      id_17,
      id_14,
      id_12,
      id_24,
      id_26,
      id_20,
      id_5,
      id_21,
      id_19,
      id_13,
      id_16,
      id_11,
      id_9,
      id_15,
      id_25
  );
  wire id_26;
  assign id_25[1] = id_13;
  module_0(
      id_2, id_10
  );
endmodule
