-- Project:   CorEx-Mux-Kernel
-- Generated: 04/24/2017 07:49:42
-- PSoC Creator  3.3 SP1

ENTITY \CorEx-Mux-Kernel\ IS
    PORT(
        Rx_RF(0)_PAD : IN std_ulogic;
        Tx_RF(0)_PAD : OUT std_ulogic;
        Rx_Print(0)_PAD : IN std_ulogic;
        Tx_Print(0)_PAD : OUT std_ulogic;
        Rx_Pump(0)_PAD : IN std_ulogic;
        Tx_Pump(0)_PAD : OUT std_ulogic;
        Rx_Disp1(0)_PAD : IN std_ulogic;
        Tx_Disp1(0)_PAD : OUT std_ulogic;
        Rx_Disp2(0)_PAD : IN std_ulogic;
        Tx_Disp2(0)_PAD : OUT std_ulogic;
        SDA_Bus(0)_PAD : INOUT std_ulogic;
        SCL_Bus(0)_PAD : INOUT std_ulogic;
        iButton1(0)_PAD : INOUT std_ulogic;
        iButton2(0)_PAD : INOUT std_ulogic;
        eepromWP(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \CorEx-Mux-Kernel\;

ARCHITECTURE __DEFAULT__ OF \CorEx-Mux-Kernel\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL MODIN12_3 : bit;
    SIGNAL MODIN12_4 : bit;
    SIGNAL MODIN12_5 : bit;
    SIGNAL MODIN12_6 : bit;
    SIGNAL MODIN13_0 : bit;
    ATTRIBUTE placement_force OF MODIN13_0 : SIGNAL IS "U(2,1,A)1";
    SIGNAL MODIN13_1 : bit;
    ATTRIBUTE placement_force OF MODIN13_1 : SIGNAL IS "U(2,1,A)0";
    SIGNAL MODIN16_3 : bit;
    SIGNAL MODIN16_4 : bit;
    SIGNAL MODIN16_5 : bit;
    SIGNAL MODIN16_6 : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(3,2,A)1";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(3,0,A)0";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    ATTRIBUTE placement_force OF MODIN5_0 : SIGNAL IS "U(1,2,A)2";
    SIGNAL MODIN5_1 : bit;
    ATTRIBUTE placement_force OF MODIN5_1 : SIGNAL IS "U(1,2,A)3";
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MODIN9_0 : bit;
    ATTRIBUTE placement_force OF MODIN9_0 : SIGNAL IS "U(3,2,B)1";
    SIGNAL MODIN9_1 : bit;
    ATTRIBUTE placement_force OF MODIN9_1 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_10 : bit;
    ATTRIBUTE udbclken_assigned OF Net_10 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_1067 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1067 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1067 : SIGNAL IS true;
    SIGNAL Net_1067_local : bit;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_111 : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_133 : bit;
    SIGNAL Net_140 : bit;
    SIGNAL Net_152 : bit;
    ATTRIBUTE placement_force OF Net_152 : SIGNAL IS "U(2,2,A)1";
    SIGNAL Net_160 : bit;
    SIGNAL Net_2 : bit;
    ATTRIBUTE placement_force OF Net_2 : SIGNAL IS "U(0,1,A)1";
    SIGNAL Net_29 : bit;
    ATTRIBUTE GROUND OF Net_29 : SIGNAL IS true;
    SIGNAL Net_358 : bit;
    ATTRIBUTE placement_force OF Net_358 : SIGNAL IS "U(1,0,B)2";
    SIGNAL Net_36 : bit;
    SIGNAL Net_363 : bit;
    SIGNAL Net_363_SYNCOUT : bit;
    SIGNAL Net_392 : bit;
    ATTRIBUTE placement_force OF Net_392 : SIGNAL IS "U(2,4,B)3";
    SIGNAL Net_397 : bit;
    SIGNAL Net_397_SYNCOUT : bit;
    SIGNAL Net_444 : bit;
    ATTRIBUTE placement_force OF Net_444 : SIGNAL IS "U(2,1,B)2";
    SIGNAL Net_449 : bit;
    SIGNAL Net_449_SYNCOUT : bit;
    SIGNAL Net_470 : bit;
    ATTRIBUTE udbclken_assigned OF Net_470 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_470 : SIGNAL IS true;
    SIGNAL Net_470_local : bit;
    SIGNAL Net_481 : bit;
    SIGNAL Net_492 : bit;
    SIGNAL Net_499 : bit;
    ATTRIBUTE placement_force OF Net_499 : SIGNAL IS "U(0,1,B)2";
    SIGNAL Net_504 : bit;
    SIGNAL Net_504_SYNCOUT : bit;
    SIGNAL Net_528 : bit;
    SIGNAL Net_59 : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_701 : bit;
    SIGNAL Net_734 : bit;
    ATTRIBUTE global_signal OF Net_734 : SIGNAL IS true;
    SIGNAL Net_734_local : bit;
    SIGNAL Net_7_SYNCOUT : bit;
    SIGNAL Net_87 : bit;
    ATTRIBUTE placement_force OF Net_87 : SIGNAL IS "U(2,3,B)2";
    SIGNAL Net_872 : bit;
    SIGNAL Net_995 : bit;
    SIGNAL Net_996 : bit;
    SIGNAL Net_997 : bit;
    SIGNAL Rx_Disp1(0)__PA : bit;
    SIGNAL Rx_Disp2(0)__PA : bit;
    SIGNAL Rx_Print(0)__PA : bit;
    SIGNAL Rx_Pump(0)__PA : bit;
    SIGNAL Rx_RF(0)__PA : bit;
    SIGNAL SCL_Bus(0)__PA : bit;
    SIGNAL SDA_Bus(0)__PA : bit;
    SIGNAL Tx_Disp1(0)__PA : bit;
    SIGNAL Tx_Disp2(0)__PA : bit;
    SIGNAL Tx_Print(0)__PA : bit;
    SIGNAL Tx_Pump(0)__PA : bit;
    SIGNAL Tx_RF(0)__PA : bit;
    SIGNAL \CRC_Security:cmsb\ : bit;
    SIGNAL \CRC_Security:control_0\ : bit;
    SIGNAL \CRC_Security:control_1\ : bit;
    SIGNAL \CRC_Security:control_2\ : bit;
    SIGNAL \CRC_Security:control_3\ : bit;
    SIGNAL \CRC_Security:control_4\ : bit;
    SIGNAL \CRC_Security:control_5\ : bit;
    SIGNAL \CRC_Security:control_6\ : bit;
    SIGNAL \CRC_Security:control_7\ : bit;
    SIGNAL \CRC_Security:si\ : bit;
    ATTRIBUTE placement_force OF \CRC_Security:si\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \Clock_CRC:control_1\ : bit;
    SIGNAL \Clock_CRC:control_2\ : bit;
    SIGNAL \Clock_CRC:control_3\ : bit;
    SIGNAL \Clock_CRC:control_4\ : bit;
    SIGNAL \Clock_CRC:control_5\ : bit;
    SIGNAL \Clock_CRC:control_6\ : bit;
    SIGNAL \Clock_CRC:control_7\ : bit;
    SIGNAL \Clock_iButton:control_1\ : bit;
    SIGNAL \Clock_iButton:control_2\ : bit;
    SIGNAL \Clock_iButton:control_3\ : bit;
    SIGNAL \Clock_iButton:control_4\ : bit;
    SIGNAL \Clock_iButton:control_5\ : bit;
    SIGNAL \Clock_iButton:control_6\ : bit;
    SIGNAL \Clock_iButton:control_7\ : bit;
    SIGNAL \Dispenser:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:counter_load_not\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \Dispenser:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \Dispenser:BUART:rx_count7_tc\ : bit;
    SIGNAL \Dispenser:BUART:rx_count_0\ : bit;
    SIGNAL \Dispenser:BUART:rx_count_1\ : bit;
    SIGNAL \Dispenser:BUART:rx_count_2\ : bit;
    SIGNAL \Dispenser:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_counter_load\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \Dispenser:BUART:rx_fifofull\ : bit;
    SIGNAL \Dispenser:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Dispenser:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_last\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \Dispenser:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_load_fifo\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \Dispenser:BUART:rx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_parity_bit\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Dispenser:BUART:rx_parity_error_pre\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_parity_error_pre\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Dispenser:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_postpoll\ : SIGNAL IS "U(3,2,B)2";
    ATTRIBUTE soft OF \Dispenser:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \Dispenser:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_state_0\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \Dispenser:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_state_2\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Dispenser:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_state_3\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \Dispenser:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \Dispenser:BUART:rx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_status_2\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \Dispenser:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_status_3\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \Dispenser:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_status_4\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \Dispenser:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:rx_status_5\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \Dispenser:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_bitclk\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \Dispenser:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Dispenser:BUART:tx_counter_dp\ : bit;
    SIGNAL \Dispenser:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \Dispenser:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Dispenser:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Dispenser:BUART:tx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_parity_bit\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \Dispenser:BUART:tx_shift_out\ : bit;
    SIGNAL \Dispenser:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_state_0\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \Dispenser:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_state_1\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \Dispenser:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_state_2\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \Dispenser:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_status_0\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \Dispenser:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:tx_status_2\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \Dispenser:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Dispenser:BUART:txn\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \Display1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:counter_load_not\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \Display1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \Display1:BUART:rx_count7_tc\ : bit;
    SIGNAL \Display1:BUART:rx_count_0\ : bit;
    SIGNAL \Display1:BUART:rx_count_1\ : bit;
    SIGNAL \Display1:BUART:rx_count_2\ : bit;
    SIGNAL \Display1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_counter_load\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \Display1:BUART:rx_fifofull\ : bit;
    SIGNAL \Display1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Display1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_last\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \Display1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_load_fifo\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \Display1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_postpoll\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Display1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_state_0\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \Display1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_state_2\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \Display1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_state_3\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \Display1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \Display1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_status_3\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \Display1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_status_4\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \Display1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:rx_status_5\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \Display1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:tx_bitclk\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Display1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Display1:BUART:tx_counter_dp\ : bit;
    SIGNAL \Display1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Display1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Display1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Display1:BUART:tx_shift_out\ : bit;
    SIGNAL \Display1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:tx_state_0\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Display1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:tx_state_1\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \Display1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:tx_state_2\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \Display1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:tx_status_0\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \Display1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:tx_status_2\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \Display1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Display1:BUART:txn\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \Display1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Display1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Display1:Net_9\ : SIGNAL IS true;
    SIGNAL \Display1:Net_9_local\ : bit;
    SIGNAL \Display2:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:counter_load_not\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \Display2:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:pollcount_0\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \Display2:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:pollcount_1\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Display2:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \Display2:BUART:rx_count7_tc\ : bit;
    SIGNAL \Display2:BUART:rx_count_0\ : bit;
    SIGNAL \Display2:BUART:rx_count_1\ : bit;
    SIGNAL \Display2:BUART:rx_count_2\ : bit;
    SIGNAL \Display2:BUART:rx_count_3\ : bit;
    SIGNAL \Display2:BUART:rx_count_4\ : bit;
    SIGNAL \Display2:BUART:rx_count_5\ : bit;
    SIGNAL \Display2:BUART:rx_count_6\ : bit;
    SIGNAL \Display2:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_counter_load\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \Display2:BUART:rx_fifofull\ : bit;
    SIGNAL \Display2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Display2:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_last\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \Display2:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_load_fifo\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \Display2:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_postpoll\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \Display2:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \Display2:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_state_2\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \Display2:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_state_3\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \Display2:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \Display2:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_status_3\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \Display2:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_status_4\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \Display2:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:rx_status_5\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \Display2:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:tx_bitclk\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \Display2:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Display2:BUART:tx_counter_dp\ : bit;
    SIGNAL \Display2:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \Display2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Display2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Display2:BUART:tx_shift_out\ : bit;
    SIGNAL \Display2:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:tx_state_0\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \Display2:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:tx_state_1\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \Display2:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:tx_state_2\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \Display2:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:tx_status_0\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \Display2:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:tx_status_2\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \Display2:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Display2:BUART:txn\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Display2:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Display2:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Display2:Net_9\ : SIGNAL IS true;
    SIGNAL \Display2:Net_9_local\ : bit;
    SIGNAL \I2C_Bus:Net_1109_0\ : bit;
    SIGNAL \I2C_Bus:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_Bus:Net_1109_1\ : bit;
    SIGNAL \I2C_Bus:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_Bus:Net_643_0\ : bit;
    SIGNAL \I2C_Bus:Net_697\ : bit;
    SIGNAL \I2C_Bus:sda_x_wire\ : bit;
    SIGNAL \Input_iButton:control_1\ : bit;
    SIGNAL \Input_iButton:control_2\ : bit;
    SIGNAL \Input_iButton:control_3\ : bit;
    SIGNAL \Input_iButton:control_4\ : bit;
    SIGNAL \Input_iButton:control_5\ : bit;
    SIGNAL \Input_iButton:control_6\ : bit;
    SIGNAL \Input_iButton:control_7\ : bit;
    SIGNAL \Printer:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:counter_load_not\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \Printer:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \Printer:BUART:rx_count7_tc\ : bit;
    SIGNAL \Printer:BUART:rx_count_0\ : bit;
    SIGNAL \Printer:BUART:rx_count_1\ : bit;
    SIGNAL \Printer:BUART:rx_count_2\ : bit;
    SIGNAL \Printer:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_counter_load\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \Printer:BUART:rx_fifofull\ : bit;
    SIGNAL \Printer:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Printer:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_last\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \Printer:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_load_fifo\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \Printer:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_postpoll\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \Printer:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_state_0\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \Printer:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_state_2\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \Printer:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_state_3\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \Printer:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \Printer:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_status_3\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \Printer:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_status_4\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \Printer:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:rx_status_5\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \Printer:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:tx_bitclk\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \Printer:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \Printer:BUART:tx_counter_dp\ : bit;
    SIGNAL \Printer:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \Printer:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Printer:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Printer:BUART:tx_shift_out\ : bit;
    SIGNAL \Printer:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:tx_state_0\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \Printer:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:tx_state_1\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \Printer:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:tx_state_2\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \Printer:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:tx_status_0\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \Printer:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:tx_status_2\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \Printer:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Printer:BUART:txn\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \RF_Physical:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:counter_load_not\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \RF_Physical:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \RF_Physical:BUART:rx_count7_tc\ : bit;
    SIGNAL \RF_Physical:BUART:rx_count_0\ : bit;
    SIGNAL \RF_Physical:BUART:rx_count_1\ : bit;
    SIGNAL \RF_Physical:BUART:rx_count_2\ : bit;
    SIGNAL \RF_Physical:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_counter_load\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \RF_Physical:BUART:rx_fifofull\ : bit;
    SIGNAL \RF_Physical:BUART:rx_fifonotempty\ : bit;
    SIGNAL \RF_Physical:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_last\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \RF_Physical:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_load_fifo\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \RF_Physical:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_postpoll\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \RF_Physical:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_state_0\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \RF_Physical:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_state_2\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \RF_Physical:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_state_3\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \RF_Physical:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \RF_Physical:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_status_3\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \RF_Physical:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_status_4\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \RF_Physical:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:rx_status_5\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \RF_Physical:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:tx_bitclk\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \RF_Physical:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \RF_Physical:BUART:tx_counter_dp\ : bit;
    SIGNAL \RF_Physical:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \RF_Physical:BUART:tx_fifo_empty\ : bit;
    SIGNAL \RF_Physical:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \RF_Physical:BUART:tx_shift_out\ : bit;
    SIGNAL \RF_Physical:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:tx_state_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \RF_Physical:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:tx_state_1\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \RF_Physical:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:tx_state_2\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \RF_Physical:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:tx_status_0\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \RF_Physical:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:tx_status_2\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \RF_Physical:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \RF_Physical:BUART:txn\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \RF_Physical:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \RF_Physical:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \RF_Physical:Net_9\ : SIGNAL IS true;
    SIGNAL \RF_Physical:Net_9_local\ : bit;
    SIGNAL \Reset_CRC:control_1\ : bit;
    SIGNAL \Reset_CRC:control_2\ : bit;
    SIGNAL \Reset_CRC:control_3\ : bit;
    SIGNAL \Reset_CRC:control_4\ : bit;
    SIGNAL \Reset_CRC:control_5\ : bit;
    SIGNAL \Reset_CRC:control_6\ : bit;
    SIGNAL \Reset_CRC:control_7\ : bit;
    SIGNAL \Reset_DispenserTimer:control_1\ : bit;
    SIGNAL \Reset_DispenserTimer:control_2\ : bit;
    SIGNAL \Reset_DispenserTimer:control_3\ : bit;
    SIGNAL \Reset_DispenserTimer:control_4\ : bit;
    SIGNAL \Reset_DispenserTimer:control_5\ : bit;
    SIGNAL \Reset_DispenserTimer:control_6\ : bit;
    SIGNAL \Reset_DispenserTimer:control_7\ : bit;
    SIGNAL \Reset_iButton:control_1\ : bit;
    SIGNAL \Reset_iButton:control_2\ : bit;
    SIGNAL \Reset_iButton:control_3\ : bit;
    SIGNAL \Reset_iButton:control_4\ : bit;
    SIGNAL \Reset_iButton:control_5\ : bit;
    SIGNAL \Reset_iButton:control_6\ : bit;
    SIGNAL \Reset_iButton:control_7\ : bit;
    SIGNAL \ShiftReg_Security:bSR:control_1\ : bit;
    SIGNAL \ShiftReg_Security:bSR:control_2\ : bit;
    SIGNAL \ShiftReg_Security:bSR:control_3\ : bit;
    SIGNAL \ShiftReg_Security:bSR:control_4\ : bit;
    SIGNAL \ShiftReg_Security:bSR:control_5\ : bit;
    SIGNAL \ShiftReg_Security:bSR:control_6\ : bit;
    SIGNAL \ShiftReg_Security:bSR:control_7\ : bit;
    SIGNAL \ShiftReg_Security:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ShiftReg_Security:bSR:status_3\ : bit;
    SIGNAL \ShiftReg_Security:bSR:status_4\ : bit;
    SIGNAL \ShiftReg_Security:bSR:status_5\ : bit;
    SIGNAL \ShiftReg_Security:bSR:status_6\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:control_1\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:control_2\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:control_3\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:control_4\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:control_5\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:control_6\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:control_7\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:status_3\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:status_4\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:status_5\ : bit;
    SIGNAL \ShiftReg_iButtonCRC3MSB:bSR:status_6\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:control_1\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:control_2\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:control_3\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:control_4\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:control_5\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:control_6\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:control_7\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:status_3\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:status_4\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:status_5\ : bit;
    SIGNAL \ShiftReg_iButtonCRC4LSB:bSR:status_6\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_DispenserState:TimerUDB:status_tc\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \Timer_Tick:Net_261\ : bit;
    SIGNAL \Timer_Tick:Net_51\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(1,4,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL eepromWP(0)__PA : bit;
    SIGNAL iButton1(0)__PA : bit;
    SIGNAL iButton2(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_DispenserState:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Rx_RF(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Rx_RF(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF Tx_RF(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_RF(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF Rx_Print(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Rx_Print(0) : LABEL IS "P6[6]";
    ATTRIBUTE lib_model OF Tx_Print(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Tx_Print(0) : LABEL IS "P6[7]";
    ATTRIBUTE lib_model OF Rx_Pump(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Rx_Pump(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Tx_Pump(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Tx_Pump(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Rx_Disp1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Rx_Disp1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Tx_Disp1(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Tx_Disp1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Rx_Disp2(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rx_Disp2(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF Tx_Disp2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Tx_Disp2(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF SDA_Bus(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF SDA_Bus(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF SCL_Bus(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF SCL_Bus(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF iButton1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF iButton1(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF iButton2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF iButton2(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF eepromWP(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF eepromWP(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_2 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \RF_Physical:BUART:counter_load_not\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \RF_Physical:BUART:tx_status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \RF_Physical:BUART:tx_status_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_counter_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_postpoll\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_status_4\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_status_5\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Timer_DispenserState:TimerUDB:status_tc\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Timer_DispenserState:TimerUDB:status_tc\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \CRC_Security:si\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \CRC_Security:si\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_152 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_152 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_87 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_87 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_358 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_358 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:counter_load_not\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Printer:BUART:counter_load_not\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:tx_status_0\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Printer:BUART:tx_status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:tx_status_2\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Printer:BUART:tx_status_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_counter_load\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Printer:BUART:rx_counter_load\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_postpoll\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Printer:BUART:rx_postpoll\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_status_4\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Printer:BUART:rx_status_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_status_5\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Printer:BUART:rx_status_5\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_392 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_392 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:counter_load_not\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Dispenser:BUART:counter_load_not\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_status_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_counter_load\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_counter_load\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_postpoll\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_postpoll\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_status_4\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_status_4\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_status_5\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_status_5\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_444 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_444 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:counter_load_not\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \Display1:BUART:counter_load_not\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:tx_status_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Display1:BUART:tx_status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Display1:BUART:tx_status_2\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Display1:BUART:tx_status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_counter_load\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Display1:BUART:rx_counter_load\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_postpoll\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Display1:BUART:rx_postpoll\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_status_4\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Display1:BUART:rx_status_4\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_status_5\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Display1:BUART:rx_status_5\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_499 : LABEL IS "macrocell37";
    ATTRIBUTE Location OF Net_499 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Display2:BUART:counter_load_not\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Display2:BUART:counter_load_not\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Display2:BUART:tx_status_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \Display2:BUART:tx_status_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Display2:BUART:tx_status_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \Display2:BUART:tx_status_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_counter_load\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \Display2:BUART:rx_counter_load\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_postpoll\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \Display2:BUART:rx_postpoll\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_status_4\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Display2:BUART:rx_status_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_status_5\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Display2:BUART:rx_status_5\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \RF_Physical:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \RF_Physical:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \RF_Physical:BUART:sTX:TxSts\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \RF_Physical:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \RF_Physical:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \RF_Physical:BUART:sRX:RxSts\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Reset_DispenserTimer:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Reset_DispenserTimer:Sync:ctrl_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF DispenserStateTimeout_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Timer_DispenserState:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Timer_DispenserState:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ShiftReg_iButtonCRC4LSB:bSR:StsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \ShiftReg_iButtonCRC4LSB:bSR:StsReg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Input_iButton:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Input_iButton:Sync:ctrl_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Clock_iButton:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Clock_iButton:Sync:ctrl_reg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CRC_Security:SyncCtrl:CtrlReg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \CRC_Security:SyncCtrl:CtrlReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \CRC_Security:sC8:CRCdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \CRC_Security:sC8:CRCdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ShiftReg_Security:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \ShiftReg_Security:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ShiftReg_Security:bSR:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \ShiftReg_Security:bSR:StsReg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Clock_CRC:Sync:ctrl_reg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Clock_CRC:Sync:ctrl_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Reset_CRC:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \Reset_CRC:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Reset_iButton:Sync:ctrl_reg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \Reset_iButton:Sync:ctrl_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Printer:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \Printer:BUART:sTX:TxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Printer:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:sTX:TxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Printer:BUART:sTX:TxSts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Printer:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Printer:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \Printer:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:sRX:RxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Printer:BUART:sRX:RxSts\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \Dispenser:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Dispenser:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \Dispenser:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:sTX:TxSts\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Dispenser:BUART:sTX:TxSts\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \Dispenser:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \Dispenser:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:sRX:RxSts\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \Dispenser:BUART:sRX:RxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \Display1:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \Display1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \Display1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \Display1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Display1:BUART:sTX:TxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \Display1:BUART:sTX:TxSts\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Display1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \Display1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \Display1:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:sRX:RxSts\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \Display1:BUART:sRX:RxSts\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \Display2:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \Display2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \Display2:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Display2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell19";
    ATTRIBUTE Location OF \Display2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Display2:BUART:sTX:TxSts\ : LABEL IS "statusicell12";
    ATTRIBUTE Location OF \Display2:BUART:sTX:TxSts\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Display2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell20";
    ATTRIBUTE Location OF \Display2:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \Display2:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:sRX:RxSts\ : LABEL IS "statusicell13";
    ATTRIBUTE Location OF \Display2:BUART:sRX:RxSts\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF Counter_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE Location OF \I2C_Bus:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C_Bus:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \Timer_Tick:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell11";
    ATTRIBUTE Location OF \ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ShiftReg_iButtonCRC3MSB:bSR:StsReg\ : LABEL IS "statusicell14";
    ATTRIBUTE Location OF \ShiftReg_iButtonCRC3MSB:bSR:StsReg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell21";
    ATTRIBUTE Location OF \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \StatusReg_iButton5thCRCBit:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \StatusReg_iButton5thCRCBit:sts:sts_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:txn\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \RF_Physical:BUART:txn\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:tx_state_1\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \RF_Physical:BUART:tx_state_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:tx_state_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \RF_Physical:BUART:tx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:tx_state_2\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \RF_Physical:BUART:tx_state_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:tx_bitclk\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \RF_Physical:BUART:tx_bitclk\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \RF_Physical:BUART:tx_ctrl_mark_last\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_state_0\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_load_fifo\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_load_fifo\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_state_3\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_state_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_state_2\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_state_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_bitclk_enable\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_bitclk_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell58";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell59";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_status_3\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_status_3\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \RF_Physical:BUART:rx_last\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \RF_Physical:BUART:rx_last\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Printer:BUART:txn\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \Printer:BUART:txn\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:tx_state_1\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \Printer:BUART:tx_state_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:tx_state_0\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \Printer:BUART:tx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:tx_state_2\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \Printer:BUART:tx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:tx_bitclk\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Printer:BUART:tx_bitclk\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Printer:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Printer:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_state_0\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Printer:BUART:rx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_load_fifo\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Printer:BUART:rx_load_fifo\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_state_3\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Printer:BUART:rx_state_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_state_2\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \Printer:BUART:rx_state_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_bitclk_enable\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \Printer:BUART:rx_bitclk_enable\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \Printer:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell74";
    ATTRIBUTE Location OF MODIN5_1 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell75";
    ATTRIBUTE Location OF MODIN5_0 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_status_3\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \Printer:BUART:rx_status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Printer:BUART:rx_last\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \Printer:BUART:rx_last\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:txn\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Dispenser:BUART:txn\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_state_1\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_state_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_state_0\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_state_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_state_2\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_state_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_bitclk\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_bitclk\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_ctrl_mark_last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:tx_parity_bit\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \Dispenser:BUART:tx_parity_bit\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_state_0\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_load_fifo\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_load_fifo\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_state_3\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_state_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_state_2\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_bitclk_enable\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_bitclk_enable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell91";
    ATTRIBUTE Location OF MODIN9_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell92";
    ATTRIBUTE Location OF MODIN9_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_status_2\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_status_3\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_status_3\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_parity_error_pre\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_parity_error_pre\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_last\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_last\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Dispenser:BUART:rx_parity_bit\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \Dispenser:BUART:rx_parity_bit\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:txn\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \Display1:BUART:txn\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:tx_state_1\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Display1:BUART:tx_state_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:tx_state_0\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \Display1:BUART:tx_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Display1:BUART:tx_state_2\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \Display1:BUART:tx_state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:tx_bitclk\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \Display1:BUART:tx_bitclk\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Display1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \Display1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_state_0\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \Display1:BUART:rx_state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_load_fifo\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \Display1:BUART:rx_load_fifo\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_state_3\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \Display1:BUART:rx_state_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_state_2\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \Display1:BUART:rx_state_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \Display1:BUART:rx_bitclk_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \Display1:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF MODIN13_1 : LABEL IS "macrocell110";
    ATTRIBUTE Location OF MODIN13_1 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF MODIN13_0 : LABEL IS "macrocell111";
    ATTRIBUTE Location OF MODIN13_0 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_status_3\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \Display1:BUART:rx_status_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF SCL_Bus(0)_SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF SDA_Bus(0)_SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Display1:BUART:rx_last\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \Display1:BUART:rx_last\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Display2:BUART:txn\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \Display2:BUART:txn\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Display2:BUART:tx_state_1\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \Display2:BUART:tx_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Display2:BUART:tx_state_0\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \Display2:BUART:tx_state_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Display2:BUART:tx_state_2\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \Display2:BUART:tx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF Rx_Disp2(0)_SYNC : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Display2:BUART:tx_bitclk\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \Display2:BUART:tx_bitclk\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Display2:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \Display2:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_state_0\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \Display2:BUART:rx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_load_fifo\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \Display2:BUART:rx_load_fifo\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_state_3\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \Display2:BUART:rx_state_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_state_2\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \Display2:BUART:rx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \Display2:BUART:rx_bitclk_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \Display2:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:pollcount_1\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \Display2:BUART:pollcount_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Display2:BUART:pollcount_0\ : LABEL IS "macrocell127";
    ATTRIBUTE Location OF \Display2:BUART:pollcount_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF Rx_Disp1(0)_SYNC : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_status_3\ : LABEL IS "macrocell128";
    ATTRIBUTE Location OF \Display2:BUART:rx_status_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF Rx_Pump(0)_SYNC : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF Rx_Print(0)_SYNC : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Display2:BUART:rx_last\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \Display2:BUART:rx_last\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF Rx_RF(0)_SYNC : LABEL IS "U(2,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_734,
            dclk_0 => Net_734_local,
            dclk_glb_1 => Net_10,
            dclk_1 => Net_10_local,
            dclk_glb_2 => \Display2:Net_9\,
            dclk_2 => \Display2:Net_9_local\,
            dclk_glb_3 => \Display1:Net_9\,
            dclk_3 => \Display1:Net_9_local\,
            dclk_glb_4 => Net_470,
            dclk_4 => Net_470_local,
            dclk_glb_5 => \RF_Physical:Net_9\,
            dclk_5 => \RF_Physical:Net_9_local\,
            dclk_glb_6 => Net_1067,
            dclk_6 => Net_1067_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\);

    Rx_RF:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_RF(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_RF",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_RF(0)__PA,
            oe => open,
            fb => Net_7,
            pad_in => Rx_RF(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_RF:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_RF(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_RF",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_RF(0)__PA,
            oe => open,
            pin_input => Net_2,
            pad_out => Tx_RF(0)_PAD,
            pad_in => Tx_RF(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Print:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6cb233f3-9be5-4aa2-8a34-f7ec52d99db5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Print(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Print",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Print(0)__PA,
            oe => open,
            fb => Net_363,
            pad_in => Rx_Print(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Print:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8c416670-f619-4293-9bef-04c89d57c95a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Print(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Print",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Print(0)__PA,
            oe => open,
            pin_input => Net_358,
            pad_out => Tx_Print(0)_PAD,
            pad_in => Tx_Print(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Pump:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "46dcc609-45dc-4cb1-aa6f-045ef9dc7369",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Pump(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Pump",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Pump(0)__PA,
            oe => open,
            fb => Net_397,
            pad_in => Rx_Pump(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Pump:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f7480020-7ef3-4b29-8029-376bf52cbbd1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Pump(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Pump",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Pump(0)__PA,
            oe => open,
            pin_input => Net_392,
            pad_out => Tx_Pump(0)_PAD,
            pad_in => Tx_Pump(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Disp1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5f053855-6ffc-41a9-ad9d-d02fe9e6834c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Disp1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Disp1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Disp1(0)__PA,
            oe => open,
            fb => Net_449,
            pad_in => Rx_Disp1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Disp1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "da9ffc36-684c-4ddd-b8f6-dc39e0b176eb",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Disp1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Disp1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Disp1(0)__PA,
            oe => open,
            pin_input => Net_444,
            pad_out => Tx_Disp1(0)_PAD,
            pad_in => Tx_Disp1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Disp2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b161f1cb-237d-40e8-ba9b-e2a4cb6ef0c1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Disp2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Disp2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Disp2(0)__PA,
            oe => open,
            fb => Net_504,
            pad_in => Rx_Disp2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Disp2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c3580982-d808-4fc2-86d1-05be1b2449ad",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Disp2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Disp2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Disp2(0)__PA,
            oe => open,
            pin_input => Net_499,
            pad_out => Tx_Disp2(0)_PAD,
            pad_in => Tx_Disp2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_Bus:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_Bus(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_Bus",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_Bus(0)__PA,
            oe => open,
            fb => \I2C_Bus:Net_1109_1\,
            pin_input => \I2C_Bus:sda_x_wire\,
            pad_out => SDA_Bus(0)_PAD,
            pad_in => SDA_Bus(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_Bus:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_Bus(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_Bus",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_Bus(0)__PA,
            oe => open,
            fb => \I2C_Bus:Net_1109_0\,
            pin_input => \I2C_Bus:Net_643_0\,
            pad_out => SCL_Bus(0)_PAD,
            pad_in => SCL_Bus(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    iButton1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    iButton1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "iButton1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => iButton1(0)__PA,
            oe => open,
            pad_in => iButton1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    iButton2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "f6efac75-b064-41ae-8698-535ee05f14bb",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    iButton2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "iButton2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => iButton2(0)__PA,
            oe => open,
            pad_in => iButton2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    eepromWP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    eepromWP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "eepromWP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => eepromWP(0)__PA,
            oe => open,
            pad_in => eepromWP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2,
            main_0 => \RF_Physical:BUART:txn\);

    \RF_Physical:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:counter_load_not\,
            main_0 => \RF_Physical:BUART:tx_state_1\,
            main_1 => \RF_Physical:BUART:tx_state_0\,
            main_2 => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            main_3 => \RF_Physical:BUART:tx_state_2\);

    \RF_Physical:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:tx_status_0\,
            main_0 => \RF_Physical:BUART:tx_state_1\,
            main_1 => \RF_Physical:BUART:tx_state_0\,
            main_2 => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            main_3 => \RF_Physical:BUART:tx_fifo_empty\,
            main_4 => \RF_Physical:BUART:tx_state_2\);

    \RF_Physical:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:tx_status_2\,
            main_0 => \RF_Physical:BUART:tx_fifo_notfull\);

    \RF_Physical:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_counter_load\,
            main_0 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            main_1 => \RF_Physical:BUART:rx_state_0\,
            main_2 => \RF_Physical:BUART:rx_state_3\,
            main_3 => \RF_Physical:BUART:rx_state_2\);

    \RF_Physical:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_postpoll\,
            main_0 => MODIN1_1,
            main_1 => MODIN1_0,
            main_2 => Net_7_SYNCOUT);

    \RF_Physical:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_status_4\,
            main_0 => \RF_Physical:BUART:rx_load_fifo\,
            main_1 => \RF_Physical:BUART:rx_fifofull\);

    \RF_Physical:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_status_5\,
            main_0 => \RF_Physical:BUART:rx_fifonotempty\,
            main_1 => \RF_Physical:BUART:rx_state_stop1_reg\);

    \Timer_DispenserState:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer_DispenserState:TimerUDB:status_tc\,
            main_0 => \Timer_DispenserState:TimerUDB:control_7\,
            main_1 => \Timer_DispenserState:TimerUDB:per_zero\);

    \CRC_Security:si\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CRC_Security:si\,
            main_0 => \CRC_Security:cmsb\,
            main_1 => Net_133);

    Net_152:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_152,
            main_0 => Net_996,
            main_1 => Net_997);

    Net_87:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_87,
            main_0 => Net_872,
            main_1 => Net_997);

    Net_358:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_358,
            main_0 => \Printer:BUART:txn\);

    \Printer:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:counter_load_not\,
            main_0 => \Printer:BUART:tx_state_1\,
            main_1 => \Printer:BUART:tx_state_0\,
            main_2 => \Printer:BUART:tx_bitclk_enable_pre\,
            main_3 => \Printer:BUART:tx_state_2\);

    \Printer:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:tx_status_0\,
            main_0 => \Printer:BUART:tx_state_1\,
            main_1 => \Printer:BUART:tx_state_0\,
            main_2 => \Printer:BUART:tx_bitclk_enable_pre\,
            main_3 => \Printer:BUART:tx_fifo_empty\,
            main_4 => \Printer:BUART:tx_state_2\);

    \Printer:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:tx_status_2\,
            main_0 => \Printer:BUART:tx_fifo_notfull\);

    \Printer:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_counter_load\,
            main_0 => \Printer:BUART:tx_ctrl_mark_last\,
            main_1 => \Printer:BUART:rx_state_0\,
            main_2 => \Printer:BUART:rx_state_3\,
            main_3 => \Printer:BUART:rx_state_2\);

    \Printer:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_postpoll\,
            main_0 => MODIN5_1,
            main_1 => MODIN5_0,
            main_2 => Net_363_SYNCOUT);

    \Printer:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_status_4\,
            main_0 => \Printer:BUART:rx_load_fifo\,
            main_1 => \Printer:BUART:rx_fifofull\);

    \Printer:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_status_5\,
            main_0 => \Printer:BUART:rx_fifonotempty\,
            main_1 => \Printer:BUART:rx_state_stop1_reg\);

    Net_392:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_392,
            main_0 => \Dispenser:BUART:txn\);

    \Dispenser:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:counter_load_not\,
            main_0 => \Dispenser:BUART:tx_state_1\,
            main_1 => \Dispenser:BUART:tx_state_0\,
            main_2 => \Dispenser:BUART:tx_bitclk_enable_pre\,
            main_3 => \Dispenser:BUART:tx_state_2\);

    \Dispenser:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_status_0\,
            main_0 => \Dispenser:BUART:tx_state_1\,
            main_1 => \Dispenser:BUART:tx_state_0\,
            main_2 => \Dispenser:BUART:tx_bitclk_enable_pre\,
            main_3 => \Dispenser:BUART:tx_fifo_empty\,
            main_4 => \Dispenser:BUART:tx_state_2\);

    \Dispenser:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_status_2\,
            main_0 => \Dispenser:BUART:tx_fifo_notfull\);

    \Dispenser:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_counter_load\,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_state_3\,
            main_3 => \Dispenser:BUART:rx_state_2\);

    \Dispenser:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_postpoll\,
            main_0 => MODIN9_1,
            main_1 => MODIN9_0,
            main_2 => Net_397_SYNCOUT);

    \Dispenser:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_status_4\,
            main_0 => \Dispenser:BUART:rx_load_fifo\,
            main_1 => \Dispenser:BUART:rx_fifofull\);

    \Dispenser:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_status_5\,
            main_0 => \Dispenser:BUART:rx_fifonotempty\,
            main_1 => \Dispenser:BUART:rx_state_stop1_reg\);

    Net_444:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_444,
            main_0 => \Display1:BUART:txn\);

    \Display1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:counter_load_not\,
            main_0 => \Display1:BUART:tx_state_1\,
            main_1 => \Display1:BUART:tx_state_0\,
            main_2 => \Display1:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display1:BUART:tx_state_2\);

    \Display1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:tx_status_0\,
            main_0 => \Display1:BUART:tx_state_1\,
            main_1 => \Display1:BUART:tx_state_0\,
            main_2 => \Display1:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display1:BUART:tx_fifo_empty\,
            main_4 => \Display1:BUART:tx_state_2\);

    \Display1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:tx_status_2\,
            main_0 => \Display1:BUART:tx_fifo_notfull\);

    \Display1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_counter_load\,
            main_0 => \Display1:BUART:tx_ctrl_mark_last\,
            main_1 => \Display1:BUART:rx_state_0\,
            main_2 => \Display1:BUART:rx_state_3\,
            main_3 => \Display1:BUART:rx_state_2\);

    \Display1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_postpoll\,
            main_0 => MODIN13_1,
            main_1 => MODIN13_0,
            main_2 => Net_449_SYNCOUT);

    \Display1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_status_4\,
            main_0 => \Display1:BUART:rx_load_fifo\,
            main_1 => \Display1:BUART:rx_fifofull\);

    \Display1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_status_5\,
            main_0 => \Display1:BUART:rx_fifonotempty\,
            main_1 => \Display1:BUART:rx_state_stop1_reg\);

    Net_499:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_499,
            main_0 => \Display2:BUART:txn\);

    \Display2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:counter_load_not\,
            main_0 => \Display2:BUART:tx_state_1\,
            main_1 => \Display2:BUART:tx_state_0\,
            main_2 => \Display2:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display2:BUART:tx_state_2\);

    \Display2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:tx_status_0\,
            main_0 => \Display2:BUART:tx_state_1\,
            main_1 => \Display2:BUART:tx_state_0\,
            main_2 => \Display2:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display2:BUART:tx_fifo_empty\,
            main_4 => \Display2:BUART:tx_state_2\);

    \Display2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:tx_status_2\,
            main_0 => \Display2:BUART:tx_fifo_notfull\);

    \Display2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_counter_load\,
            main_0 => \Display2:BUART:tx_ctrl_mark_last\,
            main_1 => \Display2:BUART:rx_state_0\,
            main_2 => \Display2:BUART:rx_state_3\,
            main_3 => \Display2:BUART:rx_state_2\);

    \Display2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_postpoll\,
            main_0 => \Display2:BUART:pollcount_1\,
            main_1 => \Display2:BUART:pollcount_0\,
            main_2 => Net_504_SYNCOUT);

    \Display2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_status_4\,
            main_0 => \Display2:BUART:rx_load_fifo\,
            main_1 => \Display2:BUART:rx_fifofull\);

    \Display2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_status_5\,
            main_0 => \Display2:BUART:rx_fifonotempty\,
            main_1 => \Display2:BUART:rx_state_stop1_reg\);

    \RF_Physical:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_36,
            clock => ClockBlock_BUS_CLK);

    \RF_Physical:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \RF_Physical:Net_9\,
            cs_addr_2 => \RF_Physical:BUART:tx_state_1\,
            cs_addr_1 => \RF_Physical:BUART:tx_state_0\,
            cs_addr_0 => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            so_comb => \RF_Physical:BUART:tx_shift_out\,
            f0_bus_stat_comb => \RF_Physical:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \RF_Physical:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \RF_Physical:Net_9\,
            cs_addr_0 => \RF_Physical:BUART:counter_load_not\,
            ce0_reg => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \RF_Physical:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \RF_Physical:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \RF_Physical:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RF_Physical:BUART:tx_fifo_notfull\,
            status_2 => \RF_Physical:BUART:tx_status_2\,
            status_1 => \RF_Physical:BUART:tx_fifo_empty\,
            status_0 => \RF_Physical:BUART:tx_status_0\);

    \RF_Physical:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \RF_Physical:Net_9\,
            cs_addr_2 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \RF_Physical:BUART:rx_state_0\,
            cs_addr_0 => \RF_Physical:BUART:rx_bitclk_enable\,
            route_si => \RF_Physical:BUART:rx_postpoll\,
            f0_load => \RF_Physical:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \RF_Physical:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \RF_Physical:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \RF_Physical:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \RF_Physical:Net_9\,
            reset => open,
            load => \RF_Physical:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \RF_Physical:BUART:rx_count_2\,
            count_1 => \RF_Physical:BUART:rx_count_1\,
            count_0 => \RF_Physical:BUART:rx_count_0\,
            tc => \RF_Physical:BUART:rx_count7_tc\);

    \RF_Physical:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \RF_Physical:Net_9\,
            status_6 => open,
            status_5 => \RF_Physical:BUART:rx_status_5\,
            status_4 => \RF_Physical:BUART:rx_status_4\,
            status_3 => \RF_Physical:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_36);

    \Reset_DispenserTimer:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Reset_DispenserTimer:control_7\,
            control_6 => \Reset_DispenserTimer:control_6\,
            control_5 => \Reset_DispenserTimer:control_5\,
            control_4 => \Reset_DispenserTimer:control_4\,
            control_3 => \Reset_DispenserTimer:control_3\,
            control_2 => \Reset_DispenserTimer:control_2\,
            control_1 => \Reset_DispenserTimer:control_1\,
            control_0 => Net_12,
            busclk => ClockBlock_BUS_CLK);

    DispenserStateTimeout_ISR:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_59,
            clock => ClockBlock_BUS_CLK);

    \Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            control_7 => \Timer_DispenserState:TimerUDB:control_7\,
            control_6 => \Timer_DispenserState:TimerUDB:control_6\,
            control_5 => \Timer_DispenserState:TimerUDB:control_5\,
            control_4 => \Timer_DispenserState:TimerUDB:control_4\,
            control_3 => \Timer_DispenserState:TimerUDB:control_3\,
            control_2 => \Timer_DispenserState:TimerUDB:control_2\,
            control_1 => \Timer_DispenserState:TimerUDB:control_1\,
            control_0 => \Timer_DispenserState:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_DispenserState:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_12,
            clock => Net_10,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_DispenserState:TimerUDB:status_3\,
            status_2 => \Timer_DispenserState:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer_DispenserState:TimerUDB:status_tc\,
            interrupt => Net_59);

    \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_12,
            cs_addr_1 => \Timer_DispenserState:TimerUDB:control_7\,
            cs_addr_0 => \Timer_DispenserState:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer_DispenserState:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer_DispenserState:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_12,
            cs_addr_1 => \Timer_DispenserState:TimerUDB:control_7\,
            cs_addr_0 => \Timer_DispenserState:TimerUDB:per_zero\,
            z0_comb => \Timer_DispenserState:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_DispenserState:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_DispenserState:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_DispenserState:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer_DispenserState:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer_DispenserState:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \ShiftReg_iButtonCRC4LSB:bSR:control_7\,
            control_6 => \ShiftReg_iButtonCRC4LSB:bSR:control_6\,
            control_5 => \ShiftReg_iButtonCRC4LSB:bSR:control_5\,
            control_4 => \ShiftReg_iButtonCRC4LSB:bSR:control_4\,
            control_3 => \ShiftReg_iButtonCRC4LSB:bSR:control_3\,
            control_2 => \ShiftReg_iButtonCRC4LSB:bSR:control_2\,
            control_1 => \ShiftReg_iButtonCRC4LSB:bSR:control_1\,
            control_0 => \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\,
            clk_en => Net_995,
            busclk => ClockBlock_BUS_CLK);

    \ShiftReg_iButtonCRC4LSB:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \ShiftReg_iButtonCRC4LSB:bSR:status_6\,
            status_5 => \ShiftReg_iButtonCRC4LSB:bSR:status_5\,
            status_4 => \ShiftReg_iButtonCRC4LSB:bSR:status_4\,
            status_3 => \ShiftReg_iButtonCRC4LSB:bSR:status_3\,
            status_2 => Net_160,
            status_1 => open,
            status_0 => open,
            clk_en => Net_995);

    \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \ShiftReg_iButtonCRC4LSB:bSR:ctrl_clk_enable\,
            cs_addr_0 => Net_160,
            route_si => Net_87,
            so_comb => Net_996,
            f0_bus_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_4\,
            f0_blk_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_3\,
            f1_bus_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_6\,
            f1_blk_stat_comb => \ShiftReg_iButtonCRC4LSB:bSR:status_5\,
            clk_en => Net_995,
            busclk => ClockBlock_BUS_CLK);

    \Input_iButton:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Input_iButton:control_7\,
            control_6 => \Input_iButton:control_6\,
            control_5 => \Input_iButton:control_5\,
            control_4 => \Input_iButton:control_4\,
            control_3 => \Input_iButton:control_3\,
            control_2 => \Input_iButton:control_2\,
            control_1 => \Input_iButton:control_1\,
            control_0 => Net_872,
            busclk => ClockBlock_BUS_CLK);

    \Clock_iButton:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Clock_iButton:control_7\,
            control_6 => \Clock_iButton:control_6\,
            control_5 => \Clock_iButton:control_5\,
            control_4 => \Clock_iButton:control_4\,
            control_3 => \Clock_iButton:control_3\,
            control_2 => \Clock_iButton:control_2\,
            control_1 => \Clock_iButton:control_1\,
            control_0 => Net_995,
            busclk => ClockBlock_BUS_CLK);

    \CRC_Security:SyncCtrl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \CRC_Security:control_7\,
            control_6 => \CRC_Security:control_6\,
            control_5 => \CRC_Security:control_5\,
            control_4 => \CRC_Security:control_4\,
            control_3 => \CRC_Security:control_3\,
            control_2 => \CRC_Security:control_2\,
            control_1 => \CRC_Security:control_1\,
            control_0 => \CRC_Security:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \CRC_Security:sC8:CRCdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000010",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => Net_140,
            cs_addr_0 => \CRC_Security:control_0\,
            route_si => \CRC_Security:si\,
            route_ci => \CRC_Security:si\,
            cmsb_comb => \CRC_Security:cmsb\,
            clk_en => Net_111,
            busclk => ClockBlock_BUS_CLK);

    \ShiftReg_Security:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \ShiftReg_Security:bSR:control_7\,
            control_6 => \ShiftReg_Security:bSR:control_6\,
            control_5 => \ShiftReg_Security:bSR:control_5\,
            control_4 => \ShiftReg_Security:bSR:control_4\,
            control_3 => \ShiftReg_Security:bSR:control_3\,
            control_2 => \ShiftReg_Security:bSR:control_2\,
            control_1 => \ShiftReg_Security:bSR:control_1\,
            control_0 => \ShiftReg_Security:bSR:ctrl_clk_enable\,
            clk_en => Net_111,
            busclk => ClockBlock_BUS_CLK);

    \ShiftReg_Security:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \ShiftReg_Security:bSR:status_6\,
            status_5 => \ShiftReg_Security:bSR:status_5\,
            status_4 => \ShiftReg_Security:bSR:status_4\,
            status_3 => \ShiftReg_Security:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            clk_en => Net_111);

    \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \ShiftReg_Security:bSR:ctrl_clk_enable\,
            so_comb => Net_133,
            f0_bus_stat_comb => \ShiftReg_Security:bSR:status_4\,
            f0_blk_stat_comb => \ShiftReg_Security:bSR:status_3\,
            f1_bus_stat_comb => \ShiftReg_Security:bSR:status_6\,
            f1_blk_stat_comb => \ShiftReg_Security:bSR:status_5\,
            clk_en => Net_111,
            busclk => ClockBlock_BUS_CLK);

    \Clock_CRC:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Clock_CRC:control_7\,
            control_6 => \Clock_CRC:control_6\,
            control_5 => \Clock_CRC:control_5\,
            control_4 => \Clock_CRC:control_4\,
            control_3 => \Clock_CRC:control_3\,
            control_2 => \Clock_CRC:control_2\,
            control_1 => \Clock_CRC:control_1\,
            control_0 => Net_111,
            busclk => ClockBlock_BUS_CLK);

    \Reset_CRC:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Reset_CRC:control_7\,
            control_6 => \Reset_CRC:control_6\,
            control_5 => \Reset_CRC:control_5\,
            control_4 => \Reset_CRC:control_4\,
            control_3 => \Reset_CRC:control_3\,
            control_2 => \Reset_CRC:control_2\,
            control_1 => \Reset_CRC:control_1\,
            control_0 => Net_140,
            busclk => ClockBlock_BUS_CLK);

    \Reset_iButton:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Reset_iButton:control_7\,
            control_6 => \Reset_iButton:control_6\,
            control_5 => \Reset_iButton:control_5\,
            control_4 => \Reset_iButton:control_4\,
            control_3 => \Reset_iButton:control_3\,
            control_2 => \Reset_iButton:control_2\,
            control_1 => \Reset_iButton:control_1\,
            control_0 => Net_160,
            busclk => ClockBlock_BUS_CLK);

    \Printer:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_470,
            cs_addr_2 => \Printer:BUART:tx_state_1\,
            cs_addr_1 => \Printer:BUART:tx_state_0\,
            cs_addr_0 => \Printer:BUART:tx_bitclk_enable_pre\,
            so_comb => \Printer:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Printer:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Printer:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Printer:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_470,
            cs_addr_0 => \Printer:BUART:counter_load_not\,
            ce0_reg => \Printer:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \Printer:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Printer:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_470,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Printer:BUART:tx_fifo_notfull\,
            status_2 => \Printer:BUART:tx_status_2\,
            status_1 => \Printer:BUART:tx_fifo_empty\,
            status_0 => \Printer:BUART:tx_status_0\);

    \Printer:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_470,
            cs_addr_2 => \Printer:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Printer:BUART:rx_state_0\,
            cs_addr_0 => \Printer:BUART:rx_bitclk_enable\,
            route_si => \Printer:BUART:rx_postpoll\,
            f0_load => \Printer:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Printer:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Printer:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Printer:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_470,
            reset => open,
            load => \Printer:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \Printer:BUART:rx_count_2\,
            count_1 => \Printer:BUART:rx_count_1\,
            count_0 => \Printer:BUART:rx_count_0\,
            tc => \Printer:BUART:rx_count7_tc\);

    \Printer:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_470,
            status_6 => open,
            status_5 => \Printer:BUART:rx_status_5\,
            status_4 => \Printer:BUART:rx_status_4\,
            status_3 => \Printer:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \Dispenser:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_481,
            clock => ClockBlock_BUS_CLK);

    \Dispenser:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1067,
            cs_addr_2 => \Dispenser:BUART:tx_state_1\,
            cs_addr_1 => \Dispenser:BUART:tx_state_0\,
            cs_addr_0 => \Dispenser:BUART:tx_bitclk_enable_pre\,
            so_comb => \Dispenser:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Dispenser:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Dispenser:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1067,
            cs_addr_0 => \Dispenser:BUART:counter_load_not\,
            ce0_reg => \Dispenser:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \Dispenser:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Dispenser:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1067,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Dispenser:BUART:tx_fifo_notfull\,
            status_2 => \Dispenser:BUART:tx_status_2\,
            status_1 => \Dispenser:BUART:tx_fifo_empty\,
            status_0 => \Dispenser:BUART:tx_status_0\);

    \Dispenser:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1067,
            cs_addr_2 => \Dispenser:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Dispenser:BUART:rx_state_0\,
            cs_addr_0 => \Dispenser:BUART:rx_bitclk_enable\,
            route_si => \Dispenser:BUART:rx_postpoll\,
            f0_load => \Dispenser:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Dispenser:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Dispenser:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Dispenser:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1067,
            reset => open,
            load => \Dispenser:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN12_6,
            count_5 => MODIN12_5,
            count_4 => MODIN12_4,
            count_3 => MODIN12_3,
            count_2 => \Dispenser:BUART:rx_count_2\,
            count_1 => \Dispenser:BUART:rx_count_1\,
            count_0 => \Dispenser:BUART:rx_count_0\,
            tc => \Dispenser:BUART:rx_count7_tc\);

    \Dispenser:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1067,
            status_6 => open,
            status_5 => \Dispenser:BUART:rx_status_5\,
            status_4 => \Dispenser:BUART:rx_status_4\,
            status_3 => \Dispenser:BUART:rx_status_3\,
            status_2 => \Dispenser:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open,
            interrupt => Net_481);

    \Display1:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_492,
            clock => ClockBlock_BUS_CLK);

    \Display1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display1:Net_9\,
            cs_addr_2 => \Display1:BUART:tx_state_1\,
            cs_addr_1 => \Display1:BUART:tx_state_0\,
            cs_addr_0 => \Display1:BUART:tx_bitclk_enable_pre\,
            so_comb => \Display1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Display1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Display1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Display1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display1:Net_9\,
            cs_addr_0 => \Display1:BUART:counter_load_not\,
            ce0_reg => \Display1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \Display1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Display1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Display1:BUART:tx_fifo_notfull\,
            status_2 => \Display1:BUART:tx_status_2\,
            status_1 => \Display1:BUART:tx_fifo_empty\,
            status_0 => \Display1:BUART:tx_status_0\);

    \Display1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display1:Net_9\,
            cs_addr_2 => \Display1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Display1:BUART:rx_state_0\,
            cs_addr_0 => \Display1:BUART:rx_bitclk_enable\,
            route_si => \Display1:BUART:rx_postpoll\,
            f0_load => \Display1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Display1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Display1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Display1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Display1:Net_9\,
            reset => open,
            load => \Display1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN16_6,
            count_5 => MODIN16_5,
            count_4 => MODIN16_4,
            count_3 => MODIN16_3,
            count_2 => \Display1:BUART:rx_count_2\,
            count_1 => \Display1:BUART:rx_count_1\,
            count_0 => \Display1:BUART:rx_count_0\,
            tc => \Display1:BUART:rx_count7_tc\);

    \Display1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display1:Net_9\,
            status_6 => open,
            status_5 => \Display1:BUART:rx_status_5\,
            status_4 => \Display1:BUART:rx_status_4\,
            status_3 => \Display1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_492);

    \Display2:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_528,
            clock => ClockBlock_BUS_CLK);

    \Display2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display2:Net_9\,
            cs_addr_2 => \Display2:BUART:tx_state_1\,
            cs_addr_1 => \Display2:BUART:tx_state_0\,
            cs_addr_0 => \Display2:BUART:tx_bitclk_enable_pre\,
            so_comb => \Display2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Display2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Display2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Display2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display2:Net_9\,
            cs_addr_0 => \Display2:BUART:counter_load_not\,
            ce0_reg => \Display2:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \Display2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Display2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display2:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Display2:BUART:tx_fifo_notfull\,
            status_2 => \Display2:BUART:tx_status_2\,
            status_1 => \Display2:BUART:tx_fifo_empty\,
            status_0 => \Display2:BUART:tx_status_0\);

    \Display2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display2:Net_9\,
            cs_addr_2 => \Display2:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Display2:BUART:rx_state_0\,
            cs_addr_0 => \Display2:BUART:rx_bitclk_enable\,
            route_si => \Display2:BUART:rx_postpoll\,
            f0_load => \Display2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Display2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Display2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Display2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Display2:Net_9\,
            reset => open,
            load => \Display2:BUART:rx_counter_load\,
            enable => open,
            count_6 => \Display2:BUART:rx_count_6\,
            count_5 => \Display2:BUART:rx_count_5\,
            count_4 => \Display2:BUART:rx_count_4\,
            count_3 => \Display2:BUART:rx_count_3\,
            count_2 => \Display2:BUART:rx_count_2\,
            count_1 => \Display2:BUART:rx_count_1\,
            count_0 => \Display2:BUART:rx_count_0\,
            tc => \Display2:BUART:rx_count7_tc\);

    \Display2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Display2:Net_9\,
            status_6 => open,
            status_5 => \Display2:BUART:rx_status_5\,
            status_4 => \Display2:BUART:rx_status_4\,
            status_3 => \Display2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_528);

    Counter_ISR:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_701,
            clock => ClockBlock_BUS_CLK);

    \I2C_Bus:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_Bus:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_Bus:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_Bus:Net_1109_0\,
            sda_in => \I2C_Bus:Net_1109_1\,
            scl_out => \I2C_Bus:Net_643_0\,
            sda_out => \I2C_Bus:sda_x_wire\,
            interrupt => \I2C_Bus:Net_697\);

    \Timer_Tick:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_Tick:Net_51\,
            cmp => \Timer_Tick:Net_261\,
            irq => Net_701);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \ShiftReg_iButtonCRC3MSB:bSR:control_7\,
            control_6 => \ShiftReg_iButtonCRC3MSB:bSR:control_6\,
            control_5 => \ShiftReg_iButtonCRC3MSB:bSR:control_5\,
            control_4 => \ShiftReg_iButtonCRC3MSB:bSR:control_4\,
            control_3 => \ShiftReg_iButtonCRC3MSB:bSR:control_3\,
            control_2 => \ShiftReg_iButtonCRC3MSB:bSR:control_2\,
            control_1 => \ShiftReg_iButtonCRC3MSB:bSR:control_1\,
            control_0 => \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\,
            clk_en => Net_995,
            busclk => ClockBlock_BUS_CLK);

    \ShiftReg_iButtonCRC3MSB:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \ShiftReg_iButtonCRC3MSB:bSR:status_6\,
            status_5 => \ShiftReg_iButtonCRC3MSB:bSR:status_5\,
            status_4 => \ShiftReg_iButtonCRC3MSB:bSR:status_4\,
            status_3 => \ShiftReg_iButtonCRC3MSB:bSR:status_3\,
            status_2 => Net_160,
            status_1 => open,
            status_0 => open,
            clk_en => Net_995);

    \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000101000000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \ShiftReg_iButtonCRC3MSB:bSR:ctrl_clk_enable\,
            cs_addr_0 => Net_160,
            route_si => Net_996,
            so_comb => Net_997,
            f0_bus_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_4\,
            f0_blk_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_3\,
            f1_bus_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_6\,
            f1_blk_stat_comb => \ShiftReg_iButtonCRC3MSB:bSR:status_5\,
            clk_en => Net_995,
            busclk => ClockBlock_BUS_CLK);

    \StatusReg_iButton5thCRCBit:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_152);

    \RF_Physical:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:txn\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:txn\,
            main_1 => \RF_Physical:BUART:tx_state_1\,
            main_2 => \RF_Physical:BUART:tx_state_0\,
            main_3 => \RF_Physical:BUART:tx_shift_out\,
            main_4 => \RF_Physical:BUART:tx_state_2\,
            main_5 => \RF_Physical:BUART:tx_counter_dp\,
            main_6 => \RF_Physical:BUART:tx_bitclk\);

    \RF_Physical:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:tx_state_1\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_state_1\,
            main_1 => \RF_Physical:BUART:tx_state_0\,
            main_2 => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            main_3 => \RF_Physical:BUART:tx_state_2\,
            main_4 => \RF_Physical:BUART:tx_counter_dp\,
            main_5 => \RF_Physical:BUART:tx_bitclk\);

    \RF_Physical:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:tx_state_0\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_state_1\,
            main_1 => \RF_Physical:BUART:tx_state_0\,
            main_2 => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            main_3 => \RF_Physical:BUART:tx_fifo_empty\,
            main_4 => \RF_Physical:BUART:tx_state_2\,
            main_5 => \RF_Physical:BUART:tx_bitclk\);

    \RF_Physical:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:tx_state_2\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_state_1\,
            main_1 => \RF_Physical:BUART:tx_state_0\,
            main_2 => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            main_3 => \RF_Physical:BUART:tx_state_2\,
            main_4 => \RF_Physical:BUART:tx_counter_dp\,
            main_5 => \RF_Physical:BUART:tx_bitclk\);

    \RF_Physical:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:tx_bitclk\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_state_1\,
            main_1 => \RF_Physical:BUART:tx_state_0\,
            main_2 => \RF_Physical:BUART:tx_bitclk_enable_pre\,
            main_3 => \RF_Physical:BUART:tx_state_2\);

    \RF_Physical:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:tx_ctrl_mark_last\,
            clock_0 => \RF_Physical:Net_9\);

    \RF_Physical:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_state_0\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            main_1 => \RF_Physical:BUART:rx_state_0\,
            main_2 => \RF_Physical:BUART:rx_bitclk_enable\,
            main_3 => \RF_Physical:BUART:rx_state_3\,
            main_4 => \RF_Physical:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4,
            main_10 => Net_7_SYNCOUT);

    \RF_Physical:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_load_fifo\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            main_1 => \RF_Physical:BUART:rx_state_0\,
            main_2 => \RF_Physical:BUART:rx_bitclk_enable\,
            main_3 => \RF_Physical:BUART:rx_state_3\,
            main_4 => \RF_Physical:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \RF_Physical:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_state_3\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            main_1 => \RF_Physical:BUART:rx_state_0\,
            main_2 => \RF_Physical:BUART:rx_bitclk_enable\,
            main_3 => \RF_Physical:BUART:rx_state_3\,
            main_4 => \RF_Physical:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \RF_Physical:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_state_2\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            main_1 => \RF_Physical:BUART:rx_state_0\,
            main_2 => \RF_Physical:BUART:rx_bitclk_enable\,
            main_3 => \RF_Physical:BUART:rx_state_3\,
            main_4 => \RF_Physical:BUART:rx_state_2\,
            main_5 => \RF_Physical:BUART:rx_last\,
            main_6 => MODIN4_6,
            main_7 => MODIN4_5,
            main_8 => MODIN4_4,
            main_9 => Net_7_SYNCOUT);

    \RF_Physical:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_bitclk_enable\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:rx_count_2\,
            main_1 => \RF_Physical:BUART:rx_count_1\,
            main_2 => \RF_Physical:BUART:rx_count_0\);

    \RF_Physical:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_state_stop1_reg\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            main_1 => \RF_Physical:BUART:rx_state_0\,
            main_2 => \RF_Physical:BUART:rx_state_3\,
            main_3 => \RF_Physical:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:rx_count_2\,
            main_1 => \RF_Physical:BUART:rx_count_1\,
            main_2 => MODIN1_1,
            main_3 => MODIN1_0,
            main_4 => Net_7_SYNCOUT);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:rx_count_2\,
            main_1 => \RF_Physical:BUART:rx_count_1\,
            main_2 => MODIN1_0,
            main_3 => Net_7_SYNCOUT);

    \RF_Physical:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_status_3\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => \RF_Physical:BUART:tx_ctrl_mark_last\,
            main_1 => \RF_Physical:BUART:rx_state_0\,
            main_2 => \RF_Physical:BUART:rx_bitclk_enable\,
            main_3 => \RF_Physical:BUART:rx_state_3\,
            main_4 => \RF_Physical:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN1_0,
            main_7 => Net_7_SYNCOUT);

    \RF_Physical:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RF_Physical:BUART:rx_last\,
            clock_0 => \RF_Physical:Net_9\,
            main_0 => Net_7_SYNCOUT);

    \Printer:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:txn\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:txn\,
            main_1 => \Printer:BUART:tx_state_1\,
            main_2 => \Printer:BUART:tx_state_0\,
            main_3 => \Printer:BUART:tx_shift_out\,
            main_4 => \Printer:BUART:tx_state_2\,
            main_5 => \Printer:BUART:tx_counter_dp\,
            main_6 => \Printer:BUART:tx_bitclk\);

    \Printer:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:tx_state_1\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_state_1\,
            main_1 => \Printer:BUART:tx_state_0\,
            main_2 => \Printer:BUART:tx_bitclk_enable_pre\,
            main_3 => \Printer:BUART:tx_state_2\,
            main_4 => \Printer:BUART:tx_counter_dp\,
            main_5 => \Printer:BUART:tx_bitclk\);

    \Printer:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:tx_state_0\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_state_1\,
            main_1 => \Printer:BUART:tx_state_0\,
            main_2 => \Printer:BUART:tx_bitclk_enable_pre\,
            main_3 => \Printer:BUART:tx_fifo_empty\,
            main_4 => \Printer:BUART:tx_state_2\,
            main_5 => \Printer:BUART:tx_bitclk\);

    \Printer:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:tx_state_2\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_state_1\,
            main_1 => \Printer:BUART:tx_state_0\,
            main_2 => \Printer:BUART:tx_bitclk_enable_pre\,
            main_3 => \Printer:BUART:tx_state_2\,
            main_4 => \Printer:BUART:tx_counter_dp\,
            main_5 => \Printer:BUART:tx_bitclk\);

    \Printer:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:tx_bitclk\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_state_1\,
            main_1 => \Printer:BUART:tx_state_0\,
            main_2 => \Printer:BUART:tx_bitclk_enable_pre\,
            main_3 => \Printer:BUART:tx_state_2\);

    \Printer:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_470);

    \Printer:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_state_0\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_ctrl_mark_last\,
            main_1 => \Printer:BUART:rx_state_0\,
            main_2 => \Printer:BUART:rx_bitclk_enable\,
            main_3 => \Printer:BUART:rx_state_3\,
            main_4 => \Printer:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4,
            main_10 => Net_363_SYNCOUT);

    \Printer:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_load_fifo\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_ctrl_mark_last\,
            main_1 => \Printer:BUART:rx_state_0\,
            main_2 => \Printer:BUART:rx_bitclk_enable\,
            main_3 => \Printer:BUART:rx_state_3\,
            main_4 => \Printer:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \Printer:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_state_3\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_ctrl_mark_last\,
            main_1 => \Printer:BUART:rx_state_0\,
            main_2 => \Printer:BUART:rx_bitclk_enable\,
            main_3 => \Printer:BUART:rx_state_3\,
            main_4 => \Printer:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \Printer:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_state_2\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_ctrl_mark_last\,
            main_1 => \Printer:BUART:rx_state_0\,
            main_2 => \Printer:BUART:rx_bitclk_enable\,
            main_3 => \Printer:BUART:rx_state_3\,
            main_4 => \Printer:BUART:rx_state_2\,
            main_5 => \Printer:BUART:rx_last\,
            main_6 => MODIN8_6,
            main_7 => MODIN8_5,
            main_8 => MODIN8_4,
            main_9 => Net_363_SYNCOUT);

    \Printer:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_bitclk_enable\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:rx_count_2\,
            main_1 => \Printer:BUART:rx_count_1\,
            main_2 => \Printer:BUART:rx_count_0\);

    \Printer:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_state_stop1_reg\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_ctrl_mark_last\,
            main_1 => \Printer:BUART:rx_state_0\,
            main_2 => \Printer:BUART:rx_state_3\,
            main_3 => \Printer:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:rx_count_2\,
            main_1 => \Printer:BUART:rx_count_1\,
            main_2 => MODIN5_1,
            main_3 => MODIN5_0,
            main_4 => Net_363_SYNCOUT);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:rx_count_2\,
            main_1 => \Printer:BUART:rx_count_1\,
            main_2 => MODIN5_0,
            main_3 => Net_363_SYNCOUT);

    \Printer:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_status_3\,
            clock_0 => Net_470,
            main_0 => \Printer:BUART:tx_ctrl_mark_last\,
            main_1 => \Printer:BUART:rx_state_0\,
            main_2 => \Printer:BUART:rx_bitclk_enable\,
            main_3 => \Printer:BUART:rx_state_3\,
            main_4 => \Printer:BUART:rx_state_2\,
            main_5 => MODIN5_1,
            main_6 => MODIN5_0,
            main_7 => Net_363_SYNCOUT);

    \Printer:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Printer:BUART:rx_last\,
            clock_0 => Net_470,
            main_0 => Net_363_SYNCOUT);

    \Dispenser:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * main_5 * !main_7) + (main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:txn\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:txn\,
            main_1 => \Dispenser:BUART:tx_state_1\,
            main_2 => \Dispenser:BUART:tx_state_0\,
            main_3 => \Dispenser:BUART:tx_shift_out\,
            main_4 => \Dispenser:BUART:tx_state_2\,
            main_5 => \Dispenser:BUART:tx_counter_dp\,
            main_6 => \Dispenser:BUART:tx_bitclk\,
            main_7 => \Dispenser:BUART:tx_parity_bit\);

    \Dispenser:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_state_1\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_state_1\,
            main_1 => \Dispenser:BUART:tx_state_0\,
            main_2 => \Dispenser:BUART:tx_bitclk_enable_pre\,
            main_3 => \Dispenser:BUART:tx_state_2\,
            main_4 => \Dispenser:BUART:tx_bitclk\);

    \Dispenser:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_state_0\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_state_1\,
            main_1 => \Dispenser:BUART:tx_state_0\,
            main_2 => \Dispenser:BUART:tx_bitclk_enable_pre\,
            main_3 => \Dispenser:BUART:tx_fifo_empty\,
            main_4 => \Dispenser:BUART:tx_state_2\,
            main_5 => \Dispenser:BUART:tx_counter_dp\,
            main_6 => \Dispenser:BUART:tx_bitclk\);

    \Dispenser:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_state_2\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_state_1\,
            main_1 => \Dispenser:BUART:tx_state_0\,
            main_2 => \Dispenser:BUART:tx_bitclk_enable_pre\,
            main_3 => \Dispenser:BUART:tx_state_2\,
            main_4 => \Dispenser:BUART:tx_bitclk\);

    \Dispenser:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_bitclk\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_state_1\,
            main_1 => \Dispenser:BUART:tx_state_0\,
            main_2 => \Dispenser:BUART:tx_bitclk_enable_pre\,
            main_3 => \Dispenser:BUART:tx_state_2\);

    \Dispenser:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_1067);

    \Dispenser:BUART:tx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4) + (!main_1 * main_2 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:tx_parity_bit\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:txn\,
            main_1 => \Dispenser:BUART:tx_state_1\,
            main_2 => \Dispenser:BUART:tx_state_0\,
            main_3 => \Dispenser:BUART:tx_state_2\,
            main_4 => \Dispenser:BUART:tx_bitclk\,
            main_5 => \Dispenser:BUART:tx_parity_bit\);

    \Dispenser:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_state_0\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_postpoll\,
            main_4 => \Dispenser:BUART:rx_state_3\,
            main_5 => \Dispenser:BUART:rx_state_2\,
            main_6 => MODIN12_6,
            main_7 => MODIN12_5,
            main_8 => MODIN12_4);

    \Dispenser:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_load_fifo\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_state_3\,
            main_4 => \Dispenser:BUART:rx_state_2\);

    \Dispenser:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_state_3\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_state_3\,
            main_4 => \Dispenser:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \Dispenser:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_state_2\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_state_3\,
            main_4 => \Dispenser:BUART:rx_state_2\,
            main_5 => \Dispenser:BUART:rx_last\,
            main_6 => Net_397_SYNCOUT);

    \Dispenser:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_bitclk_enable\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:rx_count_2\,
            main_1 => \Dispenser:BUART:rx_count_1\,
            main_2 => \Dispenser:BUART:rx_count_0\);

    \Dispenser:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_state_stop1_reg\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_state_3\,
            main_3 => \Dispenser:BUART:rx_state_2\);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_1,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:rx_count_2\,
            main_1 => \Dispenser:BUART:rx_count_1\,
            main_2 => MODIN9_1,
            main_3 => MODIN9_0,
            main_4 => Net_397_SYNCOUT);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_0,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:rx_count_2\,
            main_1 => \Dispenser:BUART:rx_count_1\,
            main_2 => MODIN9_0,
            main_3 => Net_397_SYNCOUT);

    \Dispenser:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_status_2\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_state_3\,
            main_4 => \Dispenser:BUART:rx_state_2\,
            main_5 => \Dispenser:BUART:rx_parity_error_pre\);

    \Dispenser:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_status_3\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_postpoll\,
            main_4 => \Dispenser:BUART:rx_state_3\,
            main_5 => \Dispenser:BUART:rx_state_2\);

    \Dispenser:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_parity_error_pre\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_postpoll\,
            main_4 => \Dispenser:BUART:rx_state_3\,
            main_5 => \Dispenser:BUART:rx_state_2\,
            main_6 => \Dispenser:BUART:rx_parity_error_pre\,
            main_7 => \Dispenser:BUART:rx_parity_bit\);

    \Dispenser:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_last\,
            clock_0 => Net_1067,
            main_0 => Net_397_SYNCOUT);

    \Dispenser:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Dispenser:BUART:rx_parity_bit\,
            clock_0 => Net_1067,
            main_0 => \Dispenser:BUART:tx_ctrl_mark_last\,
            main_1 => \Dispenser:BUART:rx_state_0\,
            main_2 => \Dispenser:BUART:rx_bitclk_enable\,
            main_3 => \Dispenser:BUART:rx_postpoll\,
            main_4 => \Dispenser:BUART:rx_state_3\,
            main_5 => \Dispenser:BUART:rx_state_2\,
            main_6 => \Dispenser:BUART:rx_parity_bit\);

    \Display1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:txn\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:txn\,
            main_1 => \Display1:BUART:tx_state_1\,
            main_2 => \Display1:BUART:tx_state_0\,
            main_3 => \Display1:BUART:tx_shift_out\,
            main_4 => \Display1:BUART:tx_state_2\,
            main_5 => \Display1:BUART:tx_counter_dp\,
            main_6 => \Display1:BUART:tx_bitclk\);

    \Display1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:tx_state_1\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_state_1\,
            main_1 => \Display1:BUART:tx_state_0\,
            main_2 => \Display1:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display1:BUART:tx_state_2\,
            main_4 => \Display1:BUART:tx_counter_dp\,
            main_5 => \Display1:BUART:tx_bitclk\);

    \Display1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:tx_state_0\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_state_1\,
            main_1 => \Display1:BUART:tx_state_0\,
            main_2 => \Display1:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display1:BUART:tx_fifo_empty\,
            main_4 => \Display1:BUART:tx_state_2\,
            main_5 => \Display1:BUART:tx_bitclk\);

    \Display1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:tx_state_2\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_state_1\,
            main_1 => \Display1:BUART:tx_state_0\,
            main_2 => \Display1:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display1:BUART:tx_state_2\,
            main_4 => \Display1:BUART:tx_counter_dp\,
            main_5 => \Display1:BUART:tx_bitclk\);

    \Display1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:tx_bitclk\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_state_1\,
            main_1 => \Display1:BUART:tx_state_0\,
            main_2 => \Display1:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display1:BUART:tx_state_2\);

    \Display1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:tx_ctrl_mark_last\,
            clock_0 => \Display1:Net_9\);

    \Display1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_state_0\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_ctrl_mark_last\,
            main_1 => \Display1:BUART:rx_state_0\,
            main_2 => \Display1:BUART:rx_bitclk_enable\,
            main_3 => \Display1:BUART:rx_state_3\,
            main_4 => \Display1:BUART:rx_state_2\,
            main_5 => MODIN13_1,
            main_6 => MODIN13_0,
            main_7 => MODIN16_6,
            main_8 => MODIN16_5,
            main_9 => MODIN16_4,
            main_10 => Net_449_SYNCOUT);

    \Display1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_load_fifo\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_ctrl_mark_last\,
            main_1 => \Display1:BUART:rx_state_0\,
            main_2 => \Display1:BUART:rx_bitclk_enable\,
            main_3 => \Display1:BUART:rx_state_3\,
            main_4 => \Display1:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \Display1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_state_3\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_ctrl_mark_last\,
            main_1 => \Display1:BUART:rx_state_0\,
            main_2 => \Display1:BUART:rx_bitclk_enable\,
            main_3 => \Display1:BUART:rx_state_3\,
            main_4 => \Display1:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \Display1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_5 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_state_2\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_ctrl_mark_last\,
            main_1 => \Display1:BUART:rx_state_0\,
            main_2 => \Display1:BUART:rx_bitclk_enable\,
            main_3 => \Display1:BUART:rx_state_3\,
            main_4 => \Display1:BUART:rx_state_2\,
            main_5 => \Display1:BUART:rx_last\,
            main_6 => MODIN16_6,
            main_7 => MODIN16_5,
            main_8 => MODIN16_4,
            main_9 => Net_449_SYNCOUT);

    \Display1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_bitclk_enable\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:rx_count_2\,
            main_1 => \Display1:BUART:rx_count_1\,
            main_2 => \Display1:BUART:rx_count_0\);

    \Display1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_state_stop1_reg\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_ctrl_mark_last\,
            main_1 => \Display1:BUART:rx_state_0\,
            main_2 => \Display1:BUART:rx_state_3\,
            main_3 => \Display1:BUART:rx_state_2\);

    MODIN13_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_1,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:rx_count_2\,
            main_1 => \Display1:BUART:rx_count_1\,
            main_2 => MODIN13_1,
            main_3 => MODIN13_0,
            main_4 => Net_449_SYNCOUT);

    MODIN13_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_0,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:rx_count_2\,
            main_1 => \Display1:BUART:rx_count_1\,
            main_2 => MODIN13_0,
            main_3 => Net_449_SYNCOUT);

    \Display1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_status_3\,
            clock_0 => \Display1:Net_9\,
            main_0 => \Display1:BUART:tx_ctrl_mark_last\,
            main_1 => \Display1:BUART:rx_state_0\,
            main_2 => \Display1:BUART:rx_bitclk_enable\,
            main_3 => \Display1:BUART:rx_state_3\,
            main_4 => \Display1:BUART:rx_state_2\,
            main_5 => MODIN13_1,
            main_6 => MODIN13_0,
            main_7 => Net_449_SYNCOUT);

    SCL_Bus(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_Bus:Net_1109_0\,
            out => \I2C_Bus:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    SDA_Bus(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_Bus:Net_1109_1\,
            out => \I2C_Bus:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \Display1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display1:BUART:rx_last\,
            clock_0 => \Display1:Net_9\,
            main_0 => Net_449_SYNCOUT);

    \Display2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:txn\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:txn\,
            main_1 => \Display2:BUART:tx_state_1\,
            main_2 => \Display2:BUART:tx_state_0\,
            main_3 => \Display2:BUART:tx_shift_out\,
            main_4 => \Display2:BUART:tx_state_2\,
            main_5 => \Display2:BUART:tx_counter_dp\,
            main_6 => \Display2:BUART:tx_bitclk\);

    \Display2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:tx_state_1\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_state_1\,
            main_1 => \Display2:BUART:tx_state_0\,
            main_2 => \Display2:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display2:BUART:tx_state_2\,
            main_4 => \Display2:BUART:tx_counter_dp\,
            main_5 => \Display2:BUART:tx_bitclk\);

    \Display2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:tx_state_0\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_state_1\,
            main_1 => \Display2:BUART:tx_state_0\,
            main_2 => \Display2:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display2:BUART:tx_fifo_empty\,
            main_4 => \Display2:BUART:tx_state_2\,
            main_5 => \Display2:BUART:tx_bitclk\);

    \Display2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:tx_state_2\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_state_1\,
            main_1 => \Display2:BUART:tx_state_0\,
            main_2 => \Display2:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display2:BUART:tx_state_2\,
            main_4 => \Display2:BUART:tx_counter_dp\,
            main_5 => \Display2:BUART:tx_bitclk\);

    Rx_Disp2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_504,
            out => Net_504_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Display2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:tx_bitclk\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_state_1\,
            main_1 => \Display2:BUART:tx_state_0\,
            main_2 => \Display2:BUART:tx_bitclk_enable_pre\,
            main_3 => \Display2:BUART:tx_state_2\);

    \Display2:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:tx_ctrl_mark_last\,
            clock_0 => \Display2:Net_9\);

    \Display2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_state_0\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_ctrl_mark_last\,
            main_1 => \Display2:BUART:rx_state_0\,
            main_2 => \Display2:BUART:rx_bitclk_enable\,
            main_3 => \Display2:BUART:rx_state_3\,
            main_4 => \Display2:BUART:rx_state_2\,
            main_5 => \Display2:BUART:rx_count_6\,
            main_6 => \Display2:BUART:rx_count_5\,
            main_7 => \Display2:BUART:rx_count_4\,
            main_8 => \Display2:BUART:pollcount_1\,
            main_9 => \Display2:BUART:pollcount_0\,
            main_10 => Net_504_SYNCOUT);

    \Display2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_load_fifo\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_ctrl_mark_last\,
            main_1 => \Display2:BUART:rx_state_0\,
            main_2 => \Display2:BUART:rx_bitclk_enable\,
            main_3 => \Display2:BUART:rx_state_3\,
            main_4 => \Display2:BUART:rx_state_2\,
            main_5 => \Display2:BUART:rx_count_6\,
            main_6 => \Display2:BUART:rx_count_5\,
            main_7 => \Display2:BUART:rx_count_4\);

    \Display2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_state_3\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_ctrl_mark_last\,
            main_1 => \Display2:BUART:rx_state_0\,
            main_2 => \Display2:BUART:rx_bitclk_enable\,
            main_3 => \Display2:BUART:rx_state_3\,
            main_4 => \Display2:BUART:rx_state_2\,
            main_5 => \Display2:BUART:rx_count_6\,
            main_6 => \Display2:BUART:rx_count_5\,
            main_7 => \Display2:BUART:rx_count_4\);

    \Display2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_state_2\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_ctrl_mark_last\,
            main_1 => \Display2:BUART:rx_state_0\,
            main_2 => \Display2:BUART:rx_bitclk_enable\,
            main_3 => \Display2:BUART:rx_state_3\,
            main_4 => \Display2:BUART:rx_state_2\,
            main_5 => \Display2:BUART:rx_count_6\,
            main_6 => \Display2:BUART:rx_count_5\,
            main_7 => \Display2:BUART:rx_count_4\,
            main_8 => \Display2:BUART:rx_last\,
            main_9 => Net_504_SYNCOUT);

    \Display2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_bitclk_enable\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:rx_count_2\,
            main_1 => \Display2:BUART:rx_count_1\,
            main_2 => \Display2:BUART:rx_count_0\);

    \Display2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_state_stop1_reg\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_ctrl_mark_last\,
            main_1 => \Display2:BUART:rx_state_0\,
            main_2 => \Display2:BUART:rx_state_3\,
            main_3 => \Display2:BUART:rx_state_2\);

    \Display2:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:pollcount_1\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:rx_count_2\,
            main_1 => \Display2:BUART:rx_count_1\,
            main_2 => \Display2:BUART:pollcount_1\,
            main_3 => \Display2:BUART:pollcount_0\,
            main_4 => Net_504_SYNCOUT);

    \Display2:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:pollcount_0\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:rx_count_2\,
            main_1 => \Display2:BUART:rx_count_1\,
            main_2 => \Display2:BUART:pollcount_0\,
            main_3 => Net_504_SYNCOUT);

    Rx_Disp1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_449,
            out => Net_449_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Display2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_status_3\,
            clock_0 => \Display2:Net_9\,
            main_0 => \Display2:BUART:tx_ctrl_mark_last\,
            main_1 => \Display2:BUART:rx_state_0\,
            main_2 => \Display2:BUART:rx_bitclk_enable\,
            main_3 => \Display2:BUART:rx_state_3\,
            main_4 => \Display2:BUART:rx_state_2\,
            main_5 => \Display2:BUART:pollcount_1\,
            main_6 => \Display2:BUART:pollcount_0\,
            main_7 => Net_504_SYNCOUT);

    Rx_Pump(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_397,
            out => Net_397_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    Rx_Print(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_363,
            out => Net_363_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \Display2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Display2:BUART:rx_last\,
            clock_0 => \Display2:Net_9\,
            main_0 => Net_504_SYNCOUT);

    Rx_RF(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_7,
            out => Net_7_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
