

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Thu Jan  9 17:52:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.177 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  1.200 us|  1.200 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |        7|        7|  0.210 us|  0.210 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    624|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        5|   43|    1627|   4401|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    207|    -|
|Register         |        -|    -|    1578|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   43|    3205|   5456|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   19|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_4_full_dsp_1_U15  |dadddsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|  430|  1130|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U18         |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_14_no_dsp_1_U17       |ddiv_64ns_64ns_64_14_no_dsp_1       |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U16       |dmul_64ns_64ns_64_4_max_dsp_1       |        0|  11|  275|   558|    0|
    |grp_exp_generic_double_s_fu_89          |exp_generic_double_s                |        5|  29|  922|  2713|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                   |                                    |        5|  43| 1627|  4401|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |and_ln10_1_fu_295_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln10_fu_289_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_198_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln9_1_fu_271_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln9_fu_265_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_254                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_314                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_449                      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op94_call_state7_state6  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred113_state37          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred269_state18          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred363_state15          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred458_state24          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred463_state24          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred99_state37           |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_283_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln36_fu_174_p2                   |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln38_fu_204_p2                   |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln45_fu_180_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln46_1_fu_192_p2                 |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln46_fu_186_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln54_fu_210_p2                   |      icmp|   0|  0|  12|          11|          10|
    |icmp_ln9_1_fu_259_p2                  |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln9_fu_253_p2                    |      icmp|   0|  0|  12|          11|          10|
    |ap_condition_319                      |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_215_p2                     |        or|   0|  0|  65|          64|          65|
    |ap_return                             |    select|   0|  0|  64|           1|          64|
    |select_ln38_fu_316_p3                 |    select|   0|  0|  63|           1|          63|
    |x_3_fu_225_p3                         |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_277_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_305_p2                    |       xor|   0|  0|  65|          64|          65|
    |xor_ln83_fu_327_p2                    |       xor|   0|  0|  65|          64|          65|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 624|         394|         461|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  48|          9|    1|          9|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                |   9|          2|    1|          2|
    |ap_phi_mux_resultf_3_phi_fu_76_p10     |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter2_expx_reg_60       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72  |   9|          2|   64|        128|
    |grp_fu_100_opcode                      |  14|          3|    2|          6|
    |grp_fu_100_p0                          |  37|          7|   64|        448|
    |grp_fu_100_p1                          |  31|          6|   64|        384|
    |grp_fu_114_p0                          |  14|          3|   64|        192|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 207|         42|  517|       1683|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_359                              |  63|   0|   64|          1|
    |add2_reg_438                                 |  64|   0|   64|          0|
    |add_reg_398                                  |  64|   0|   64|          0|
    |and_ln10_1_reg_419                           |   1|   0|    1|          0|
    |and_ln10_1_reg_419_pp0_iter1_reg             |   1|   0|    1|          0|
    |and_ln46_reg_375                             |   1|   0|    1|          0|
    |and_ln9_1_reg_415                            |   1|   0|    1|          0|
    |and_ln9_1_reg_415_pp0_iter1_reg              |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_60             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72        |  64|   0|   64|          0|
    |ap_predicate_pred113_state37                 |   1|   0|    1|          0|
    |ap_predicate_pred269_state18                 |   1|   0|    1|          0|
    |ap_predicate_pred363_state15                 |   1|   0|    1|          0|
    |ap_predicate_pred458_state24                 |   1|   0|    1|          0|
    |ap_predicate_pred463_state24                 |   1|   0|    1|          0|
    |ap_predicate_pred99_state37                  |   1|   0|    1|          0|
    |ap_predicate_pred99_state38                  |   1|   0|    1|          0|
    |din_exp_reg_349                              |  11|   0|   11|          0|
    |din_sign_reg_344                             |   1|   0|    1|          0|
    |expx_reg_60                                  |  64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln36_reg_367                            |   1|   0|    1|          0|
    |icmp_ln38_reg_379                            |   1|   0|    1|          0|
    |icmp_ln45_reg_371                            |   1|   0|    1|          0|
    |icmp_ln54_reg_388                            |   1|   0|    1|          0|
    |reg_124                                      |  64|   0|   64|          0|
    |t_reg_354                                    |  63|   0|   64|          1|
    |tmp_2_reg_384                                |   1|   0|    1|          0|
    |tmp_4_reg_428                                |  64|   0|   64|          0|
    |x_3_reg_408                                  |  64|   0|   64|          0|
    |x_reg_403                                    |  64|   0|   64|          0|
    |and_ln46_reg_375                             |  64|  32|    1|          0|
    |din_sign_reg_344                             |  64|  32|    1|          0|
    |icmp_ln36_reg_367                            |  64|  32|    1|          0|
    |icmp_ln38_reg_379                            |  64|  32|    1|          0|
    |icmp_ln45_reg_371                            |  64|  32|    1|          0|
    |icmp_ln54_reg_388                            |  64|  32|    1|          0|
    |tmp_2_reg_384                                |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1578| 224| 1139|          2|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|t_in       |   in|   64|     ap_none|                  t_in|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

