$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module TOP $end
  $scope module rs_tb $end
   $var wire 32 ' OPERAND_WIDTH [31:0] $end
   $var wire 4 # x [3:0] $end
   $var wire 2 $ y [1:0] $end
   $var wire 4 % z_logical [3:0] $end
   $var wire 4 & z_arithmetic [3:0] $end
   $scope module ras_inst $end
    $var wire 32 ' OPERAND_WIDTH [31:0] $end
    $var wire 4 # x [3:0] $end
    $var wire 2 $ y [1:0] $end
    $var wire 4 & z [3:0] $end
   $upscope $end
   $scope module rls_inst $end
    $var wire 32 ' OPERAND_WIDTH [31:0] $end
    $var wire 4 # x [3:0] $end
    $var wire 2 $ y [1:0] $end
    $var wire 4 % z [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b00 $
b0000 %
b0000 &
b00000000000000000000000000000100 '
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
b0001 #
b01 $
#11
#12
#13
#14
#15
#16
#17
#18
#19
#20
b0010 #
b10 $
#21
#22
#23
#24
#25
#26
#27
#28
#29
#30
b0011 #
b11 $
#31
#32
#33
#34
#35
#36
#37
#38
#39
#40
b1111 #
b10 $
b0011 %
b1111 &
#41
#42
#43
#44
#45
#46
#47
#48
#49
#50
#51
#52
#53
#54
#55
#56
#57
#58
#59
#60
