
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>RISC-V Hardware Probing Interface &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="RISC-V Linux User ABI" href="uabi.html" />
    <link rel="prev" title="Virtual Memory Layout on RISC-V Linux" href="vm-layout.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.5.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/development-process.html">A guide to the Kernel Development Process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/submitting-patches.html">Submitting patches: the essential guide to getting your code into the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../process/index.html">All development-process docs</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../driver-api/index.html">Driver implementer's API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../subsystem-apis.html">Kernel subsystem documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../locking/index.html">Locking in the kernel</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/license-rules.html">Linux kernel licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/testing-overview.html">Kernel Testing Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../livepatch/index.html">Kernel Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/index.html">The Linux kernel user's and administrator's guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kbuild/index.html">The kernel build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tools/index.html">User-space tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../devicetree/index.html">Open Firmware and Devicetree</a></li>
</ul>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../arch/index.html">CPU Architectures</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../arch/arc/index.html">ARC architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/arm/index.html">ARM Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/arm64/index.html">ARM64 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/ia64/index.html">IA-64 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../loongarch/index.html">LoongArch Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/m68k/index.html">m68k Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mips/index.html">MIPS-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/nios2/index.html">Nios II Specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/openrisc/index.html">OpenRISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/parisc/index.html">PA-RISC Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../powerpc/index.html">powerpc</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">RISC-V architecture</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="acpi.html">ACPI on RISC-V</a></li>
<li class="toctree-l3"><a class="reference internal" href="boot-image-header.html">Boot image header in RISC-V Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="vm-layout.html">Virtual Memory Layout on RISC-V Linux</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">RISC-V Hardware Probing Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="patch-acceptance.html">arch/riscv maintenance guidelines for developers</a></li>
<li class="toctree-l3"><a class="reference internal" href="uabi.html">RISC-V Linux User ABI</a></li>
<li class="toctree-l3"><a class="reference internal" href="vector.html">Vector Extension Support for RISC-V Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="features.html">Feature status on riscv architecture</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../s390/index.html">s390 Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/sh/index.html">SuperH Interfaces Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/sparc/index.html">Sparc Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/x86/index.html">x86-specific Documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../arch/xtensa/index.html">Xtensa Architecture</a></li>
</ul>
</li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html">Unsorted Documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  sbar.scrollTop = currents[currents.length - 1].offsetTop;
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/riscv/hwprobe.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="risc-v-hardware-probing-interface">
<h1>RISC-V Hardware Probing Interface<a class="headerlink" href="#risc-v-hardware-probing-interface" title="Permalink to this heading">Â¶</a></h1>
<p>The RISC-V hardware probing interface is based around a single syscall, which
is defined in &lt;asm/hwprobe.h&gt;:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct riscv_hwprobe {
    __s64 key;
    __u64 value;
};

long sys_riscv_hwprobe(struct riscv_hwprobe *pairs, size_t pair_count,
                       size_t cpu_count, cpu_set_t *cpus,
                       unsigned int flags);
</pre></div>
</div>
<p>The arguments are split into three groups: an array of key-value pairs, a CPU
set, and some flags. The key-value pairs are supplied with a count. Userspace
must prepopulate the key field for each element, and the kernel will fill in the
value if the key is recognized. If a key is unknown to the kernel, its key field
will be cleared to -1, and its value set to 0. The CPU set is defined by
CPU_SET(3). For value-like keys (eg. vendor/arch/impl), the returned value will
be only be valid if all CPUs in the given set have the same value. Otherwise -1
will be returned. For boolean-like keys, the value returned will be a logical
AND of the values for the specified CPUs. Usermode can supply NULL for cpus and
0 for cpu_count as a shortcut for all online CPUs. There are currently no flags,
this value must be zero for future compatibility.</p>
<p>On success 0 is returned, on failure a negative error code is returned.</p>
<p>The following keys are defined:</p>
<ul class="simple">
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_KEY_MVENDORID</span></code>: Contains the value of <code class="docutils literal notranslate"><span class="pre">mvendorid</span></code>,
as defined by the RISC-V privileged architecture specification.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_KEY_MARCHID</span></code>: Contains the value of <code class="docutils literal notranslate"><span class="pre">marchid</span></code>, as
defined by the RISC-V privileged architecture specification.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_KEY_MIMPLID</span></code>: Contains the value of <code class="docutils literal notranslate"><span class="pre">mimplid</span></code>, as
defined by the RISC-V privileged architecture specification.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_KEY_BASE_BEHAVIOR</span></code>: A bitmask containing the base
user-visible behavior that this kernel supports.  The following base user ABIs
are defined:</p>
<ul>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_BASE_BEHAVIOR_IMA</span></code>: Support for rv32ima or
rv64ima, as defined by version 2.2 of the user ISA and version 1.10 of the
privileged ISA, with the following known exceptions (more exceptions may be
added, but only if it can be demonstrated that the user ABI is not broken):</p>
<ul>
<li><p>The <code class="docutils literal notranslate"><span class="pre">fence.i</span></code> instruction cannot be directly executed by userspace
programs (it may still be executed in userspace via a
kernel-controlled mechanism such as the vDSO).</p></li>
</ul>
</li>
</ul>
</li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_KEY_IMA_EXT_0</span></code>: A bitmask containing the extensions
that are compatible with the <code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_BASE_BEHAVIOR_IMA</span></code>:
base system behavior.</p>
<ul>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_IMA_FD</span></code>: The F and D extensions are supported, as
defined by commit cd20cee (&quot;FMIN/FMAX now implement
minimumNumber/maximumNumber, not minNum/maxNum&quot;) of the RISC-V ISA manual.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_IMA_C</span></code>: The C extension is supported, as defined
by version 2.2 of the RISC-V ISA manual.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_IMA_V</span></code>: The V extension is supported, as defined by
version 1.0 of the RISC-V Vector extension manual.</p></li>
<li><dl class="simple">
<dt><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_EXT_ZBA</span></code>: The Zba address generation extension is</dt><dd><p>supported, as defined in version 1.0 of the Bit-Manipulation ISA
extensions.</p>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_EXT_ZBB</span></code>: The Zbb extension is supported, as defined</dt><dd><p>in version 1.0 of the Bit-Manipulation ISA extensions.</p>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_EXT_ZBS</span></code>: The Zbs extension is supported, as defined</dt><dd><p>in version 1.0 of the Bit-Manipulation ISA extensions.</p>
</dd>
</dl>
</li>
</ul>
</li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_KEY_CPUPERF_0</span></code>: A bitmask that contains performance
information about the selected set of processors.</p>
<ul>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_MISALIGNED_UNKNOWN</span></code>: The performance of misaligned
accesses is unknown.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_MISALIGNED_EMULATED</span></code>: Misaligned accesses are
emulated via software, either in or below the kernel.  These accesses are
always extremely slow.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_MISALIGNED_SLOW</span></code>: Misaligned accesses are supported
in hardware, but are slower than the cooresponding aligned accesses
sequences.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_MISALIGNED_FAST</span></code>: Misaligned accesses are supported
in hardware and are faster than the cooresponding aligned accesses
sequences.</p></li>
<li><p><code class="xref c c-macro docutils literal notranslate"><span class="pre">RISCV_HWPROBE_MISALIGNED_UNSUPPORTED</span></code>: Misaligned accesses are
not supported at all and will generate a misaligned address fault.</p></li>
</ul>
</li>
</ul>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.3.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/riscv/hwprobe.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>