// Seed: 4043286424
`timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4
    , id_6,
    input logic id_5
);
  assign id_6 = (id_3);
  logic id_7;
  assign id_1 = 1;
  logic id_8;
  logic id_9;
  assign id_1 = 1;
endmodule
