// Seed: 1821062760
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4
);
  logic [7:0][1] id_6;
  assign id_3 = id_2;
  assign id_6 = -1'b0;
  assign id_3 = id_1;
  assign id_3 = -1;
  assign id_3 = id_4;
  reg id_7, id_8;
  always id_7 = id_6;
  parameter id_9 = 1;
endmodule
module module_1 (
    input wire id_0
    , id_10,
    output wand id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8
);
  localparam id_11 = 1;
  parameter id_12 = -1'h0;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_7,
      id_4,
      id_5
  );
  assign modCall_1.id_7 = 0;
endmodule
