Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Dec 29 18:02:26 2022
| Host         : sdu-Standard-PC-Q35-ICH9-2009 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10475 |     0 |     70560 | 14.85 |
|   LUT as Logic             |  9598 |     0 |     70560 | 13.60 |
|   LUT as Memory            |   877 |     0 |     28800 |  3.05 |
|     LUT as Distributed RAM |   480 |     0 |           |       |
|     LUT as Shift Register  |   397 |     0 |           |       |
| CLB Registers              |  5871 |     0 |    141120 |  4.16 |
|   Register as Flip Flop    |  5870 |     0 |    141120 |  4.16 |
|   Register as Latch        |     1 |     0 |    141120 | <0.01 |
| CARRY8                     |   777 |     0 |      8820 |  8.81 |
| F7 Muxes                   |   171 |     0 |     35280 |  0.48 |
| F8 Muxes                   |    76 |     0 |     17640 |  0.43 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 28    |          Yes |           - |        Reset |
| 136   |          Yes |         Set |            - |
| 5707  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1988 |     0 |      8820 | 22.54 |
|   CLBL                                     | 1070 |     0 |           |       |
|   CLBM                                     |  918 |     0 |           |       |
| LUT as Logic                               | 9598 |     0 |     70560 | 13.60 |
|   using O5 output only                     |   99 |       |           |       |
|   using O6 output only                     | 8324 |       |           |       |
|   using O5 and O6                          | 1175 |       |           |       |
| LUT as Memory                              |  877 |     0 |     28800 |  3.05 |
|   LUT as Distributed RAM                   |  480 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  192 |       |           |       |
|     using O5 and O6                        |  288 |       |           |       |
|   LUT as Shift Register                    |  397 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  397 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 5871 |     0 |    141120 |  4.16 |
|   Register driven from within the CLB      | 3482 |       |           |       |
|   Register driven from outside the CLB     | 2389 |       |           |       |
|     LUT in front of the register is unused | 1683 |       |           |       |
|     LUT in front of the register is used   |  706 |       |           |       |
| Unique Control Sets                        |  274 |       |     17640 |  1.55 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |       216 |  1.85 |
|   RAMB36/FIFO*    |    4 |     0 |       216 |  1.85 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  242 |     0 |       360 | 67.22 |
|   DSP48E2 only |  242 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |        82 |  4.88 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    3 |     3 |        12 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    1 |     1 |        12 |  8.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5707 |            Register |
| LUT2     | 4772 |                 CLB |
| LUT6     | 2627 |                 CLB |
| LUT4     | 1144 |                 CLB |
| LUT5     |  958 |                 CLB |
| LUT3     |  909 |                 CLB |
| CARRY8   |  777 |                 CLB |
| RAMD32   |  520 |                 CLB |
| LUT1     |  363 |                 CLB |
| SRLC32E  |  274 |                 CLB |
| DSP48E2  |  242 |          Arithmetic |
| RAMD64E  |  192 |                 CLB |
| MUXF7    |  171 |                 CLB |
| FDSE     |  136 |            Register |
| SRL16E   |  123 |                 CLB |
| MUXF8    |   76 |                 CLB |
| RAMS32   |   56 |                 CLB |
| FDCE     |   27 |            Register |
| RAMB36E2 |    4 |            BLOCKRAM |
| OBUF     |    4 |                 I/O |
| PS8      |    1 |            Advanced |
| LDCE     |    1 |            Register |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_rst_ps8_0_100M_0       |    1 |
| design_1_not_gate_0_0           |    1 |
| design_1_nn_inference_0_1       |    1 |
| design_1_nn_ctrl_0_0            |    1 |
| design_1_fix_address_0_0        |    1 |
| design_1_axi_smc_0              |    1 |
| design_1_axi_bram_ctrl_0_bram_1 |    1 |
| design_1_axi_bram_ctrl_0_0      |    1 |
+---------------------------------+------+


