{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 10:08:33 2020 " "Info: Processing started: Fri May 15 10:08:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HK2_1617 -c HK2_1617 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HK2_1617 -c HK2_1617" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HK2_1617 EPM570T144A5 " "Info: Selected device EPM570T144A5 for design \"HK2_1617\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "Critical Warning: No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start " "Info: Pin Start not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Start } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_TR\[0\] " "Info: Pin LED_TR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_TR[0] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_TR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_TR\[1\] " "Info: Pin LED_TR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_TR[1] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_TR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_TR\[2\] " "Info: Pin LED_TR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_TR[2] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_TR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_TR\[3\] " "Info: Pin LED_TR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_TR[3] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_TR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_TR\[4\] " "Info: Pin LED_TR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_TR[4] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_TR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_TR\[5\] " "Info: Pin LED_TR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_TR[5] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_TR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_TR\[6\] " "Info: Pin LED_TR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_TR[6] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_TR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CH\[0\] " "Info: Pin LED_CH\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_CH[0] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CH\[1\] " "Info: Pin LED_CH\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_CH[1] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CH\[2\] " "Info: Pin LED_CH\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_CH[2] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CH\[3\] " "Info: Pin LED_CH\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_CH[3] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CH\[4\] " "Info: Pin LED_CH\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_CH[4] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CH\[5\] " "Info: Pin LED_CH\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_CH[5] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_CH\[6\] " "Info: Pin LED_CH\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_CH[6] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_CH[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_DV\[0\] " "Info: Pin LED_DV\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_DV[0] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_DV[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_DV\[1\] " "Info: Pin LED_DV\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_DV[1] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_DV[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_DV\[2\] " "Info: Pin LED_DV\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_DV[2] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_DV[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_DV\[3\] " "Info: Pin LED_DV\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_DV[3] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_DV[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_DV\[4\] " "Info: Pin LED_DV\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_DV[4] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_DV[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_DV\[5\] " "Info: Pin LED_DV\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_DV[5] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_DV[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_DV\[6\] " "Info: Pin LED_DV\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LED_DV[6] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_DV[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR\[0\] " "Info: Pin TR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { TR[0] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR\[1\] " "Info: Pin TR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { TR[1] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR\[2\] " "Info: Pin TR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { TR[2] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TR\[3\] " "Info: Pin TR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { TR[3] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH\[0\] " "Info: Pin CH\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CH[0] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH\[1\] " "Info: Pin CH\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CH[1] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH\[2\] " "Info: Pin CH\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CH[2] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH\[3\] " "Info: Pin CH\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CH[3] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DV\[0\] " "Info: Pin DV\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DV[0] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DV[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DV\[1\] " "Info: Pin DV\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DV[1] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DV[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DV\[2\] " "Info: Pin DV\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DV[2] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DV[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DV\[3\] " "Info: Pin DV\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DV[3] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DV[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Info: Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[0] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Info: Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[1] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Info: Pin D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[2] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Info: Pin D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[3] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Info: Pin D\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[7] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Info: Pin D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[5] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Info: Pin D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[6] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Info: Pin D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { D[4] } } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 3.3V 8 34 0 " "Info: Number of I/O pins in group: 42 (unused VREF, 3.3V VCCIO, 8 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 55 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 60 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "39.833 ns pin register " "Info: Estimated most critical path is pin to register delay of 39.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns D\[3\] 1 PIN PIN_52 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_52; Fanout = 14; PIN Node = 'D\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.978 ns) 4.232 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~COUT 2 COMB LAB_X6_Y5 1 " "Info: 2: + IC(2.122 ns) + CELL(0.978 ns) = 4.232 ns; Loc. = LAB_X6_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { D[3] lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.047 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~32 3 COMB LAB_X6_Y5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 5.047 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 6.799 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~27 4 COMB LAB_X6_Y5 2 " "Info: 4: + IC(0.774 ns) + CELL(0.978 ns) = 6.799 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.922 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~17 5 COMB LAB_X6_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.922 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 7.321 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~2 6 COMB LAB_X6_Y5 3 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 7.321 ns; Loc. = LAB_X6_Y5; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 8.555 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~5 7 COMB LAB_X6_Y5 14 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 8.555 ns; Loc. = LAB_X6_Y5; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.200 ns) 10.137 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[52\]~10 8 COMB LAB_X5_Y5 2 " "Info: 8: + IC(1.382 ns) + CELL(0.200 ns) = 10.137 ns; Loc. = LAB_X5_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[52\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~10 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/alt_u_div_nie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(1.244 ns) 13.203 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~7 9 COMB LAB_X7_Y5 2 " "Info: 9: + IC(1.822 ns) + CELL(1.244 ns) = 13.203 ns; Loc. = LAB_X7_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.066 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~10 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 14.437 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~0 10 COMB LAB_X7_Y5 12 " "Info: 10: + IC(0.000 ns) + CELL(1.234 ns) = 14.437 ns; Loc. = LAB_X7_Y5; Fanout = 12; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.914 ns) 16.669 ns lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[60\]~5 11 COMB LAB_X9_Y5 4 " "Info: 11: + IC(1.318 ns) + CELL(0.914 ns) = 16.669 ns; Loc. = LAB_X9_Y5; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_0ol:auto_generated\|sign_div_unsign_ekh:divider\|alt_u_div_nie:divider\|StageOut\[60\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~5 } "NODE_NAME" } } { "db/alt_u_div_nie.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/alt_u_div_nie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 18.421 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 12 COMB LAB_X9_Y5 1 " "Info: 12: + IC(0.774 ns) + CELL(0.978 ns) = 18.421 ns; Loc. = LAB_X9_Y5; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~5 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 19.236 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 13 COMB LAB_X9_Y5 2 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 19.236 ns; Loc. = LAB_X9_Y5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 20.988 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 14 COMB LAB_X9_Y5 2 " "Info: 14: + IC(0.774 ns) + CELL(0.978 ns) = 20.988 ns; Loc. = LAB_X9_Y5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 21.111 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 15 COMB LAB_X9_Y5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 21.111 ns; Loc. = LAB_X9_Y5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 21.234 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 16 COMB LAB_X9_Y5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 21.234 ns; Loc. = LAB_X9_Y5; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 22.049 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 17 COMB LAB_X9_Y5 11 " "Info: 17: + IC(0.000 ns) + CELL(0.815 ns) = 22.049 ns; Loc. = LAB_X9_Y5; Fanout = 11; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.200 ns) 23.655 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[17\]~4 18 COMB LAB_X8_Y5 4 " "Info: 18: + IC(1.406 ns) + CELL(0.200 ns) = 23.655 ns; Loc. = LAB_X8_Y5; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[17\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~4 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.978 ns) 26.509 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 19 COMB LAB_X8_Y6 1 " "Info: 19: + IC(1.876 ns) + CELL(0.978 ns) = 26.509 ns; Loc. = LAB_X8_Y6; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~4 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 26.632 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 20 COMB LAB_X8_Y6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.123 ns) = 26.632 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 27.447 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 21 COMB LAB_X8_Y6 15 " "Info: 21: + IC(0.000 ns) + CELL(0.815 ns) = 27.447 ns; Loc. = LAB_X8_Y6; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 28.630 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[21\]~11 22 COMB LAB_X8_Y6 4 " "Info: 22: + IC(0.983 ns) + CELL(0.200 ns) = 28.630 ns; Loc. = LAB_X8_Y6; Fanout = 4; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[21\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~11 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.978 ns) 30.780 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 23 COMB LAB_X9_Y6 2 " "Info: 23: + IC(1.172 ns) + CELL(0.978 ns) = 30.780 ns; Loc. = LAB_X9_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~11 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 30.903 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12 24 COMB LAB_X9_Y6 1 " "Info: 24: + IC(0.000 ns) + CELL(0.123 ns) = 30.903 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 31.026 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 25 COMB LAB_X9_Y6 2 " "Info: 25: + IC(0.000 ns) + CELL(0.123 ns) = 31.026 ns; Loc. = LAB_X9_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 31.841 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 26 COMB LAB_X9_Y6 15 " "Info: 26: + IC(0.000 ns) + CELL(0.815 ns) = 31.841 ns; Loc. = LAB_X9_Y6; Fanout = 15; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.200 ns) 33.447 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[27\]~12 27 COMB LAB_X10_Y6 2 " "Info: 27: + IC(1.406 ns) + CELL(0.200 ns) = 33.447 ns; Loc. = LAB_X10_Y6; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[27\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[27]~12 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.978 ns) 36.354 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12 28 COMB LAB_X9_Y4 1 " "Info: 28: + IC(1.929 ns) + CELL(0.978 ns) = 36.354 ns; Loc. = LAB_X9_Y4; Fanout = 1; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[27]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 36.477 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7 29 COMB LAB_X9_Y4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.123 ns) = 36.477 ns; Loc. = LAB_X9_Y4; Fanout = 2; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 37.292 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0 30 COMB LAB_X9_Y4 6 " "Info: 30: + IC(0.000 ns) + CELL(0.815 ns) = 37.292 ns; Loc. = LAB_X9_Y4; Fanout = 6; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(1.183 ns) 39.833 ns LED_CH\[0\]~reg0 31 REG LAB_X5_Y4 1 " "Info: 31: + IC(1.358 ns) + CELL(1.183 ns) = 39.833 ns; Loc. = LAB_X5_Y4; Fanout = 1; REG Node = 'LED_CH\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.541 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 LED_CH[0]~reg0 } "NODE_NAME" } } { "HK2_1617.v" "" { Text "E:/STUDY/192_semester/Embedded_Control_Systems/Exercise/Homework_Chap2_2/HK2_1617/HK2_1617.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.737 ns ( 52.06 % ) " "Info: Total cell delay = 20.737 ns ( 52.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.096 ns ( 47.94 % ) " "Info: Total interconnect delay = 19.096 ns ( 47.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.833 ns" { D[3] lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~10 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0 lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~5 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~4 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~11 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[27]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7 lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0 LED_CH[0]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 10:08:34 2020 " "Info: Processing ended: Fri May 15 10:08:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
