// Seed: 176308741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  for (id_8 = 1; id_4; id_1 = 1 == 1 < id_6) begin : id_9
    always @(1 or posedge 1) begin
      fork
        $display(1);
        #1;
      join_any
    end
  end
  string id_10 = "";
  logic [7:0] id_11;
  assign id_11[1'b0-1] = id_4;
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3
);
  always @(1'b0 or posedge 1) begin
    id_0 = 1'd0;
  end
  wire id_5, id_6, id_7, id_8, id_9;
  module_0(
      id_5, id_9, id_5, id_9, id_6, id_6, id_7
  );
endmodule
