{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 00:06:56 2022 " "Info: Processing started: Fri Feb 18 00:06:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pci_com_lpt_usb_eth -c pci_com_lpt_usb_eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "com_controller:b2v_inst\|Equal0~9 " "Info: Detected gated clock \"com_controller:b2v_inst\|Equal0~9\" as buffer" {  } { { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 169 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|Equal0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|lpm_counter:fifo_tx_raddr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "com_controller:b2v_inst\|Equal0~6 " "Info: Detected gated clock \"com_controller:b2v_inst\|Equal0~6\" as buffer" {  } { { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 169 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "com_controller:b2v_inst\|IER_COM1\[1\] " "Info: Detected ripple clock \"com_controller:b2v_inst\|IER_COM1\[1\]\" as buffer" {  } { { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 776 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "com_controller:b2v_inst\|IER_COM1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "I_CLK_DEV register com_controller:b2v_inst\|RSR_COM1\[4\] register com_controller:b2v_inst\|FIFO_RX_COM1~60 2.233 ns " "Info: Slack time is 2.233 ns for clock \"I_CLK_DEV\" between source register \"com_controller:b2v_inst\|RSR_COM1\[4\]\" and destination register \"com_controller:b2v_inst\|FIFO_RX_COM1~60\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "53.76 MHz 18.6 ns " "Info: Fmax is 53.76 MHz (period= 18.6 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.333 ns + Largest register register " "Info: + Largest register to register requirement is 19.333 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.833 ns + " "Info: + Setup relationship between source and destination is 20.833 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.833 ns " "Info: + Latch edge is 20.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK_DEV\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|FIFO_RX_COM1~60 2 REG LC7_N34 2 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC7_N34; Fanout = 2; REG Node = 'com_controller:b2v_inst\|FIFO_RX_COM1~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|FIFO_RX_COM1~60 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK_DEV\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|RSR_COM1\[4\] 2 REG LC1_N28 6 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC1_N28; Fanout = 6; REG Node = 'com_controller:b2v_inst\|RSR_COM1\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|RSR_COM1[4] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|RSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|RSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|FIFO_RX_COM1~60 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|RSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|RSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 317 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 65 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|FIFO_RX_COM1~60 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|RSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|RSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.100 ns - Longest register register " "Info: - Longest register to register delay is 17.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|RSR_COM1\[4\] 1 REG LC1_N28 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_N28; Fanout = 6; REG Node = 'com_controller:b2v_inst\|RSR_COM1\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|RSR_COM1[4] } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.000 ns) 3.500 ns com_controller:b2v_inst\|Mux16~2 2 COMB LC7_N27 1 " "Info: 2: + IC(1.500 ns) + CELL(2.000 ns) = 3.500 ns; Loc. = LC7_N27; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Mux16~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { com_controller:b2v_inst|RSR_COM1[4] com_controller:b2v_inst|Mux16~2 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 5.700 ns com_controller:b2v_inst\|Mux16~3 3 COMB LC8_N27 1 " "Info: 3: + IC(0.200 ns) + CELL(2.000 ns) = 5.700 ns; Loc. = LC8_N27; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Mux16~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|Mux16~2 com_controller:b2v_inst|Mux16~3 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 7.900 ns com_controller:b2v_inst\|Mux16~4 4 COMB LC1_N27 28 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 7.900 ns; Loc. = LC1_N27; Fanout = 28; COMB Node = 'com_controller:b2v_inst\|Mux16~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|Mux16~3 com_controller:b2v_inst|Mux16~4 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.000 ns) 12.800 ns rtl~7 5 COMB LC1_N20 8 " "Info: 5: + IC(2.900 ns) + CELL(2.000 ns) = 12.800 ns; Loc. = LC1_N20; Fanout = 8; COMB Node = 'rtl~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { com_controller:b2v_inst|Mux16~4 rtl~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.200 ns) 17.100 ns com_controller:b2v_inst\|FIFO_RX_COM1~60 6 REG LC7_N34 2 " "Info: 6: + IC(3.100 ns) + CELL(1.200 ns) = 17.100 ns; Loc. = LC7_N34; Fanout = 2; REG Node = 'com_controller:b2v_inst\|FIFO_RX_COM1~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { rtl~7 com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 53.80 % ) " "Info: Total cell delay = 9.200 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 46.20 % ) " "Info: Total interconnect delay = 7.900 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { com_controller:b2v_inst|RSR_COM1[4] com_controller:b2v_inst|Mux16~2 com_controller:b2v_inst|Mux16~3 com_controller:b2v_inst|Mux16~4 rtl~7 com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { com_controller:b2v_inst|RSR_COM1[4] {} com_controller:b2v_inst|Mux16~2 {} com_controller:b2v_inst|Mux16~3 {} com_controller:b2v_inst|Mux16~4 {} rtl~7 {} com_controller:b2v_inst|FIFO_RX_COM1~60 {} } { 0.000ns 1.500ns 0.200ns 0.200ns 2.900ns 3.100ns } { 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|FIFO_RX_COM1~60 {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|RSR_COM1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|RSR_COM1[4] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { com_controller:b2v_inst|RSR_COM1[4] com_controller:b2v_inst|Mux16~2 com_controller:b2v_inst|Mux16~3 com_controller:b2v_inst|Mux16~4 rtl~7 com_controller:b2v_inst|FIFO_RX_COM1~60 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.100 ns" { com_controller:b2v_inst|RSR_COM1[4] {} com_controller:b2v_inst|Mux16~2 {} com_controller:b2v_inst|Mux16~3 {} com_controller:b2v_inst|Mux16~4 {} rtl~7 {} com_controller:b2v_inst|FIFO_RX_COM1~60 {} } { 0.000ns 1.500ns 0.200ns 0.200ns 2.900ns 3.100ns } { 0.000ns 2.000ns 2.000ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "I_CLK register pci_controller:b2v_inst1\|ST.ST_READCS register pci_controller:b2v_inst1\|ST.ST_IDLE 203 ps " "Info: Slack time is 203 ps for clock \"I_CLK\" between source register \"pci_controller:b2v_inst1\|ST.ST_READCS\" and destination register \"pci_controller:b2v_inst1\|ST.ST_IDLE\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "33.22 MHz 30.1 ns " "Info: Fmax is 33.22 MHz (period= 30.1 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "28.803 ns + Largest register register " "Info: + Largest register to register requirement is 28.803 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.303 ns + " "Info: + Setup relationship between source and destination is 30.303 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.303 ns " "Info: + Latch edge is 30.303 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_IDLE 2 REG LC8_I27 3 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC8_I27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_READCS 2 REG LC5_I45 249 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC5_I45; Fanout = 249; REG Node = 'pci_controller:b2v_inst1\|ST.ST_READCS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns - " "Info: - Micro setup delay of destination is 0.700 ns" {  } { { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.600 ns - Longest register register " "Info: - Longest register to register delay is 28.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pci_controller:b2v_inst1\|ST.ST_READCS 1 REG LC5_I45 249 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_I45; Fanout = 249; REG Node = 'pci_controller:b2v_inst1\|ST.ST_READCS'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.000 ns) 9.900 ns pci_controller:b2v_inst1\|Equal9~8 2 COMB LC3_I2 1 " "Info: 2: + IC(7.900 ns) + CELL(2.000 ns) = 9.900 ns; Loc. = LC3_I2; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Equal9~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal9~8 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.200 ns) 12.800 ns pci_controller:b2v_inst1\|always3~232 3 COMB LC7_I3 1 " "Info: 3: + IC(1.700 ns) + CELL(1.200 ns) = 12.800 ns; Loc. = LC7_I3; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~232'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 14.800 ns pci_controller:b2v_inst1\|always3~148 4 COMB LC8_I3 1 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 14.800 ns; Loc. = LC8_I3; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~148'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 17.000 ns pci_controller:b2v_inst1\|always3~57 5 COMB LC5_I3 1 " "Info: 5: + IC(0.200 ns) + CELL(2.000 ns) = 17.000 ns; Loc. = LC5_I3; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.200 ns) 21.700 ns pci_controller:b2v_inst1\|always3~191 6 COMB LC2_I28 1 " "Info: 6: + IC(3.500 ns) + CELL(1.200 ns) = 21.700 ns; Loc. = LC2_I28; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~191'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 23.700 ns pci_controller:b2v_inst1\|always3~135 7 COMB LC3_I28 2 " "Info: 7: + IC(0.000 ns) + CELL(2.000 ns) = 23.700 ns; Loc. = LC3_I28; Fanout = 2; COMB Node = 'pci_controller:b2v_inst1\|always3~135'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.000 ns) 27.200 ns pci_controller:b2v_inst1\|Selector32~6 8 COMB LC4_I27 1 " "Info: 8: + IC(1.500 ns) + CELL(2.000 ns) = 27.200 ns; Loc. = LC4_I27; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Selector32~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 28.600 ns pci_controller:b2v_inst1\|ST.ST_IDLE 9 REG LC8_I27 3 " "Info: 9: + IC(0.200 ns) + CELL(1.200 ns) = 28.600 ns; Loc. = LC8_I27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.600 ns ( 47.55 % ) " "Info: Total cell delay = 13.600 ns ( 47.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.000 ns ( 52.45 % ) " "Info: Total interconnect delay = 15.000 ns ( 52.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.600 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.600 ns" { pci_controller:b2v_inst1|ST.ST_READCS {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 7.900ns 1.700ns 0.000ns 0.200ns 3.500ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_READCS } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_READCS {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.600 ns" { pci_controller:b2v_inst1|ST.ST_READCS pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.600 ns" { pci_controller:b2v_inst1|ST.ST_READCS {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 7.900ns 1.700ns 0.000ns 0.200ns 3.500ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "I_CLK_DEV register com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] register com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 200 ps " "Info: Minimum slack time is 200 ps for clock \"I_CLK_DEV\" between source register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" and destination register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Shortest register register " "Info: + Shortest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC3_N40 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_N40; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_N40 20 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = LC3_N40; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 100.00 % ) " "Info: Total cell delay = 0.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.700 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.700 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK_DEV 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK_DEV\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_DEV\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_N40 20 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_N40; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_DEV source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK_DEV\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK_DEV 1 CLK PIN_91 219 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_91; Fanout = 219; CLK Node = 'I_CLK_DEV'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_DEV } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 2 REG LC3_N40 20 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_N40; Fanout = 20; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_waddr_rtl_4\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK_DEV com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK_DEV {} I_CLK_DEV~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_waddr_rtl_4|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "I_CLK register com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 200 ps " "Info: Minimum slack time is 200 ps for clock \"I_CLK\" between source register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Shortest register register " "Info: + Shortest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC3_N52 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_N52; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC3_N52 34 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = LC3_N52; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.900 ns ( 100.00 % ) " "Info: Total cell delay = 0.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.700 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.700 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source I_CLK 30.303 ns 0.000 ns  50 " "Info: Clock period of Source clock \"I_CLK\" is 30.303 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC3_N52 34 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_N52; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC3_N52 34 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC3_N52; Fanout = 34; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_rx_raddr_rtl_5\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns - " "Info: - Micro clock to output delay of source is 0.800 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.900ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_rx_raddr_rtl_5|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pci_controller:b2v_inst1\|ST.ST_IDLE IO_AD\[23\] I_CLK 31.000 ns register " "Info: tsu for register \"pci_controller:b2v_inst1\|ST.ST_IDLE\" (data pin = \"IO_AD\[23\]\", clock pin = \"I_CLK\") is 31.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.100 ns + Longest pin register " "Info: + Longest pin to register delay is 33.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_AD\[23\] 1 PIN PIN_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_6; Fanout = 1; PIN Node = 'IO_AD\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_AD[23] } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns IO_AD\[23\]~8 2 COMB IOC_6 10 " "Info: 2: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = IOC_6; Fanout = 10; COMB Node = 'IO_AD\[23\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { IO_AD[23] IO_AD[23]~8 } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.000 ns) 14.400 ns pci_controller:b2v_inst1\|Equal9~8 3 COMB LC3_I2 1 " "Info: 3: + IC(9.500 ns) + CELL(2.000 ns) = 14.400 ns; Loc. = LC3_I2; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Equal9~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.200 ns) 17.300 ns pci_controller:b2v_inst1\|always3~232 4 COMB LC7_I3 1 " "Info: 4: + IC(1.700 ns) + CELL(1.200 ns) = 17.300 ns; Loc. = LC7_I3; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~232'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 19.300 ns pci_controller:b2v_inst1\|always3~148 5 COMB LC8_I3 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC8_I3; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~148'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 21.500 ns pci_controller:b2v_inst1\|always3~57 6 COMB LC5_I3 1 " "Info: 6: + IC(0.200 ns) + CELL(2.000 ns) = 21.500 ns; Loc. = LC5_I3; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(1.200 ns) 26.200 ns pci_controller:b2v_inst1\|always3~191 7 COMB LC2_I28 1 " "Info: 7: + IC(3.500 ns) + CELL(1.200 ns) = 26.200 ns; Loc. = LC2_I28; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|always3~191'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 28.200 ns pci_controller:b2v_inst1\|always3~135 8 COMB LC3_I28 2 " "Info: 8: + IC(0.000 ns) + CELL(2.000 ns) = 28.200 ns; Loc. = LC3_I28; Fanout = 2; COMB Node = 'pci_controller:b2v_inst1\|always3~135'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.000 ns) 31.700 ns pci_controller:b2v_inst1\|Selector32~6 9 COMB LC4_I27 1 " "Info: 9: + IC(1.500 ns) + CELL(2.000 ns) = 31.700 ns; Loc. = LC4_I27; Fanout = 1; COMB Node = 'pci_controller:b2v_inst1\|Selector32~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 314 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 33.100 ns pci_controller:b2v_inst1\|ST.ST_IDLE 10 REG LC8_I27 3 " "Info: 10: + IC(0.200 ns) + CELL(1.200 ns) = 33.100 ns; Loc. = LC8_I27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.500 ns ( 49.85 % ) " "Info: Total cell delay = 16.500 ns ( 49.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.600 ns ( 50.15 % ) " "Info: Total interconnect delay = 16.600 ns ( 50.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.100 ns" { IO_AD[23] IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "33.100 ns" { IO_AD[23] {} IO_AD[23]~8 {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 9.500ns 1.700ns 0.000ns 0.200ns 3.500ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.900ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|ST.ST_IDLE 2 REG LC8_I27 3 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC8_I27; Fanout = 3; REG Node = 'pci_controller:b2v_inst1\|ST.ST_IDLE'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.100 ns" { IO_AD[23] IO_AD[23]~8 pci_controller:b2v_inst1|Equal9~8 pci_controller:b2v_inst1|always3~232 pci_controller:b2v_inst1|always3~148 pci_controller:b2v_inst1|always3~57 pci_controller:b2v_inst1|always3~191 pci_controller:b2v_inst1|always3~135 pci_controller:b2v_inst1|Selector32~6 pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "33.100 ns" { IO_AD[23] {} IO_AD[23]~8 {} pci_controller:b2v_inst1|Equal9~8 {} pci_controller:b2v_inst1|always3~232 {} pci_controller:b2v_inst1|always3~148 {} pci_controller:b2v_inst1|always3~57 {} pci_controller:b2v_inst1|always3~191 {} pci_controller:b2v_inst1|always3~135 {} pci_controller:b2v_inst1|Selector32~6 {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 9.500ns 1.700ns 0.000ns 0.200ns 3.500ns 0.000ns 1.500ns 0.200ns } { 0.000ns 2.900ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns 2.000ns 2.000ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|ST.ST_IDLE } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|ST.ST_IDLE {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "I_CLK O_INT com_controller:b2v_inst\|fifo_tx_empty_iflag 28.900 ns register " "Info: tco from clock \"I_CLK\" to destination pin \"O_INT\" through register \"com_controller:b2v_inst\|fifo_tx_empty_iflag\" is 28.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK source 15.100 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to source register is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 3.600 ns com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 2 REG LC1_A25 12 " "Info: 2: + IC(1.200 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC1_A25; Fanout = 12; REG Node = 'com_controller:b2v_inst\|lpm_counter:fifo_tx_waddr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.200 ns) 7.000 ns com_controller:b2v_inst\|Equal0~9 3 COMB LC1_A9 1 " "Info: 3: + IC(2.200 ns) + CELL(1.200 ns) = 7.000 ns; Loc. = LC1_A9; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 9.000 ns com_controller:b2v_inst\|Equal0~6 4 COMB LC2_A9 8 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 9.000 ns; Loc. = LC2_A9; Fanout = 8; COMB Node = 'com_controller:b2v_inst\|Equal0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 15.100 ns com_controller:b2v_inst\|fifo_tx_empty_iflag 5 REG LC1_L42 1 " "Info: 5: + IC(6.100 ns) + CELL(0.000 ns) = 15.100 ns; Loc. = LC1_L42; Fanout = 1; REG Node = 'com_controller:b2v_inst\|fifo_tx_empty_iflag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 37.09 % ) " "Info: Total cell delay = 5.600 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.500 ns ( 62.91 % ) " "Info: Total interconnect delay = 9.500 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|Equal0~9 {} com_controller:b2v_inst|Equal0~6 {} com_controller:b2v_inst|fifo_tx_empty_iflag {} } { 0.000ns 0.000ns 1.200ns 2.200ns 0.000ns 6.100ns } { 0.000ns 1.600ns 0.800ns 1.200ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.800 ns + " "Info: + Micro clock to output delay of source is 0.800 ns" {  } { { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns com_controller:b2v_inst\|fifo_tx_empty_iflag 1 REG LC1_L42 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_L42; Fanout = 1; REG Node = 'com_controller:b2v_inst\|fifo_tx_empty_iflag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 2.200 ns com_controller:b2v_inst\|O_INTX~8 2 COMB LC2_L42 3 " "Info: 2: + IC(0.200 ns) + CELL(2.000 ns) = 2.200 ns; Loc. = LC2_L42; Fanout = 3; COMB Node = 'com_controller:b2v_inst\|O_INTX~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.000 ns) 5.900 ns com_controller:b2v_inst\|O_INTX~6 3 COMB LC3_L35 1 " "Info: 3: + IC(1.700 ns) + CELL(2.000 ns) = 5.900 ns; Loc. = LC3_L35; Fanout = 1; COMB Node = 'com_controller:b2v_inst\|O_INTX~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 } "NODE_NAME" } } { "com_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/com_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(4.600 ns) 13.000 ns O_INT 4 PIN PIN_220 0 " "Info: 4: + IC(2.500 ns) + CELL(4.600 ns) = 13.000 ns; Loc. = PIN_220; Fanout = 0; PIN Node = 'O_INT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 66.15 % ) " "Info: Total cell delay = 8.600 ns ( 66.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 33.85 % ) " "Info: Total interconnect delay = 4.400 ns ( 33.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag {} com_controller:b2v_inst|O_INTX~8 {} com_controller:b2v_inst|O_INTX~6 {} O_INT {} } { 0.000ns 0.200ns 1.700ns 2.500ns } { 0.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { I_CLK com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] com_controller:b2v_inst|Equal0~9 com_controller:b2v_inst|Equal0~6 com_controller:b2v_inst|fifo_tx_empty_iflag } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { I_CLK {} I_CLK~out {} com_controller:b2v_inst|lpm_counter:fifo_tx_waddr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] {} com_controller:b2v_inst|Equal0~9 {} com_controller:b2v_inst|Equal0~6 {} com_controller:b2v_inst|fifo_tx_empty_iflag {} } { 0.000ns 0.000ns 1.200ns 2.200ns 0.000ns 6.100ns } { 0.000ns 1.600ns 0.800ns 1.200ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag com_controller:b2v_inst|O_INTX~8 com_controller:b2v_inst|O_INTX~6 O_INT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { com_controller:b2v_inst|fifo_tx_empty_iflag {} com_controller:b2v_inst|O_INTX~8 {} com_controller:b2v_inst|O_INTX~6 {} O_INT {} } { 0.000ns 0.200ns 1.700ns 2.500ns } { 0.000ns 2.000ns 2.000ns 4.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pci_controller:b2v_inst1\|cmd\[3\] I_CBE\[3\] I_CLK -3.600 ns register " "Info: th for register \"pci_controller:b2v_inst1\|cmd\[3\]\" (data pin = \"I_CBE\[3\]\", clock pin = \"I_CLK\") is -3.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns I_CLK 1 CLK PIN_211 336 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_211; Fanout = 336; CLK Node = 'I_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 2.800 ns pci_controller:b2v_inst1\|cmd\[3\] 2 REG LC7_I35 4 " "Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 2.800 ns; Loc. = LC7_I35; Fanout = 4; REG Node = 'pci_controller:b2v_inst1\|cmd\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { I_CLK pci_controller:b2v_inst1|cmd[3] } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 57.14 % ) " "Info: Total cell delay = 1.600 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|cmd[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|cmd[3] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 307 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.400 ns) 2.400 ns I_CBE\[3\] 1 PIN PIN_238 3 " "Info: 1: + IC(0.000 ns) + CELL(2.400 ns) = 2.400 ns; Loc. = PIN_238; Fanout = 3; PIN Node = 'I_CBE\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CBE[3] } "NODE_NAME" } } { "pci_com_lpt_usb_eth.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_com_lpt_usb_eth.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(1.200 ns) 7.900 ns pci_controller:b2v_inst1\|cmd\[3\] 2 REG LC7_I35 4 " "Info: 2: + IC(4.300 ns) + CELL(1.200 ns) = 7.900 ns; Loc. = LC7_I35; Fanout = 4; REG Node = 'pci_controller:b2v_inst1\|cmd\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { I_CBE[3] pci_controller:b2v_inst1|cmd[3] } "NODE_NAME" } } { "pci_controller.v" "" { Text "C:/Users/Vendein_RaZoR/Desktop/pci_com_lpt_usb_eth/pci_controller.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 45.57 % ) " "Info: Total cell delay = 3.600 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 54.43 % ) " "Info: Total interconnect delay = 4.300 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { I_CBE[3] pci_controller:b2v_inst1|cmd[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { I_CBE[3] {} I_CBE[3]~out {} pci_controller:b2v_inst1|cmd[3] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 2.400ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { I_CLK pci_controller:b2v_inst1|cmd[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { I_CLK {} I_CLK~out {} pci_controller:b2v_inst1|cmd[3] {} } { 0.000ns 0.000ns 1.200ns } { 0.000ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { I_CBE[3] pci_controller:b2v_inst1|cmd[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { I_CBE[3] {} I_CBE[3]~out {} pci_controller:b2v_inst1|cmd[3] {} } { 0.000ns 0.000ns 4.300ns } { 0.000ns 2.400ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 00:06:57 2022 " "Info: Processing ended: Fri Feb 18 00:06:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
