                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module UART_TX
UART_TX
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/System/UART/UART_TX/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/System/UART/UART_TX/std_cells
lappend search_path /home/IC/System/UART/UART_TX/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/System/UART/UART_TX/std_cells /home/IC/System/UART/UART_TX/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format sverilog
sverilog
set file_format2 verilog
verilog
read_file -format $file_format UART_TX_serializer.sv
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading sverilog file '/home/IC/System/UART/UART_TX/rtl/UART_TX_serializer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/System/UART/UART_TX/rtl/UART_TX_serializer.sv

Inferred memory devices in process
	in routine UART_TX_serializer line 17 in file
		'/home/IC/System/UART/UART_TX/rtl/UART_TX_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  parallel_data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     S_DATA_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/System/UART/UART_TX/rtl/UART_TX_serializer.db:UART_TX_serializer'
Loaded 1 design.
Current design is 'UART_TX_serializer'.
UART_TX_serializer
read_file -format $file_format UART_TX_parity_Calc.sv
Loading sverilog file '/home/IC/System/UART/UART_TX/rtl/UART_TX_parity_Calc.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/System/UART/UART_TX/rtl/UART_TX_parity_Calc.sv

Statistics for case statements in always block at line 28 in file
	'/home/IC/System/UART/UART_TX/rtl/UART_TX_parity_Calc.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_parity_Calc line 15 in file
		'/home/IC/System/UART/UART_TX/rtl/UART_TX_parity_Calc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parallel_data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/System/UART/UART_TX/rtl/UART_TX_parity_Calc.db:UART_TX_parity_Calc'
Loaded 1 design.
Current design is 'UART_TX_parity_Calc'.
UART_TX_parity_Calc
read_file -format $file_format UART_TX_MUX.sv
Loading sverilog file '/home/IC/System/UART/UART_TX/rtl/UART_TX_MUX.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/System/UART/UART_TX/rtl/UART_TX_MUX.sv
Warning:  /home/IC/System/UART/UART_TX/rtl/UART_TX_MUX.sv:13: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'/home/IC/System/UART/UART_TX/rtl/UART_TX_MUX.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/System/UART/UART_TX/rtl/UART_TX_MUX.db:UART_TX_MUX'
Loaded 1 design.
Current design is 'UART_TX_MUX'.
UART_TX_MUX
read_file -format $file_format UART_TX_FSM.sv
Loading sverilog file '/home/IC/System/UART/UART_TX/rtl/UART_TX_FSM.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/System/UART/UART_TX/rtl/UART_TX_FSM.sv

Statistics for case statements in always block at line 56 in file
	'/home/IC/System/UART/UART_TX/rtl/UART_TX_FSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_FSM line 46 in file
		'/home/IC/System/UART/UART_TX/rtl/UART_TX_FSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/System/UART/UART_TX/rtl/UART_TX_FSM.db:UART_TX_FSM'
Loaded 1 design.
Current design is 'UART_TX_FSM'.
UART_TX_FSM
read_file -format $file_format UART_TX.sv
Loading sverilog file '/home/IC/System/UART/UART_TX/rtl/UART_TX.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/System/UART/UART_TX/rtl/UART_TX.sv
Presto compilation completed successfully.
Current design is now '/home/IC/System/UART/UART_TX/rtl/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
read_file -format $file_format2 mux2X1.v
Loading verilog file '/home/IC/System/UART/UART_TX/rtl/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/System/UART/UART_TX/rtl/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/System/UART/UART_TX/rtl/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'UART_TX'.
{UART_TX}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'UART_TX'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /home/IC/System/UART/UART_TX/rtl/UART_TX.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Oct 20 03:16:18 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'UART_TX_serializer', cell 'C134' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', port 'SO' is not connected to any nets. (LINT-28)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_TX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'UART_TX_MUX'
  Processing 'UART_TX_parity_Calc'
  Processing 'UART_TX_FSM'
  Processing 'UART_TX_serializer'
  Processing 'mux2X1_0'
  Processing 'UART_TX'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   46698.4      0.00       0.0       3.1                          
    0:00:06   46698.4      0.00       0.0       3.1                          
    0:00:06   46698.4      0.00       0.0       3.1                          
    0:00:06   46698.4      0.00       0.0       3.1                          
    0:00:06   46698.4      0.00       0.0       3.1                          
    0:00:06   45740.5      0.00       0.0       3.0                          
    0:00:06   45726.4      0.00       0.0       3.0                          
    0:00:06   45726.4      0.00       0.0       3.0                          
    0:00:06   45726.4      0.00       0.0       3.0                          
    0:00:06   45726.4      0.00       0.0       3.0                          
    0:00:06   45726.4      0.00       0.0       3.0                          
    0:00:06   45845.2      0.00       0.0       1.6                          
    0:00:06   45852.3      0.00       0.0       1.5                          
    0:00:06   45852.3      0.00       0.0       1.5                          
    0:00:06   45852.3      0.00       0.0       1.5                          
    0:00:06   45852.3      0.00       0.0       1.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   45852.3      0.00       0.0       1.5                          
    0:00:06   45852.3      0.00       0.0       1.5                          
    0:00:06   42248.7      0.00       0.0       1.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   42248.7      0.00       0.0       1.8                          
    0:00:07   42540.5      0.00       0.0       1.7                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   42540.5      0.00       0.0       1.7                          
    0:00:07   42540.5      0.00       0.0       1.7                          
    0:00:07   42106.4      0.00       0.0       1.7                          
    0:00:07   42106.4      0.00       0.0       1.7                          
    0:00:07   42106.4      0.00       0.0       1.7                          
    0:00:07   42106.4      0.00       0.0       1.7                          
    0:00:07   42106.4      0.00       0.0       1.7                          
    0:00:07   42059.3      0.00       0.0       1.7                          
    0:00:07   42059.3      0.00       0.0       1.7                          
    0:00:07   42059.3      0.00       0.0       1.7                          
    0:00:07   42059.3      0.00       0.0       1.7                          
    0:00:07   42059.3      0.00       0.0       1.7                          
    0:00:07   42059.3      0.00       0.0       1.7                          
    0:00:07   42059.3      0.00       0.0       1.7                          
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 25 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  25 cells are valid scan cells
         U0_serializer/S_DATA_reg
         U0_serializer/parallel_data_reg[0]
         U0_serializer/parallel_data_reg[7]
         U0_serializer/counter_reg[0]
         U0_serializer/parallel_data_reg[6]
         U0_serializer/parallel_data_reg[5]
         U0_serializer/parallel_data_reg[4]
         U0_serializer/parallel_data_reg[3]
         U0_serializer/parallel_data_reg[2]
         U0_serializer/parallel_data_reg[1]
         U0_serializer/counter_reg[1]
         U0_serializer/ser_done_reg
         U0_serializer/counter_reg[3]
         U0_serializer/counter_reg[2]
         U0_FSM/current_state_reg[1]
         U0_FSM/current_state_reg[0]
         U0_FSM/current_state_reg[2]
         U0_parity_Calc/parallel_data_reg[7]
         U0_parity_Calc/parallel_data_reg[6]
         U0_parity_Calc/parallel_data_reg[5]
         U0_parity_Calc/parallel_data_reg[4]
         U0_parity_Calc/parallel_data_reg[3]
         U0_parity_Calc/parallel_data_reg[2]
         U0_parity_Calc/parallel_data_reg[1]
         U0_parity_Calc/parallel_data_reg[0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : UART_TX
Version: K-2015.06
Date   : Sun Oct 20 03:16:43 2024
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            25   U0_FSM/current_state_reg[0]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30   49498.2      0.00       0.0      18.3 U0_serializer/ser_done   
    0:00:30   49498.2      0.00       0.0      18.3 U0_serializer/ser_done   
    0:00:30   49498.2      0.00       0.0      18.3 U0_serializer/ser_done   
    0:00:30   49498.2      0.00       0.0      18.3 U0_serializer/ser_done   
    0:00:30   49647.6      0.00       0.0      18.3 U0_serializer/S_DATA     
    0:00:30   50221.7      0.00       0.0      23.6 SE                       
    0:00:30   50221.7      0.00       0.0      23.6 SE                       
    0:00:30   50221.7      0.00       0.0      23.6 SE                       
    0:00:30   50078.2      0.00       0.0      19.1 net1318                  
    0:00:30   50227.6      0.00       0.0      18.5 net1316                  
    0:00:30   50377.0      0.00       0.0      18.1 net1317                  
    0:00:30   50526.4      0.00       0.0      18.1 net1315                  
    0:00:30   50675.8      0.00       0.0      18.1 net1323                  
    0:00:30   50526.4      0.00       0.0      13.4 U0_serializer/net1309    
    0:00:30   50377.0      0.00       0.0      13.4 U0_serializer/ser_done   
    0:00:30   50526.4      0.00       0.0      13.3 U0_FSM/current_state[1]  
    0:00:30   50526.4      0.00       0.0      13.3 U0_FSM/current_state[1]  
    0:00:30   50670.0      0.00       0.0      13.3 U0_serializer/n66        
    0:00:30   50670.0      0.00       0.0      13.3 U0_serializer/n66        
    0:00:30   50813.5      0.00       0.0      13.3 U0_FSM/n15               
    0:00:30   50813.5      0.00       0.0      13.3 U0_FSM/n15               
    0:00:30   50813.5      0.00       0.0      13.3 U0_FSM/n5                
    0:00:30   50813.5      0.00       0.0      13.3 U0_FSM/n5                
    0:00:30   50962.9      0.00       0.0      12.9 U0_FSM/ser_done          
    0:00:30   51560.6      0.00       0.0      11.3 U0_serializer/test_se    
    0:00:30   51560.6      0.00       0.0      11.3 U0_serializer/test_se    
    0:00:30   51560.6      0.00       0.0      11.3 U0_serializer/test_se    
    0:00:30   52008.8      0.00       0.0       8.7 U0_parity_Calc/test_se   
    0:00:30   52008.8      0.00       0.0       8.7 U0_parity_Calc/test_se   
    0:00:30   52008.8      0.00       0.0       8.7 U0_parity_Calc/test_se   
    0:00:30   52158.2      0.00       0.0       7.9 U0_serializer/net1341    
    0:00:30   52158.2      0.00       0.0       7.9 U0_serializer/net1341    
    0:00:30   52158.2      0.00       0.0       7.9 U0_serializer/net1341    
    0:00:30   52307.6      0.00       0.0       7.7 U0_FSM/test_se           
    0:00:30   52457.0      0.00       0.0       7.5 U0_serializer/net1344    
    0:00:30   52606.5      0.00       0.0       7.3 U0_serializer/net1343    
    0:00:30   52755.9      0.00       0.0       7.2 U0_serializer/net1342    
    0:00:30   52905.3      0.00       0.0       7.0 U0_serializer/net1355    
    0:00:30   53054.7      0.00       0.0       6.8 U0_parity_Calc/net1350   
    0:00:30   53204.1      0.00       0.0       6.7 U0_parity_Calc/net1349   
    0:00:30   53353.5      0.00       0.0       6.5 U0_parity_Calc/test_se   
    0:00:30   53801.8      0.00       0.0       6.2 U0_serializer/test_se    
    0:00:30   53801.8      0.00       0.0       6.2 U0_serializer/test_se    
    0:00:30   53801.8      0.00       0.0       6.2 U0_serializer/test_se    


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30   54088.8      0.00       0.0       6.3 U0_FSM/ser_done          
    0:00:30   54238.3      0.00       0.0       6.2 U0_FSM/ser_done          

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_TX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   54238.3      0.00       0.0       6.2                          
    0:00:05   54238.3      0.00       0.0       6.2                          
    0:00:06   54234.7      0.00       0.0       6.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   54234.7      0.00       0.0       6.2                          
    0:00:06   54531.2      0.00       0.0       1.7                          
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/System/UART/UART_TX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 25 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  25 cells are valid scan cells
         U0_serializer/S_DATA_reg
         U0_serializer/parallel_data_reg[0]
         U0_serializer/parallel_data_reg[7]
         U0_serializer/counter_reg[0]
         U0_serializer/parallel_data_reg[6]
         U0_serializer/parallel_data_reg[5]
         U0_serializer/parallel_data_reg[4]
         U0_serializer/parallel_data_reg[3]
         U0_serializer/parallel_data_reg[2]
         U0_serializer/parallel_data_reg[1]
         U0_serializer/counter_reg[1]
         U0_serializer/counter_reg[3]
         U0_serializer/counter_reg[2]
         U0_serializer/ser_done_reg
         U0_FSM/current_state_reg[1]
         U0_FSM/current_state_reg[0]
         U0_FSM/current_state_reg[2]
         U0_parity_Calc/parallel_data_reg[7]
         U0_parity_Calc/parallel_data_reg[6]
         U0_parity_Calc/parallel_data_reg[5]
         U0_parity_Calc/parallel_data_reg[4]
         U0_parity_Calc/parallel_data_reg[3]
         U0_parity_Calc/parallel_data_reg[2]
         U0_parity_Calc/parallel_data_reg[1]
         U0_parity_Calc/parallel_data_reg[0]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 1068 faults were added to fault list.
 0             689     59         0/0/0    93.45%      0.01
 0              58      0         1/0/0    98.97%      0.01
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1056
 Possibly detected                PT          0
 Undetectable                     UD          1
 ATPG untestable                  AU         11
 Not detected                     ND          0
 -----------------------------------------------
 total faults                              1068
 test coverage                            98.97%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output UART_TX_dft.v
Writing verilog file '/home/IC/System/UART/UART_TX/dft/UART_TX_dft.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
report_port > ports.rpt
dft_drc -coverage_estimate > dft_drc_post_dft.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 