$date
	Tue Apr 29 16:31:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! data [3:0] $end
$var reg 4 " addr [3:0] $end
$var integer 32 # i [31:0] $end
$scope module U1 $end
$var wire 4 $ addr [3:0] $end
$var reg 4 % data [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
b0 #
b0 "
bx !
$end
#1
b0 !
b0 %
#10
b1 "
b1 $
b1 #
#11
b1 !
b1 %
#20
b10 "
b10 $
b10 #
#21
b10 !
b10 %
#30
b11 "
b11 $
b11 #
#31
b11 !
b11 %
#40
b100 "
b100 $
b100 #
#41
b100 !
b100 %
#50
b101 "
b101 $
b101 #
#51
b101 !
b101 %
#60
b110 "
b110 $
b110 #
#61
b110 !
b110 %
#70
b111 "
b111 $
b111 #
#71
b111 !
b111 %
#80
b1000 "
b1000 $
b1000 #
#81
b1000 !
b1000 %
#90
b1001 "
b1001 $
b1001 #
#91
b1001 !
b1001 %
#100
b1010 "
b1010 $
b1010 #
#101
b1010 !
b1010 %
#110
b1011 "
b1011 $
b1011 #
#111
b1011 !
b1011 %
#120
b1100 "
b1100 $
b1100 #
#121
b1100 !
b1100 %
#130
b1101 "
b1101 $
b1101 #
#131
b1101 !
b1101 %
#140
b1110 "
b1110 $
b1110 #
#141
b1110 !
b1110 %
#150
b1111 "
b1111 $
b1111 #
#151
b1111 !
b1111 %
#160
b10000 #
