
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.457157                       # Number of seconds simulated
sim_ticks                                2457156525500                       # Number of ticks simulated
final_tick                               2457156525500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169802                       # Simulator instruction rate (inst/s)
host_op_rate                                   169802                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3833372803                       # Simulator tick rate (ticks/s)
host_mem_usage                                 471276                       # Number of bytes of host memory used
host_seconds                                   640.99                       # Real time elapsed on the host
sim_insts                                   108841766                       # Number of instructions simulated
sim_ops                                     108841766                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       44396032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      155823168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide        13440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        4978368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1996608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       32209216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       14288640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       22168256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4721024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280594752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     44396032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      4978368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     32209216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     22168256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     103751872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     28903872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31736256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          693688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2434737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           77787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           31197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          503269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          223260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          346379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           73766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4384293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        451623                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             495879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          18068052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          63416053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            5470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2026069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            812569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          13108329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5815112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           9021914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1921336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114194903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     18068052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2026069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     13108329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      9021914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42224364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11763138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1152708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12915846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11763138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         18068052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         63416053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1158178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2026069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           812569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         13108329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5815112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          9021914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1921336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127110750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4384293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     495879                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4384293                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   495879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              278436544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2158208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31528576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280594752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31736256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  33722                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3217                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        32646                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            265651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            286959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            239392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            191796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            237680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            252625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            348425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            358909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            212413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           321019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           387290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           261135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           313935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           221570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           285240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             57544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            51862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34896                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        39                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2457156452000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4384293                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               495879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2772660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1108108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  329035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  110134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     98                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1024563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.531917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.908259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.864125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       399796     39.02%     39.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       244173     23.83%     62.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       104153     10.17%     73.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53612      5.23%     78.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38535      3.76%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22056      2.15%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17751      1.73%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15046      1.47%     87.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129441     12.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1024563                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     144.646175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5954.203124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30076    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30077                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.217505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.328025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         29714     98.79%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           151      0.50%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            40      0.13%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            69      0.23%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            11      0.04%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            11      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            42      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30077                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  45296030083                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            126869236333                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21752855000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10411.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29161.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       113.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3472221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  346407                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     503497.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2196246827500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     82049760000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    178857322750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3276428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4469162040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1787733750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2438530875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15514488600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18419497200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1659683520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1532481120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        160489330560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        160489330560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        152761472595                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        157183740360                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1340291046750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1336411864500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1675780184175                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1680944606655                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           682.000499                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           684.102289                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4249786                       # Transaction distribution
system.membus.trans_dist::ReadResp            4249323                       # Transaction distribution
system.membus.trans_dist::WriteReq              24827                       # Transaction distribution
system.membus.trans_dist::WriteResp             24827                       # Transaction distribution
system.membus.trans_dist::Writeback            451623                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            88934                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          53535                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          142469                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            355400                       # Transaction distribution
system.membus.trans_dist::ReadExResp           355400                       # Transaction distribution
system.membus.trans_dist::BadAddressError          463                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1389624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1389624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        30734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5251719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5283143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       155620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       155620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         5850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        97163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       103039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port      1006687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total      1006687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        19162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       661679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio          192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       681033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       692821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       692821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         8438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       352760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       361216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9762115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2845824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2845824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     44396032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     44396032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        55330                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    173671296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    173726626                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      4978368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      4978368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        23147                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2921792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2944939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     32209216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     32209216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        52148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     19885696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     19937844                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     22168256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     22168256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        32004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      9254528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      9286532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               312493637                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           322992                       # Total snoops (count)
system.membus.snoop_fanout::samples           5236312                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 5236312    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             5236312                       # Request fanout histogram
system.membus.reqLayer0.occupancy            61112495                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10544101977                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              549000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46431251                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         6571078172                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy        23497396895                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          730877290                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          407322101                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         4748025832                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2761103919                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy         3266339955                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1498194877                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                44450                       # number of replacements
system.iocache.tags.tagsinuse                0.269984                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44450                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2415694600000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.269984                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.016874                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.016874                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400370                       # Number of tag accesses
system.iocache.tags.data_accesses              400370                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           22                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           22                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     36923354                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     36923354                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     36923354                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     36923354                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     36923354                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     36923354                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44278                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44278                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000497                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000497                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 175825.495238                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 175825.495238                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 175825.495238                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 175825.495238                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 175825.495238                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 175825.495238                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           442                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.822222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     25951854                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25951854                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3101860463                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3101860463                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     25951854                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     25951854                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     25951854                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     25951854                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999503                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999503                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 123580.257143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 123580.257143                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70089.037938                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70089.037938                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 123580.257143                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 123580.257143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 123580.257143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 123580.257143                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               18984459                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         16054510                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           339225                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            11644963                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                7841069                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            67.334426                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1233032                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             20298                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    12838187                       # DTB read hits
system.cpu0.dtb.read_misses                     45749                       # DTB read misses
system.cpu0.dtb.read_acv                           35                       # DTB read access violations
system.cpu0.dtb.read_accesses                  412439                       # DTB read accesses
system.cpu0.dtb.write_hits                    5351508                       # DTB write hits
system.cpu0.dtb.write_misses                     7634                       # DTB write misses
system.cpu0.dtb.write_acv                          93                       # DTB write access violations
system.cpu0.dtb.write_accesses                 102856                       # DTB write accesses
system.cpu0.dtb.data_hits                    18189695                       # DTB hits
system.cpu0.dtb.data_misses                     53383                       # DTB misses
system.cpu0.dtb.data_acv                          128                       # DTB access violations
system.cpu0.dtb.data_accesses                  515295                       # DTB accesses
system.cpu0.itb.fetch_hits                     969637                       # ITB hits
system.cpu0.itb.fetch_misses                     5636                       # ITB misses
system.cpu0.itb.fetch_acv                         117                       # ITB acv
system.cpu0.itb.fetch_accesses                 975273                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       270894148                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          32487876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      86513934                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   18984459                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           9074101                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    189850409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1002654                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       432                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               79578                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       359194                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       454424                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          448                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 10838678                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               244061                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      3                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples         223733688                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.386683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.488928                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               205401189     91.81%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2370100      1.06%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2564397      1.15%     94.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1479925      0.66%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3721819      1.66%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  779340      0.35%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1474240      0.66%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  595575      0.27%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 5347103      2.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           223733688                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.070081                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.319364                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                22797657                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            187730569                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  9252450                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3488246                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                464765                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              567416                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                36862                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              79058451                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               105274                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                464765                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                24162283                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles              148457055                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      24815505                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 11074705                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             14759373                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              77128910                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               161083                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               7819754                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               1472939                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               3860973                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           56565323                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             99585977                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        99495807                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            83278                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             50477383                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 6087940                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1107994                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        205527                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 22883788                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            12956642                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5628876                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1543723                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1027621                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  72696534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1593931                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 71272863                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            65442                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7534459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      3830157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        989246                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    223733688                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.318561                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.994574                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          192046072     85.84%     85.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15504910      6.93%     92.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5920422      2.65%     95.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3277665      1.46%     96.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3636168      1.63%     98.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1561305      0.70%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1028197      0.46%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             497857      0.22%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             261092      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      223733688                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 333358     29.74%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                486736     43.43%     73.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               300704     26.83%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             2671      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             51821840     72.71%     72.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              123461      0.17%     72.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              59995      0.08%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1299      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13238995     18.58%     91.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5441273      7.63%     99.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            583329      0.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              71272863                       # Type of FU issued
system.cpu0.iq.rate                          0.263102                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1120800                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015725                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         367040429                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         81639369                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     69857116                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             425227                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            210226                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       200301                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              72166314                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 224678                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          648743                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1375100                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1897                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        25325                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       614623                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        17387                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       473484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                464765                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles              132914026                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              2255931                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           75899507                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           104709                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             12956642                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             5628876                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           1303184                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                395767                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1235782                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         25325                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        154019                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       317610                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              471629                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             70805935                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             12896735                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           466928                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                      1609042                       # number of nop insts executed
system.cpu0.iew.exec_refs                    18266769                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                12151998                       # Number of branches executed
system.cpu0.iew.exec_stores                   5370034                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.261379                       # Inst execution rate
system.cpu0.iew.wb_sent                      70187907                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     70057417                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 39357615                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 54306429                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.258615                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.724732                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        8025526                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         604685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           438663                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    222402531                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.304984                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.185088                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    198106338     89.08%     89.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11139637      5.01%     94.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4762140      2.14%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2110354      0.95%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1529692      0.69%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       701065      0.32%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       342444      0.15%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       531307      0.24%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3179554      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    222402531                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            67829317                       # Number of instructions committed
system.cpu0.commit.committedOps              67829317                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      16595795                       # Number of memory references committed
system.cpu0.commit.loads                     11581542                       # Number of loads committed
system.cpu0.commit.membars                     251065                       # Number of memory barriers committed
system.cpu0.commit.branches                  11546492                       # Number of branches committed
system.cpu0.commit.fp_insts                    191204                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 65578730                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             1047261                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass      1386291      2.04%      2.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        48818353     71.97%     74.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         116996      0.17%     74.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     74.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         59194      0.09%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1299      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       11832607     17.44%     91.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5031248      7.42%     99.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       583329      0.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         67829317                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              3179554                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   294974808                       # The number of ROB reads
system.cpu0.rob.rob_writes                  153035623                       # The number of ROB writes
system.cpu0.timesIdled                         647859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       47160460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                  4643179004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   66445624                       # Number of Instructions Simulated
system.cpu0.committedOps                     66445624                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.076930                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.076930                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.245283                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.245283                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                94319293                       # number of integer regfile reads
system.cpu0.int_regfile_writes               53199418                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    81917                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   75030                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                1773183                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                692983                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7475                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7475                       # Transaction distribution
system.iobus.trans_dist::WriteReq               69061                       # Transaction distribution
system.iobus.trans_dist::WriteResp              69083                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           22                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        32950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         3598                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        64184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       131800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        14372                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       162629                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3000277                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             32835000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              181000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15164000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             3578000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398837568                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            39357000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45154749                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           692844                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.082833                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10069930                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           692844                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            14.534195                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      59606780750                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.082833                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.994302                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994302                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         22373284                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        22373284                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     10080644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10080644                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     10080644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10080644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     10080644                       # number of overall hits
system.cpu0.icache.overall_hits::total       10080644                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       758030                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       758030                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       758030                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        758030                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       758030                       # number of overall misses
system.cpu0.icache.overall_misses::total       758030                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  40689021042                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  40689021042                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  40689021042                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  40689021042                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  40689021042                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  40689021042                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     10838674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10838674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     10838674                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10838674                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     10838674                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10838674                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.069938                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.069938                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.069938                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.069938                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.069938                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.069938                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53677.322853                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53677.322853                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53677.322853                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53677.322853                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53677.322853                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53677.322853                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11796                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              180                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.533333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        62094                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        62094                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        62094                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        62094                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        62094                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        62094                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       695936                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       695936                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       695936                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       695936                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       695936                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       695936                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  35746601572                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  35746601572                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  35746601572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  35746601572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  35746601572                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  35746601572                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.064209                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.064209                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.064209                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.064209                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.064209                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.064209                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51364.782928                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51364.782928                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51364.782928                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51364.782928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51364.782928                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51364.782928                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2448707                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1004.978769                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12300083                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2448707                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.023093                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         27664750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1004.978769                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.981425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.981425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          853                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.833008                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         36026365                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        36026365                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8389390                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8389390                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      3590114                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3590114                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       143343                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       143343                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       176572                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       176572                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     11979504                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11979504                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     11979504                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11979504                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3217898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3217898                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      1220596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1220596                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        18963                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18963                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        13274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        13274                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      4438494                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4438494                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      4438494                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4438494                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 160837879546                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 160837879546                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  68642709855                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  68642709855                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    687769230                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    687769230                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     77081805                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     77081805                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 229480589401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 229480589401                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 229480589401                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 229480589401                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11607288                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11607288                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4810710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4810710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       162306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       162306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       189846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       189846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     16417998                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16417998                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     16417998                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16417998                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.277231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.277231                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.253725                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.253725                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.116835                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.116835                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.069920                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069920                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.270343                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.270343                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.270343                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.270343                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49982.280217                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49982.280217                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56237.043096                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56237.043096                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 36269.009650                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36269.009650                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5806.976420                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5806.976420                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 51702.354312                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51702.354312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 51702.354312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51702.354312                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4934141                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        12839                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           179459                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            124                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.494531                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.540323                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       278877                       # number of writebacks
system.cpu0.dcache.writebacks::total           278877                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       923644                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       923644                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1016940                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1016940                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         3993                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3993                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1940584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1940584                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1940584                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1940584                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2294254                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2294254                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       203656                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       203656                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        14970                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14970                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        13269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        13269                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2497910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2497910                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2497910                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2497910                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 106468590897                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 106468590897                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  10205187883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10205187883                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    408845770                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    408845770                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     32068195                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     32068195                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 116673778780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 116673778780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 116673778780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 116673778780                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1040868500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1040868500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   1975991998                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   1975991998                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3016860498                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3016860498                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.197656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.197656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.042334                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042334                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092233                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092233                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.069893                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.069893                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.152145                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.152145                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.152145                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.152145                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 46406.627556                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46406.627556                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 50109.929896                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50109.929896                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 27311.006680                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27311.006680                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2416.775567                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2416.775567                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 46708.559868                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46708.559868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 46708.559868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46708.559868                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3107434                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2727354                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            58696                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1368921                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 589403                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            43.056027                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 140371                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              6336                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1461375                       # DTB read hits
system.cpu1.dtb.read_misses                     16201                       # DTB read misses
system.cpu1.dtb.read_acv                           20                       # DTB read access violations
system.cpu1.dtb.read_accesses                  229944                       # DTB read accesses
system.cpu1.dtb.write_hits                     794953                       # DTB write hits
system.cpu1.dtb.write_misses                     5106                       # DTB write misses
system.cpu1.dtb.write_acv                          77                       # DTB write access violations
system.cpu1.dtb.write_accesses                  93760                       # DTB write accesses
system.cpu1.dtb.data_hits                     2256328                       # DTB hits
system.cpu1.dtb.data_misses                     21307                       # DTB misses
system.cpu1.dtb.data_acv                           97                       # DTB access violations
system.cpu1.dtb.data_accesses                  323704                       # DTB accesses
system.cpu1.itb.fetch_hits                     489816                       # ITB hits
system.cpu1.itb.fetch_misses                     3620                       # ITB misses
system.cpu1.itb.fetch_acv                          90                       # ITB acv
system.cpu1.itb.fetch_accesses                 493436                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        15455696                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3865760                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      10662188                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3107434                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            729774                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      6231020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 247246                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       392                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               36214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       104176                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        64140                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          237                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1351751                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                48416                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      2                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples          10425562                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.022697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.420799                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 8523708     81.76%     81.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  122688      1.18%     82.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  212560      2.04%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  144437      1.39%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  278266      2.67%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   96137      0.92%     89.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  118651      1.14%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   57506      0.55%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  871609      8.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            10425562                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.201054                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.689855                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2775195                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              6034615                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1342826                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               156312                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                116613                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               97617                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 7069                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               8259480                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                29366                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                116613                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2889278                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 601011                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       4781106                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1384697                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               652855                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               7696334                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 3306                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 43472                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 72585                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                200949                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            5252850                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              9282040                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         9264154                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            14165                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              4265965                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  986885                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            372560                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         19860                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1482851                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1541741                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             879164                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           255150                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          141436                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   6926883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             466307                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  6662374                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            18045                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        1473109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       701060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        367938                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     10425562                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.639042                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.323620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            7548507     72.40%     72.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1240747     11.90%     84.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             620280      5.95%     90.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             405999      3.89%     94.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             320925      3.08%     97.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             139401      1.34%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              87513      0.84%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40233      0.39%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              21957      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       10425562                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11340      6.50%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 98808     56.62%     63.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                64378     36.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             1127      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4058762     60.92%     60.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               19386      0.29%     61.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               3505      0.05%     61.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                563      0.01%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1524849     22.89%     84.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             822061     12.34%     96.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            232121      3.48%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               6662374                       # Type of FU issued
system.cpu1.iq.rate                          0.431063                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     174526                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026196                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          23890369                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          8852741                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      6432726                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              52512                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             25430                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        24335                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               6807784                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  27989                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           66229                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       277946                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        12001                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       136409                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          305                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        37173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                116613                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 343556                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               187378                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            7507953                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            16474                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1541741                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              879164                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            431240                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  3020                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               182735                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         12001                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         25521                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        82853                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              108374                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              6558158                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1480711                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           104216                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       114763                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2284713                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  922545                       # Number of branches executed
system.cpu1.iew.exec_stores                    804002                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.424320                       # Inst execution rate
system.cpu1.iew.wb_sent                       6490846                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      6457061                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  3151001                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  4193496                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.417779                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.751402                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        1551790                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          98369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           103412                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     10142444                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.584525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.509548                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7851375     77.41%     77.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1123656     11.08%     88.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       388624      3.83%     92.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       231876      2.29%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       144260      1.42%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       102430      1.01%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        56965      0.56%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        45059      0.44%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       198199      1.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     10142444                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             5928517                       # Number of instructions committed
system.cpu1.commit.committedOps               5928517                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2006550                       # Number of memory references committed
system.cpu1.commit.loads                      1263795                       # Number of loads committed
system.cpu1.commit.membars                      28750                       # Number of memory barriers committed
system.cpu1.commit.branches                    827554                       # Number of branches committed
system.cpu1.commit.fp_insts                     23555                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  5678476                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              109817                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        61336      1.03%      1.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         3578309     60.36%     61.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          16675      0.28%     61.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          3469      0.06%     61.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           563      0.01%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.74% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1292545     21.80%     83.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        743499     12.54%     96.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       232121      3.92%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          5928517                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               198199                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    17336299                       # The number of ROB reads
system.cpu1.rob.rob_writes                   15241585                       # The number of ROB writes
system.cpu1.timesIdled                          65530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        5030134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                  4898623660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    5868308                       # Number of Instructions Simulated
system.cpu1.committedOps                      5868308                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.633757                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.633757                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.379686                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.379686                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 8336403                       # number of integer regfile reads
system.cpu1.int_regfile_writes                4714875                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    13794                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   13066                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 865492                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                158794                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            77251                       # number of replacements
system.cpu1.icache.tags.tagsinuse          497.122561                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1256259                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            77251                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            16.262042                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1053731571250                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   497.122561                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.970943                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.970943                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2781329                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2781329                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1264156                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1264156                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1264156                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1264156                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1264156                       # number of overall hits
system.cpu1.icache.overall_hits::total        1264156                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        87592                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        87592                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        87592                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         87592                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        87592                       # number of overall misses
system.cpu1.icache.overall_misses::total        87592                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   4910049004                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   4910049004                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   4910049004                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   4910049004                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   4910049004                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   4910049004                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1351748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1351748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1351748                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1351748                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1351748                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1351748                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.064799                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.064799                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.064799                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.064799                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.064799                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.064799                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56055.906978                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56055.906978                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56055.906978                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56055.906978                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56055.906978                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56055.906978                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3315                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.467742                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         9759                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9759                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         9759                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9759                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         9759                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9759                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        77833                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        77833                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        77833                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        77833                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        77833                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        77833                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   4214672707                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   4214672707                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   4214672707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   4214672707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   4214672707                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   4214672707                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.057580                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.057580                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.057580                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.057580                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.057580                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.057580                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54150.202446                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54150.202446                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54150.202446                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54150.202446                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54150.202446                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54150.202446                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            31180                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          877.884135                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1937783                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            31180                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            62.148268                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2454560774750                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   877.884135                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.857309                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.857309                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          830                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4249105                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4249105                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1280468                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1280468                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       636491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636491                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        15191                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15191                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        12721                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12721                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1916959                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1916959                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1916959                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1916959                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        68729                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68729                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        85508                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        85508                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1979                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1979                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2137                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2137                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       154237                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154237                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       154237                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154237                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3480409371                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3480409371                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4623886401                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4623886401                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     69438494                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     69438494                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     12146192                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12146192                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   8104295772                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8104295772                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   8104295772                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8104295772                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1349197                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1349197                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       721999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        17170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        14858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2071196                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2071196                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2071196                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2071196                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.050941                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050941                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.118432                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.118432                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.115259                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.115259                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.143828                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.143828                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.074468                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.074468                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.074468                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.074468                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 50639.604403                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50639.604403                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 54075.483007                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54075.483007                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 35087.667509                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35087.667509                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5683.758540                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5683.758540                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 52544.433385                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52544.433385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 52544.433385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52544.433385                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       319483                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2265                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            11812                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    27.047325                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14456                       # number of writebacks
system.cpu1.dcache.writebacks::total            14456                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        39361                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        39361                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        69748                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        69748                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          479                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          479                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       109109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       109109                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109109                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        29368                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        29368                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        15760                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        15760                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1500                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1500                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        45128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        45128                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45128                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1344499437                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1344499437                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    690293044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    690293044                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     37174256                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     37174256                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      4513308                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4513308                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2034792481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2034792481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2034792481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2034792481                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1252000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1252000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    589409000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    589409000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    590661000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    590661000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.021767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.021828                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021828                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.087362                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.087362                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.143761                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.143761                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.021788                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021788                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.021788                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021788                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 45781.103139                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45781.103139                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43800.320051                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43800.320051                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 24782.837333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24782.837333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2112.971910                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2112.971910                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 45089.356519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45089.356519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 45089.356519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45089.356519                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                8140108                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          6889244                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           205270                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             4040811                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2502249                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            61.924426                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 476410                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             16104                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5415123                       # DTB read hits
system.cpu2.dtb.read_misses                     29284                       # DTB read misses
system.cpu2.dtb.read_acv                           75                       # DTB read access violations
system.cpu2.dtb.read_accesses                  498135                       # DTB read accesses
system.cpu2.dtb.write_hits                    3259064                       # DTB write hits
system.cpu2.dtb.write_misses                     9400                       # DTB write misses
system.cpu2.dtb.write_acv                         201                       # DTB write access violations
system.cpu2.dtb.write_accesses                 194962                       # DTB write accesses
system.cpu2.dtb.data_hits                     8674187                       # DTB hits
system.cpu2.dtb.data_misses                     38684                       # DTB misses
system.cpu2.dtb.data_acv                          276                       # DTB access violations
system.cpu2.dtb.data_accesses                  693097                       # DTB accesses
system.cpu2.itb.fetch_hits                     996491                       # ITB hits
system.cpu2.itb.fetch_misses                    12931                       # ITB misses
system.cpu2.itb.fetch_acv                         360                       # ITB acv
system.cpu2.itb.fetch_accesses                1009422                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        77030120                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          20828914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      35070770                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    8140108                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2978659                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     19685571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 671416                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                       767                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles               72034                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       722091                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles       180201                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          285                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  4975241                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               154484                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                      3                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples          41825571                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.838501                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.151081                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                34964587     83.60%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  436631      1.04%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1094537      2.62%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  541525      1.29%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1310280      3.13%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  449748      1.08%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  333282      0.80%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  228910      0.55%     94.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 2466071      5.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            41825571                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.105674                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.455286                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                15926933                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             19872428                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  5156481                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               561935                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                307793                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              318757                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                28218                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              30055073                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                96008                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                307793                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                16273085                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                3530546                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      13650764                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5347029                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              2716352                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              28796617                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents               149616                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                279048                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                482084                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               1083421                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           20178239                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             36879373                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        36716035                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           151870                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             17294656                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 2883583                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            857459                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         82016                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4536158                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             5584100                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3446685                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           823318                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          518724                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  26824993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1060168                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 26230704                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            37189                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        3807100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      1856874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        708818                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     41825571                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.627145                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.317286                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           30702929     73.41%     73.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            4605565     11.01%     84.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2391896      5.72%     90.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1699409      4.06%     94.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1236956      2.96%     97.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             611367      1.46%     98.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             372463      0.89%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             136205      0.33%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              68781      0.16%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       41825571                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  53097      8.60%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     2      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      8.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                337708     54.72%     63.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               226348     36.68%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             4072      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16626614     63.39%     63.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               52861      0.20%     63.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     63.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              24173      0.09%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv               2027      0.01%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5647337     21.53%     85.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3372374     12.86%     98.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess            501246      1.91%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              26230704                       # Type of FU issued
system.cpu2.iq.rate                          0.340525                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     617155                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.023528                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          94290813                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         31406202                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     25297429                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             650510                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            303054                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       299444                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              26493023                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 350764                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          320735                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       781752                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          922                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation        17376                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       370421                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         2399                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked       162762                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                307793                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1807446                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles              1214424                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           28185237                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            83352                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              5584100                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3446685                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            875552                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 24508                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents              1180970                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents         17376                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         94639                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       209856                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              304495                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             25930814                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              5465298                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           299890                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                       300076                       # number of nop insts executed
system.cpu2.iew.exec_refs                     8750287                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3761312                       # Number of branches executed
system.cpu2.iew.exec_stores                   3284989                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.336632                       # Inst execution rate
system.cpu2.iew.wb_sent                      25674542                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     25596873                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 12193207                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 15997780                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.332297                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.762181                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        4032653                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         351350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           284316                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     41098425                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.585165                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.553810                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     32510258     79.10%     79.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3909262      9.51%     88.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1368645      3.33%     91.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       858210      2.09%     94.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       564022      1.37%     95.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       646228      1.57%     96.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       218442      0.53%     97.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       156585      0.38%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       866773      2.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     41098425                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            24049341                       # Number of instructions committed
system.cpu2.commit.committedOps              24049341                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       7878612                       # Number of memory references committed
system.cpu2.commit.loads                      4802348                       # Number of loads committed
system.cpu2.commit.membars                     113023                       # Number of memory barriers committed
system.cpu2.commit.branches                   3490283                       # Number of branches committed
system.cpu2.commit.fp_insts                    296816                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 23289362                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              383080                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       184990      0.77%      0.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15238225     63.36%     64.13% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          49518      0.21%     64.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     64.34% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         24024      0.10%     64.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     64.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     64.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv          2027      0.01%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.45% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4915371     20.44%     84.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3133941     13.03%     97.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess       501245      2.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24049341                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               866773                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                    68150651                       # The number of ROB reads
system.cpu2.rob.rob_writes                   56886799                       # The number of ROB writes
system.cpu2.timesIdled                         461619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                       35204549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                  4837048592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   23868406                       # Number of Instructions Simulated
system.cpu2.committedOps                     23868406                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.227284                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.227284                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.309858                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.309858                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                34132202                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18457982                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   151032                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  152197                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                1710923                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                425252                       # number of misc regfile writes
system.cpu2.icache.tags.replacements           502720                       # number of replacements
system.cpu2.icache.tags.tagsinuse          490.764721                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4432532                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           502720                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             8.817099                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2416066843750                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   490.764721                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.958525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.958525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10453894                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10453894                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      4436222                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4436222                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      4436222                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4436222                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      4436222                       # number of overall hits
system.cpu2.icache.overall_hits::total        4436222                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       539016                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       539016                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       539016                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        539016                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       539016                       # number of overall misses
system.cpu2.icache.overall_misses::total       539016                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  30365501716                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  30365501716                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  30365501716                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  30365501716                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  30365501716                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  30365501716                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      4975238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4975238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      4975238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4975238                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      4975238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4975238                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.108340                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.108340                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.108340                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.108340                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.108340                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.108340                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56335.065594                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56335.065594                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56335.065594                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56335.065594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56335.065594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56335.065594                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        14912                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              215                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.358140                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst        35598                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        35598                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst        35598                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        35598                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst        35598                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        35598                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       503418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       503418                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       503418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       503418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       503418                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       503418                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  27009635915                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  27009635915                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  27009635915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  27009635915                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  27009635915                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  27009635915                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.101185                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.101185                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.101185                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.101185                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.101185                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.101185                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 53652.503317                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53652.503317                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 53652.503317                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53652.503317                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 53652.503317                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53652.503317                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           178805                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          717.947377                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6951052                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           178805                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            38.875043                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2418881861500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   717.947377                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.701120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.701120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          891                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          848                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.870117                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16361562                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16361562                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4558592                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4558592                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2254918                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2254918                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        55425                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        55425                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        46611                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        46611                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      6813510                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6813510                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      6813510                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6813510                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       339897                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       339897                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       739414                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       739414                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        19647                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        19647                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        21804                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21804                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1079311                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1079311                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1079311                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1079311                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  17131827140                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17131827140                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  40819164828                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  40819164828                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    527370984                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    527370984                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    124212724                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    124212724                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  57950991968                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  57950991968                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  57950991968                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  57950991968                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4898489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4898489                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2994332                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2994332                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        75072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        75072                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        68415                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        68415                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      7892821                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7892821                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      7892821                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7892821                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.069388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.069388                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.246938                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.246938                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.261709                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.261709                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.318702                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.318702                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.136746                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.136746                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.136746                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.136746                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 50402.996025                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 50402.996025                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 55204.749745                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55204.749745                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 26842.316079                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26842.316079                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5696.786094                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5696.786094                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 53692.579774                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53692.579774                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 53692.579774                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53692.579774                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1509263                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        23181                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            54500                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            226                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    27.692899                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   102.570796                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        87457                       # number of writebacks
system.cpu2.dcache.writebacks::total            87457                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       176485                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       176485                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       599989                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       599989                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         3251                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3251                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       776474                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       776474                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       776474                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       776474                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       163412                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       163412                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       139425                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       139425                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        16396                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        16396                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        21797                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        21797                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       302837                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       302837                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       302837                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       302837                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   7410215965                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7410215965                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   6325104005                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6325104005                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    312028763                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    312028763                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     52120776                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     52120776                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  13735319970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13735319970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  13735319970                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13735319970                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    287470500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    287470500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data   1506141000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1506141000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data   1793611500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   1793611500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.033360                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033360                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.046563                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046563                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.218404                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.218404                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.318600                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.318600                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.038369                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038369                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.038369                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038369                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 45346.828660                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45346.828660                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 45365.637475                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 45365.637475                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 19030.785740                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19030.785740                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2391.190347                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2391.190347                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 45355.488167                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45355.488167                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 45355.488167                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45355.488167                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                6175306                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5368875                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           125099                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             2819098                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                1285349                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            45.594335                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 296342                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             10066                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     2876786                       # DTB read hits
system.cpu3.dtb.read_misses                     18636                       # DTB read misses
system.cpu3.dtb.read_acv                           96                       # DTB read access violations
system.cpu3.dtb.read_accesses                  100782                       # DTB read accesses
system.cpu3.dtb.write_hits                    1842206                       # DTB write hits
system.cpu3.dtb.write_misses                     6895                       # DTB write misses
system.cpu3.dtb.write_acv                         128                       # DTB write access violations
system.cpu3.dtb.write_accesses                  35399                       # DTB write accesses
system.cpu3.dtb.data_hits                     4718992                       # DTB hits
system.cpu3.dtb.data_misses                     25531                       # DTB misses
system.cpu3.dtb.data_acv                          224                       # DTB access violations
system.cpu3.dtb.data_accesses                  136181                       # DTB accesses
system.cpu3.itb.fetch_hits                     615593                       # ITB hits
system.cpu3.itb.fetch_misses                     2539                       # ITB misses
system.cpu3.itb.fetch_acv                          83                       # ITB acv
system.cpu3.itb.fetch_accesses                 618132                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        50166528                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          13047728                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      20907330                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    6175306                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1581691                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     12317818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 468074                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles               51830                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        64768                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles        69777                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2555099                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               102763                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          25786095                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.810799                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.186659                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                22005659     85.34%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  280791      1.09%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  421304      1.63%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  274639      1.07%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  548147      2.13%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  223109      0.87%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  250114      0.97%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  107459      0.42%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1674873      6.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            25786095                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.123096                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.416759                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 9872530                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             12689641                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  2715986                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               294826                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                213111                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              218448                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                20992                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              16483163                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                57470                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                213111                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                10076694                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 846061                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      10564261                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2810647                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1275319                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              15499141                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 2508                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 46833                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 87146                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                515373                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           10476227                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             18967426                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        18915606                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            46001                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              9023931                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 1452288                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            709198                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         66473                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2831232                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3005014                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1964447                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           486339                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          233373                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  14137517                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             919259                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 13901692                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            30621                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        2277667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       927535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        659688                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     25786095                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.539116                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.233611                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           19699448     76.40%     76.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2757165     10.69%     87.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1230059      4.77%     91.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             791224      3.07%     94.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             692854      2.69%     97.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             306642      1.19%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             190674      0.74%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              82165      0.32%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              35864      0.14%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       25786095                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  20232      5.40%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                212545     56.70%     62.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               142062     37.90%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              640      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              8530585     61.36%     61.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               31361      0.23%     61.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     61.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               6145      0.04%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                320      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3033550     21.82%     83.46% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1880913     13.53%     96.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess            418178      3.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              13901692                       # Type of FU issued
system.cpu3.iq.rate                          0.277111                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     374839                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.026964                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          53792268                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         17252557                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     13463638                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             202670                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             93671                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        92920                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              14166354                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 109537                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          112762                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       409849                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          388                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation        12084                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       231569                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         1676                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        64067                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                213111                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 452957                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               344843                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           15227711                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            39391                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3005014                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1964447                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            805627                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  3125                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               339853                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents         12084                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         46592                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       161573                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              208165                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             13705140                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2905305                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           196551                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                       170935                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4763180                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2033639                       # Number of branches executed
system.cpu3.iew.exec_stores                   1857875                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.273193                       # Inst execution rate
system.cpu3.iew.wb_sent                      13599970                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     13556558                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  6062617                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  8216683                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.270231                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.737842                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        2447302                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         259571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           199206                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     25320959                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.502920                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.382728                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     20268647     80.05%     80.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2477228      9.78%     89.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       858414      3.39%     93.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       554376      2.19%     95.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       359806      1.42%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       212699      0.84%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       126151      0.50%     98.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        91497      0.36%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       372141      1.47%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     25320959                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            12734416                       # Number of instructions committed
system.cpu3.commit.committedOps              12734416                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4328043                       # Number of memory references committed
system.cpu3.commit.loads                      2595165                       # Number of loads committed
system.cpu3.commit.membars                      99709                       # Number of memory barriers committed
system.cpu3.commit.branches                   1883438                       # Number of branches committed
system.cpu3.commit.fp_insts                     92491                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 12257983                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              255001                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        75628      0.59%      0.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         7775415     61.06%     61.65% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          28224      0.22%     61.87% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     61.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          6107      0.05%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           320      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2694874     21.16%     83.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1735670     13.63%     96.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess       418178      3.28%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         12734416                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               372141                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                    40035855                       # The number of ROB reads
system.cpu3.rob.rob_writes                   30825884                       # The number of ROB writes
system.cpu3.timesIdled                         311677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                       24380433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                  4864146524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   12659428                       # Number of Instructions Simulated
system.cpu3.committedOps                     12659428                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.962780                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.962780                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.252348                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.252348                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                17565496                       # number of integer regfile reads
system.cpu3.int_regfile_writes                9637004                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    45845                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   46692                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                1393163                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                343287                       # number of misc regfile writes
system.cpu3.icache.tags.replacements           345886                       # number of replacements
system.cpu3.icache.tags.tagsinuse          496.587415                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2163840                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           345886                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             6.255934                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2420654827750                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   496.587415                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.969897                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.969897                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5456638                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5456638                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2187143                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2187143                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2187143                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2187143                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2187143                       # number of overall hits
system.cpu3.icache.overall_hits::total        2187143                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       367955                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       367955                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       367955                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        367955                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       367955                       # number of overall misses
system.cpu3.icache.overall_misses::total       367955                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  21006628903                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  21006628903                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  21006628903                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  21006628903                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  21006628903                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  21006628903                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2555098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2555098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2555098                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2555098                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2555098                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2555098                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.144008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.144008                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.144008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.144008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.144008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.144008                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 57090.211855                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57090.211855                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 57090.211855                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57090.211855                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 57090.211855                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57090.211855                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4402                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    52.404762                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        21513                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        21513                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        21513                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        21513                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        21513                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        21513                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       346442                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       346442                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       346442                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       346442                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       346442                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       346442                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  18832957543                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  18832957543                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  18832957543                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  18832957543                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  18832957543                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  18832957543                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.135589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.135589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.135589                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.135589                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.135589                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.135589                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 54361.069221                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54361.069221                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 54361.069221                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54361.069221                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 54361.069221                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54361.069221                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           114342                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          966.816576                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3957024                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           114342                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            34.606916                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2420755771000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   966.816576                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.944157                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.944157                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          871                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          9070347                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         9070347                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2482637                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2482637                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1348028                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1348028                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        45817                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        45817                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        40752                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        40752                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3830665                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3830665                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3830665                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3830665                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       190463                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       190463                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       319376                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       319376                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        13784                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13784                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        16339                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        16339                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       509839                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        509839                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       509839                       # number of overall misses
system.cpu3.dcache.overall_misses::total       509839                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   7464473601                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7464473601                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  14406944026                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  14406944026                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    307006202                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    307006202                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     95758161                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     95758161                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         8500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         8500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  21871417627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21871417627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  21871417627                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21871417627                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2673100                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2673100                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1667404                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1667404                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        59601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        59601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        57091                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        57091                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4340504                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4340504                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4340504                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4340504                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.071252                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071252                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.191541                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.191541                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.231271                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.231271                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.286192                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.286192                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.117461                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.117461                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.117461                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.117461                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 39191.200396                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39191.200396                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 45109.663926                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45109.663926                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 22272.649594                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22272.649594                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  5860.711243                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5860.711243                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 42898.675125                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42898.675125                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 42898.675125                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42898.675125                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       751074                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        11597                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            35590                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             94                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    21.103512                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   123.372340                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        70836                       # number of writebacks
system.cpu3.dcache.writebacks::total            70836                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        95076                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        95076                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       242746                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       242746                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         1617                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1617                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       337822                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       337822                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       337822                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       337822                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        95387                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        95387                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        76630                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        76630                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        12167                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        12167                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        16337                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        16337                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       172017                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       172017                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       172017                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       172017                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   3267195927                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3267195927                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   2368982767                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2368982767                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    189860045                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    189860045                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     41757339                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     41757339                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   5636178694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5636178694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   5636178694                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5636178694                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data     12697000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     12697000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    838009000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    838009000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    850706000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    850706000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.035684                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035684                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.045958                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.045958                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.204141                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.204141                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.286157                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.286157                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.039631                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.039631                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.039631                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.039631                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 34252.004225                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34252.004225                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 30914.560446                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30914.560446                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 15604.507685                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15604.507685                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2555.997980                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2555.997980                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 32765.242354                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32765.242354                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 32765.242354                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32765.242354                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    6993                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    136000                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   46904     38.15%     38.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     14      0.01%     38.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2460      2.00%     40.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    760      0.62%     40.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  72807     59.22%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              122945                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    46737     48.71%     48.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      14      0.01%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2460      2.56%     51.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     760      0.79%     52.08% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   45979     47.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                95950                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2376052472500     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10241000      0.00%     96.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              974755500      0.04%     96.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1035256000      0.04%     96.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            78963839000      3.21%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2457036564000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996440                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.631519                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.780430                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      1.19%      1.19% # number of syscalls executed
system.cpu0.kern.syscall::3                        11     13.10%     14.29% # number of syscalls executed
system.cpu0.kern.syscall::6                         8      9.52%     23.81% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      1.19%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      4.76%     29.76% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      1.19%     30.95% # number of syscalls executed
system.cpu0.kern.syscall::20                        1      1.19%     32.14% # number of syscalls executed
system.cpu0.kern.syscall::23                        2      2.38%     34.52% # number of syscalls executed
system.cpu0.kern.syscall::24                        2      2.38%     36.90% # number of syscalls executed
system.cpu0.kern.syscall::33                        2      2.38%     39.29% # number of syscalls executed
system.cpu0.kern.syscall::45                       15     17.86%     57.14% # number of syscalls executed
system.cpu0.kern.syscall::47                        2      2.38%     59.52% # number of syscalls executed
system.cpu0.kern.syscall::59                        2      2.38%     61.90% # number of syscalls executed
system.cpu0.kern.syscall::71                       20     23.81%     85.71% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      1.19%     86.90% # number of syscalls executed
system.cpu0.kern.syscall::74                        6      7.14%     94.05% # number of syscalls executed
system.cpu0.kern.syscall::92                        1      1.19%     95.24% # number of syscalls executed
system.cpu0.kern.syscall::97                        1      1.19%     96.43% # number of syscalls executed
system.cpu0.kern.syscall::98                        1      1.19%     97.62% # number of syscalls executed
system.cpu0.kern.syscall::132                       2      2.38%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    84                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1076      0.84%      0.84% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.84% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.84% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.84% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2072      1.61%      2.46% # number of callpals executed
system.cpu0.kern.callpal::tbi                      13      0.01%      2.47% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.01%      2.47% # number of callpals executed
system.cpu0.kern.callpal::swpipl               115914     90.33%     92.80% # number of callpals executed
system.cpu0.kern.callpal::rdps                   5269      4.11%     96.90% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.91% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.00%     96.91% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.00%     96.91% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.91% # number of callpals executed
system.cpu0.kern.callpal::rti                    3797      2.96%     99.87% # number of callpals executed
system.cpu0.kern.callpal::callsys                 123      0.10%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                      44      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                128327                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5721                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                408                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                408                      
system.cpu0.kern.mode_good::user                  408                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.071316                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.133138                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      2453174697000     99.95%     99.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1187088000      0.05%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2073                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2913                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     51726                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   11883     28.17%     28.17% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2456      5.82%     33.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    154      0.37%     34.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  27697     65.65%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               42190                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    11831     45.29%     45.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2456      9.40%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     154      0.59%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   11681     44.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                26122                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2392651436500     97.38%     97.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              934495000      0.04%     97.42% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              112688000      0.00%     97.42% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            63341046500      2.58%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        2457039666000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995624                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.421742                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.619151                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      1.52%      1.52% # number of syscalls executed
system.cpu1.kern.syscall::3                         6      9.09%     10.61% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      4.55%     15.15% # number of syscalls executed
system.cpu1.kern.syscall::6                         7     10.61%     25.76% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      4.55%     30.30% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      6.06%     36.36% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      3.03%     39.39% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      3.03%     42.42% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      1.52%     43.94% # number of syscalls executed
system.cpu1.kern.syscall::45                       10     15.15%     59.09% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      3.03%     62.12% # number of syscalls executed
system.cpu1.kern.syscall::48                        2      3.03%     65.15% # number of syscalls executed
system.cpu1.kern.syscall::54                        3      4.55%     69.70% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      1.52%     71.21% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      1.52%     72.73% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     13.64%     86.36% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      3.03%     89.39% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      3.03%     92.42% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      1.52%     93.94% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      1.52%     95.45% # number of syscalls executed
system.cpu1.kern.syscall::92                        2      3.03%     98.48% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      1.52%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    66                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                   73      0.16%      0.16% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.17% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.17% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  377      0.84%      1.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       8      0.02%      1.02% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.02%      1.04% # number of callpals executed
system.cpu1.kern.callpal::swpipl                36602     81.09%     82.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                   4923     10.91%     93.04% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     93.04% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.04% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.04% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.01%     93.05% # number of callpals executed
system.cpu1.kern.callpal::rti                    2979      6.60%     99.65% # number of callpals executed
system.cpu1.kern.callpal::callsys                  98      0.22%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                      59      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 45136                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              637                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                321                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2676                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                394                      
system.cpu1.kern.mode_good::user                  321                      
system.cpu1.kern.mode_good::idle                   73                      
system.cpu1.kern.mode_switch_good::kernel     0.618524                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.027280                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.216841                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2629267500      0.11%      0.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           973658000      0.04%      0.15% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2452802326500     99.85%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     378                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    5266                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    106961                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   33143     37.63%     37.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    100      0.11%     37.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2459      2.79%     40.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1555      1.77%     42.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  50811     57.70%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               88068                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    32378     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     100      0.15%     48.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2459      3.65%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1555      2.31%     54.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   30828     45.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                67320                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2376037654000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              100409000      0.00%     96.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              982702500      0.04%     96.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1309985500      0.05%     96.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            78608593000      3.20%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2457039344000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.976918                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.606719                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.764409                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         5      3.01%      3.01% # number of syscalls executed
system.cpu2.kern.syscall::3                        15      9.04%     12.05% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      2.41%     14.46% # number of syscalls executed
system.cpu2.kern.syscall::6                        17     10.24%     24.70% # number of syscalls executed
system.cpu2.kern.syscall::17                        8      4.82%     29.52% # number of syscalls executed
system.cpu2.kern.syscall::19                        6      3.61%     33.13% # number of syscalls executed
system.cpu2.kern.syscall::20                        3      1.81%     34.94% # number of syscalls executed
system.cpu2.kern.syscall::23                        2      1.20%     36.14% # number of syscalls executed
system.cpu2.kern.syscall::24                        4      2.41%     38.55% # number of syscalls executed
system.cpu2.kern.syscall::33                        8      4.82%     43.37% # number of syscalls executed
system.cpu2.kern.syscall::45                       29     17.47%     60.84% # number of syscalls executed
system.cpu2.kern.syscall::47                        4      2.41%     63.25% # number of syscalls executed
system.cpu2.kern.syscall::48                        4      2.41%     65.66% # number of syscalls executed
system.cpu2.kern.syscall::54                        3      1.81%     67.47% # number of syscalls executed
system.cpu2.kern.syscall::58                        1      0.60%     68.07% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.60%     68.67% # number of syscalls executed
system.cpu2.kern.syscall::71                       30     18.07%     86.75% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      1.20%     87.95% # number of syscalls executed
system.cpu2.kern.syscall::74                        9      5.42%     93.37% # number of syscalls executed
system.cpu2.kern.syscall::87                        1      0.60%     93.98% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.60%     94.58% # number of syscalls executed
system.cpu2.kern.syscall::92                        4      2.41%     96.99% # number of syscalls executed
system.cpu2.kern.syscall::97                        1      0.60%     97.59% # number of syscalls executed
system.cpu2.kern.syscall::98                        1      0.60%     98.19% # number of syscalls executed
system.cpu2.kern.syscall::132                       2      1.20%     99.40% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.60%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   166                       # number of syscalls executed
system.cpu2.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::wripir                 1409      1.49%      1.49% # number of callpals executed
system.cpu2.kern.callpal::wrmces                    1      0.00%      1.49% # number of callpals executed
system.cpu2.kern.callpal::wrfen                     1      0.00%      1.49% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 3551      3.75%      5.24% # number of callpals executed
system.cpu2.kern.callpal::tbi                      19      0.02%      5.26% # number of callpals executed
system.cpu2.kern.callpal::wrent                     7      0.01%      5.27% # number of callpals executed
system.cpu2.kern.callpal::swpipl                78322     82.67%     87.94% # number of callpals executed
system.cpu2.kern.callpal::rdps                   5420      5.72%     93.66% # number of callpals executed
system.cpu2.kern.callpal::wrkgp                     1      0.00%     93.66% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     4      0.00%     93.66% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     5      0.01%     93.67% # number of callpals executed
system.cpu2.kern.callpal::whami                     3      0.00%     93.67% # number of callpals executed
system.cpu2.kern.callpal::rti                    5635      5.95%     99.62% # number of callpals executed
system.cpu2.kern.callpal::callsys                 253      0.27%     99.89% # number of callpals executed
system.cpu2.kern.callpal::imb                     107      0.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 94740                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8437                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                765                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                765                      
system.cpu2.kern.mode_good::user                  765                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.090672                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.166268                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2454282847500     99.91%     99.91% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          2207342500      0.09%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    3552                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    3471                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     95033                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   28879     34.46%     34.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2456      2.93%     37.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    776      0.93%     38.31% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  51698     61.69%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               83809                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    28278     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2456      4.15%     51.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     776      1.31%     53.25% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   27659     46.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                59169                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2382628672500     96.97%     96.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              997991500      0.04%     97.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              595439500      0.02%     97.03% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            72932919000      2.97%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2457155022500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.979189                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.535011                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.705998                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      1.89%      1.89% # number of syscalls executed
system.cpu3.kern.syscall::3                         1      1.89%      3.77% # number of syscalls executed
system.cpu3.kern.syscall::6                        13     24.53%     28.30% # number of syscalls executed
system.cpu3.kern.syscall::12                        1      1.89%     30.19% # number of syscalls executed
system.cpu3.kern.syscall::17                        3      5.66%     35.85% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      1.89%     37.74% # number of syscalls executed
system.cpu3.kern.syscall::41                        2      3.77%     41.51% # number of syscalls executed
system.cpu3.kern.syscall::45                        8     15.09%     56.60% # number of syscalls executed
system.cpu3.kern.syscall::48                        4      7.55%     64.15% # number of syscalls executed
system.cpu3.kern.syscall::54                        6     11.32%     75.47% # number of syscalls executed
system.cpu3.kern.syscall::59                        3      5.66%     81.13% # number of syscalls executed
system.cpu3.kern.syscall::71                        4      7.55%     88.68% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      1.89%     90.57% # number of syscalls executed
system.cpu3.kern.syscall::90                        1      1.89%     92.45% # number of syscalls executed
system.cpu3.kern.syscall::92                        2      3.77%     96.23% # number of syscalls executed
system.cpu3.kern.syscall::147                       2      3.77%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    53                       # number of syscalls executed
system.cpu3.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::wripir                  605      0.69%      0.69% # number of callpals executed
system.cpu3.kern.callpal::wrmces                    1      0.00%      0.69% # number of callpals executed
system.cpu3.kern.callpal::wrfen                     1      0.00%      0.69% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1609      1.83%      2.52% # number of callpals executed
system.cpu3.kern.callpal::tbi                      24      0.03%      2.55% # number of callpals executed
system.cpu3.kern.callpal::wrent                     7      0.01%      2.55% # number of callpals executed
system.cpu3.kern.callpal::swpipl                76418     86.85%     89.40% # number of callpals executed
system.cpu3.kern.callpal::rdps                   4965      5.64%     95.04% # number of callpals executed
system.cpu3.kern.callpal::wrkgp                     1      0.00%     95.05% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.00%     95.05% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     95.05% # number of callpals executed
system.cpu3.kern.callpal::whami                     3      0.00%     95.05% # number of callpals executed
system.cpu3.kern.callpal::rti                    4237      4.82%     99.87% # number of callpals executed
system.cpu3.kern.callpal::callsys                  90      0.10%     99.97% # number of callpals executed
system.cpu3.kern.callpal::imb                      27      0.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 87992                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             5250                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                484                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                483                      
system.cpu3.kern.mode_good::user                  484                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.092000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.168643                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2456559935500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           595079000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1610                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012754                       # Number of seconds simulated
sim_ticks                                 12754352000                       # Number of ticks simulated
final_tick                               2469910877500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3029537                       # Simulator instruction rate (inst/s)
host_op_rate                                  3029536                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              330860499                       # Simulator tick rate (ticks/s)
host_mem_usage                                 474348                       # Number of bytes of host memory used
host_seconds                                    38.55                       # Real time elapsed on the host
sim_insts                                   116785622                       # Number of instructions simulated
sim_ops                                     116785622                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1403072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         311360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1549440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         906816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2528128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1161344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        2332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         894656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11089216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1403072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1549440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2528128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      2332352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7812992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2062016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2909888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           21923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           24210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           14169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           39502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           18146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           36443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           13979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         32219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         110007314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          24412060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          160573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         121483240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          71098555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         198216891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          91054724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         182867150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          70145155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             869445661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    110007314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    121483240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    198216891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    182867150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612574594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       161671561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       66477074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228148635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       161671561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        110007314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         24412060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       66637647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        121483240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         71098555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        198216891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         91054724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        182867150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         70145155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1097594296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      173271                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45467                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173271                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10921280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  168064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2808128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11089344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2909888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2626                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1593                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         7163                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2787                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12754417000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                173271                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   69127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        57098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.451154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.227963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.701073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24564     43.02%     43.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15059     26.37%     69.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6041     10.58%     79.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3060      5.36%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1845      3.23%     88.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1346      2.36%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          877      1.54%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          637      1.12%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3669      6.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        57098                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.364984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.048911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2419     96.92%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           45      1.80%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      0.40%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.16%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.12%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            4      0.16%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.04%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.04%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2496                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.578926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.682686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.640499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          2413     96.67%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23             8      0.32%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             1      0.04%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            26      1.04%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             7      0.28%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.04%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.04%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.12%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.04%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.28%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.12%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            16      0.64%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.08%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.04%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            2      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2496                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3350133253                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6549727003                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  853225000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19632.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38382.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       856.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    869.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   122647                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      58309.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     6888178250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       425880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      5439812750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3458352240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4718853720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1886997750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2574771375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16133083200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19131832200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1805256720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1671217920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        161322351840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        161322351840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        156697953300                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        161122293585                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1344490315500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1340609315250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1685794310550                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1691150635890                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           682.533305                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           684.701938                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              182142                       # Transaction distribution
system.membus.trans_dist::ReadResp             182137                       # Transaction distribution
system.membus.trans_dist::WriteReq               2108                       # Transaction distribution
system.membus.trans_dist::WriteResp              2108                       # Transaction distribution
system.membus.trans_dist::Writeback             32219                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            17439                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10131                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           27570                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           23                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           23                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27936                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27936                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        43846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        43846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         4472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        28783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        33255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        48423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        48423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        53423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        54063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        79006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        79006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        66967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        68293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        72887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        72887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        55322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        56302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 482635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       849920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       849920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1403072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1403072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         4570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       464640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       469210                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      1549440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      1549440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1485440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1488000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2528128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2528128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         3459                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1948352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1951811                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      2332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      2332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         2845                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      1437760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      1440605                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14012538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            55636                       # Total snoops (count)
system.membus.snoop_fanout::samples            281542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  281542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              281542                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6745987                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           694662518                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13587952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          206990405                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy          133779629                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          228507537                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy          214099482                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy          372583900                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer7.occupancy          262033921                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              2.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy          343765642                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              2.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy          226058349                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              1.8                       # Layer utilization (%)
system.iocache.tags.replacements                13280                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13280                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119520                       # Number of tag accesses
system.iocache.tags.data_accesses              119520                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           32                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               32                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           32                       # number of demand (read+write) misses
system.iocache.demand_misses::total                32                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           32                       # number of overall misses
system.iocache.overall_misses::total               32                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5053982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5053982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5053982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5053982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5053982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5053982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           32                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             32                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           32                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              32                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           32                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             32                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 157936.937500                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 157936.937500                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 157936.937500                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 157936.937500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 157936.937500                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 157936.937500                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           32                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           32                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           32                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3379982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3379982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    887183393                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    887183393                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3379982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3379982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3379982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3379982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 105624.437500                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 105624.437500                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 66967.345486                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 66967.345486                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 105624.437500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 105624.437500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 105624.437500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 105624.437500                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 434805                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           336126                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            11553                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              345908                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 262135                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            75.781711                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  38887                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               729                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      416407                       # DTB read hits
system.cpu0.dtb.read_misses                      1533                       # DTB read misses
system.cpu0.dtb.read_acv                           20                       # DTB read access violations
system.cpu0.dtb.read_accesses                   23908                       # DTB read accesses
system.cpu0.dtb.write_hits                     181098                       # DTB write hits
system.cpu0.dtb.write_misses                      468                       # DTB write misses
system.cpu0.dtb.write_acv                          20                       # DTB write access violations
system.cpu0.dtb.write_accesses                   7414                       # DTB write accesses
system.cpu0.dtb.data_hits                      597505                       # DTB hits
system.cpu0.dtb.data_misses                      2001                       # DTB misses
system.cpu0.dtb.data_acv                           40                       # DTB access violations
system.cpu0.dtb.data_accesses                   31322                       # DTB accesses
system.cpu0.itb.fetch_hits                      36966                       # ITB hits
system.cpu0.itb.fetch_misses                     4394                       # ITB misses
system.cpu0.itb.fetch_acv                          56                       # ITB acv
system.cpu0.itb.fetch_accesses                  41360                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         4469544                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            989178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2085187                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     434805                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            301022                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      1252144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  38676                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                3917                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       635739                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         4501                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   260557                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 8204                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           2904867                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.717825                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.914588                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2423242     83.42%     83.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   31084      1.07%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  164505      5.66%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   34813      1.20%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   53460      1.84%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   34301      1.18%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   26975      0.93%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   18437      0.63%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  118050      4.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2904867                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.097282                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.466532                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  717279                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1743528                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   396212                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                29940                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 17908                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               27095                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 1449                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1935174                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 3556                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 17908                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  737999                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 470855                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1147885                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   406384                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               123836                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1864970                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  649                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 24647                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 10495                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 38395                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1272570                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              2331537                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         2276816                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            53878                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1100158                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  172412                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             51429                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          6821                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   239385                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              432360                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             192588                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            76346                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           34232                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1755625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              52800                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1714114                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2431                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         223877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       117695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         29593                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      2904867                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.590083                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.283068                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2181750     75.11%     75.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             257070      8.85%     83.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             231675      7.98%     91.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              83252      2.87%     94.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              73966      2.55%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              38986      1.34%     98.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              21375      0.74%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               9450      0.33%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               7343      0.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2904867                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   5237     10.73%     10.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   47      0.10%     10.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    7      0.01%     10.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                 343      0.70%     11.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                  315      0.65%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 24375     49.96%     62.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18467     37.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1038934     60.61%     60.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2034      0.12%     60.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     60.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              13872      0.81%     61.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1561      0.09%     61.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                574      0.03%     61.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult              3284      0.19%     61.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1155      0.07%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              436732     25.48%     87.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             184754     10.78%     98.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             31208      1.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1714114                       # Type of FU issued
system.cpu0.iq.rate                          0.383510                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      48791                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.028464                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           6273276                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1975798                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1627716                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             111041                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             57599                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        52098                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1705026                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  57873                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           16728                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        49304                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1183                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        23160                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         1422                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         7560                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 17908                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 404823                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                49477                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1826791                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             7445                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               432360                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              192588                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             38039                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2341                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                46214                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1183                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          6814                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        10197                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               17011                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1698958                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               420106                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            15156                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        18366                       # number of nop insts executed
system.cpu0.iew.exec_refs                      603073                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  331846                       # Number of branches executed
system.cpu0.iew.exec_stores                    182967                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.380119                       # Inst execution rate
system.cpu0.iew.wb_sent                       1685525                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1679814                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   812041                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1064359                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.375836                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.762939                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         231462                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          23207                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            15713                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      2865987                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554173                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.462378                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2269815     79.20%     79.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       215560      7.52%     86.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       195295      6.81%     93.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        57352      2.00%     95.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        31339      1.09%     96.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        19177      0.67%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        10250      0.36%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        10285      0.36%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        56914      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2865987                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1588254                       # Number of instructions committed
system.cpu0.commit.committedOps               1588254                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        552484                       # Number of memory references committed
system.cpu0.commit.loads                       383056                       # Number of loads committed
system.cpu0.commit.membars                      11777                       # Number of memory barriers committed
system.cpu0.commit.branches                    314489                       # Number of branches committed
system.cpu0.commit.fp_insts                     50483                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1523547                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               32889                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        11763      0.74%      0.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          959215     60.39%     61.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1914      0.12%     61.26% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     61.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         13286      0.84%     62.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          1498      0.09%     62.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           462      0.03%     62.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult         3016      0.19%     62.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1124      0.07%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         394833     24.86%     87.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        169935     10.70%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        31208      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1588254                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                56914                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     4616978                       # The number of ROB reads
system.cpu0.rob.rob_writes                    3678085                       # The number of ROB writes
system.cpu0.timesIdled                          18164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        1564677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                    20924590                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    1576497                       # Number of Instructions Simulated
system.cpu0.committedOps                      1576497                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.835111                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.835111                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.352720                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.352720                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 2122699                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1137345                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    50892                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   39583                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                 188332                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 30691                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1630                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1630                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15356                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15356                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1874                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        13434                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   861562                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2696000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             2350000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119307327                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5304000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13318048                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            21923                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             213572                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21923                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.741915                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           543037                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          543037                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       236731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         236731                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       236731                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          236731                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       236731                       # number of overall hits
system.cpu0.icache.overall_hits::total         236731                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        23826                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23826                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        23826                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23826                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        23826                       # number of overall misses
system.cpu0.icache.overall_misses::total        23826                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1446087096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1446087096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1446087096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1446087096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1446087096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1446087096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       260557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       260557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       260557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       260557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       260557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       260557                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.091443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.091443                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.091443                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.091443                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.091443                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.091443                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 60693.658021                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60693.658021                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 60693.658021                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60693.658021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 60693.658021                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60693.658021                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          695                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.916667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1903                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1903                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1903                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1903                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1903                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1903                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        21923                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21923                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        21923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21923                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        21923                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21923                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1277100095                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1277100095                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1277100095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1277100095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1277100095                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1277100095                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.084139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.084139                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084139                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.084139                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084139                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 58253.892943                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58253.892943                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 58253.892943                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58253.892943                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 58253.892943                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58253.892943                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             5149                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          901.377318                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             232145                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5149                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.085453                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   901.377318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.880251                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.880251                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          625                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1134624                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1134624                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       367785                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         367785                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       141896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        141896                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3958                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3958                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2396                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2396                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       509681                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          509681                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       509681                       # number of overall hits
system.cpu0.dcache.overall_hits::total         509681                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        18639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18639                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        21239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        21239                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2262                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2262                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2505                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2505                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        39878                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         39878                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        39878                       # number of overall misses
system.cpu0.dcache.overall_misses::total        39878                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    586460381                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    586460381                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1005059063                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1005059063                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     20958729                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     20958729                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     14119224                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14119224                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        66500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        66500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1591519444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1591519444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1591519444                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1591519444                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       386424                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       386424                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       163135                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       163135                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         6220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4901                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4901                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       549559                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       549559                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       549559                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       549559                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.048235                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.048235                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.130193                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.130193                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.363666                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.363666                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.511120                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.511120                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.072564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.072564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.072564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.072564                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31464.154783                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31464.154783                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 47321.392862                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47321.392862                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  9265.574271                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9265.574271                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5636.416766                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5636.416766                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 39909.710718                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39909.710718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 39909.710718                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39909.710718                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        66140                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          672                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2437                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.139926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2395                       # number of writebacks
system.cpu0.dcache.writebacks::total             2395                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         9643                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9643                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        14862                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        14862                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          265                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          265                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        24505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        24505                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        24505                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        24505                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         8996                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         8996                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6377                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1997                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1997                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2484                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2484                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        15373                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        15373                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        15373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        15373                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    224743347                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    224743347                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    157247801                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    157247801                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      9119016                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      9119016                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      6130276                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6130276                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        39500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        39500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    381991148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    381991148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    381991148                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    381991148                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    284243000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    284243000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    164618500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    164618500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    448861500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    448861500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.023280                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023280                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.321061                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.321061                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.506835                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.506835                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027973                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027973                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027973                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027973                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 24982.586372                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24982.586372                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 24658.585699                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24658.585699                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  4566.357536                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4566.357536                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2467.904992                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2467.904992                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24848.185000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24848.185000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24848.185000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24848.185000                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 503290                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           424573                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            14684                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              379031                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 328816                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.751743                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  28198                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               714                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      507593                       # DTB read hits
system.cpu1.dtb.read_misses                      2001                       # DTB read misses
system.cpu1.dtb.read_acv                           28                       # DTB read access violations
system.cpu1.dtb.read_accesses                   65956                       # DTB read accesses
system.cpu1.dtb.write_hits                     237355                       # DTB write hits
system.cpu1.dtb.write_misses                     1136                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                  24207                       # DTB write accesses
system.cpu1.dtb.data_hits                      744948                       # DTB hits
system.cpu1.dtb.data_misses                      3137                       # DTB misses
system.cpu1.dtb.data_acv                           37                       # DTB access violations
system.cpu1.dtb.data_accesses                   90163                       # DTB accesses
system.cpu1.itb.fetch_hits                      64193                       # ITB hits
system.cpu1.itb.fetch_misses                     2716                       # ITB misses
system.cpu1.itb.fetch_acv                          54                       # ITB acv
system.cpu1.itb.fetch_accesses                  66909                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         4224905                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1064593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2381693                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     503290                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            357014                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1348093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  42300                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        14                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                3486                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       158048                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         3334                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   263674                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                10298                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples           2598757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.916474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.107447                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2032231     78.20%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   29926      1.15%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  225981      8.70%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   34176      1.32%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   64038      2.46%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   31785      1.22%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   22876      0.88%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17008      0.65%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  140736      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             2598757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.119125                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.563727                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  744894                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1331916                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   459525                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                42950                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 19472                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               22722                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 1697                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               2195939                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 4280                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 19472                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  769883                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 353765                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        764642                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   477194                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               213801                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2124859                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1171                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 31079                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 11950                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                118449                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            1400782                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2715352                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         2657739                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            56541                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              1176256                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  224524                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             49252                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7312                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   303247                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              520041                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             251534                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            56653                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           32322                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2009922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              43553                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1948814                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2599                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         270767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       158961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         23621                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      2598757                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.749902                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.386520                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1777155     68.38%     68.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             263049     10.12%     78.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             302405     11.64%     90.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              95086      3.66%     93.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              74636      2.87%     96.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              44411      1.71%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              25423      0.98%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              10176      0.39%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               6416      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        2598757                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3747      7.19%      7.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      7.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      7.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   75      0.14%      7.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    1      0.00%      7.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   12      0.02%      7.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                 422      0.81%      8.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                  450      0.86%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      9.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25747     49.37%     58.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                21696     41.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              454      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1126417     57.80%     57.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2475      0.13%     57.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     57.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              15486      0.79%     58.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp               1558      0.08%     58.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                570      0.03%     58.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult              3380      0.17%     59.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               1377      0.07%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              526229     27.00%     86.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             242061     12.42%     98.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             28807      1.48%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1948814                       # Type of FU issued
system.cpu1.iq.rate                          0.461268                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      52150                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026760                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           6433679                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2264286                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1846550                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             117454                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             60838                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        55276                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1939271                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  61239                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           17764                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        61011                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          974                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        26936                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        14924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 19472                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 113979                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               212267                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2076745                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             6203                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               520041                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              251534                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             32923                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  1792                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               209413                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           974                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          7913                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        11690                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               19603                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1930529                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               511554                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            18284                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        23270                       # number of nop insts executed
system.cpu1.iew.exec_refs                      751370                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  392128                       # Number of branches executed
system.cpu1.iew.exec_stores                    239816                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.456940                       # Inst execution rate
system.cpu1.iew.wb_sent                       1908592                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1901826                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   915188                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1198642                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.450146                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.763521                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         277370                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          19932                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            17839                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      2551955                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.700454                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.560809                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1859976     72.88%     72.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       230889      9.05%     81.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       264141     10.35%     92.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        58288      2.28%     94.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        40430      1.58%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        17306      0.68%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        15278      0.60%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11602      0.45%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        54045      2.12%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      2551955                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1787527                       # Number of instructions committed
system.cpu1.commit.committedOps               1787527                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        683628                       # Number of memory references committed
system.cpu1.commit.loads                       459030                       # Number of loads committed
system.cpu1.commit.membars                       9014                       # Number of memory barriers committed
system.cpu1.commit.branches                    369787                       # Number of branches committed
system.cpu1.commit.fp_insts                     53210                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1719774                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               21900                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        17632      0.99%      0.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1024439     57.31%     58.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           2343      0.13%     58.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     58.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         14735      0.82%     59.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp          1498      0.08%     59.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt           462      0.03%     59.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult         3076      0.17%     59.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          1348      0.08%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         468044     26.18%     85.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        225143     12.60%     98.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        28807      1.61%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1787527                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                54045                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     4550350                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4176579                       # The number of ROB writes
system.cpu1.timesIdled                          19862                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        1626148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    21517495                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1770349                       # Number of Instructions Simulated
system.cpu1.committedOps                      1770349                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.386481                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.386481                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.419027                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.419027                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 2456025                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1234201                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    53751                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   42181                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 181214                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 29331                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            24209                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.997183                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             220972                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24209                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             9.127680                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.997183                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           551559                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          551559                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       236999                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         236999                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       236999                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          236999                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       236999                       # number of overall hits
system.cpu1.icache.overall_hits::total         236999                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        26675                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26675                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        26675                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26675                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        26675                       # number of overall misses
system.cpu1.icache.overall_misses::total        26675                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1559294513                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1559294513                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1559294513                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1559294513                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1559294513                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1559294513                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       263674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       263674                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       263674                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       263674                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       263674                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       263674                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.101167                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.101167                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.101167                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.101167                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.101167                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.101167                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58455.276963                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58455.276963                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58455.276963                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58455.276963                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58455.276963                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58455.276963                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1351                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2462                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2462                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2462                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2462                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2462                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2462                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        24213                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24213                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        24213                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24213                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        24213                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24213                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1363485463                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1363485463                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1363485463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1363485463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1363485463                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1363485463                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.091829                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.091829                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.091829                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.091829                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.091829                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.091829                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 56312.124189                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56312.124189                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 56312.124189                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56312.124189                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 56312.124189                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56312.124189                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            14105                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          792.306694                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             603769                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            14105                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            42.805317                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   792.306694                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.773737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.773737                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          872                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1429995                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1429995                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       445446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         445446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       147949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        147949                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         3812                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3812                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2722                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2722                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       593395                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          593395                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       593395                       # number of overall hits
system.cpu1.dcache.overall_hits::total         593395                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        28469                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28469                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        70575                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        70575                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         2415                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2415                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2429                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2429                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        99044                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99044                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        99044                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99044                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1135632643                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1135632643                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4352135662                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4352135662                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     30175721                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     30175721                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     13519744                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13519744                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        44999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        44999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   5487768305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5487768305                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   5487768305                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5487768305                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       473915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       473915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       218524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       218524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         6227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5151                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5151                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       692439                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       692439                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       692439                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       692439                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.060072                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060072                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.322962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322962                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.387827                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.387827                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.471559                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.471559                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.143036                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.143036                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.143036                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.143036                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 39890.148688                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39890.148688                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 61666.817740                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61666.817740                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12495.122567                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12495.122567                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5565.971182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5565.971182                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 55407.377580                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55407.377580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 55407.377580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55407.377580                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       246422                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1811                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             8942                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    27.557817                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.550000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9041                       # number of writebacks
system.cpu1.dcache.writebacks::total             9041                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        16797                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16797                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        58046                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        58046                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          337                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        74843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74843                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        74843                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74843                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        11672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        11672                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        12529                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        12529                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         2078                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2078                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2398                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        24201                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24201                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        24201                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        24201                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    385258825                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    385258825                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    614995174                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    614995174                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     12556028                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12556028                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      5803256                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5803256                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        29001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1000253999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1000253999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1000253999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1000253999                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     64394000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     64394000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     64394000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     64394000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.024629                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024629                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.057335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.333708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.333708                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.465541                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.465541                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.034950                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034950                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.034950                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.034950                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 33007.096042                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33007.096042                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 49085.735015                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49085.735015                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  6042.361886                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6042.361886                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2420.040033                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2420.040033                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 41331.101979                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41331.101979                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 41331.101979                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41331.101979                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 650770                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           546533                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            21443                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              521439                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 407092                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            78.070877                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  38247                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              1202                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      616952                       # DTB read hits
system.cpu2.dtb.read_misses                      2068                       # DTB read misses
system.cpu2.dtb.read_acv                            2                       # DTB read access violations
system.cpu2.dtb.read_accesses                   51397                       # DTB read accesses
system.cpu2.dtb.write_hits                     276911                       # DTB write hits
system.cpu2.dtb.write_misses                      831                       # DTB write misses
system.cpu2.dtb.write_acv                          21                       # DTB write access violations
system.cpu2.dtb.write_accesses                  22147                       # DTB write accesses
system.cpu2.dtb.data_hits                      893863                       # DTB hits
system.cpu2.dtb.data_misses                      2899                       # DTB misses
system.cpu2.dtb.data_acv                           23                       # DTB access violations
system.cpu2.dtb.data_accesses                   73544                       # DTB accesses
system.cpu2.itb.fetch_hits                      66443                       # ITB hits
system.cpu2.itb.fetch_misses                     4931                       # ITB misses
system.cpu2.itb.fetch_acv                          82                       # ITB acv
system.cpu2.itb.fetch_accesses                  71374                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         6101858                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1538762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       2923887                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     650770                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            445339                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      1510336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  61104                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                       181                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                4185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       337976                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles         6338                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   326692                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                15878                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           3428453                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.852830                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.050679                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2733233     79.72%     79.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   36291      1.06%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  282294      8.23%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   40933      1.19%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   74561      2.17%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   37596      1.10%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   26598      0.78%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   21179      0.62%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  175768      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             3428453                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.106651                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.479180                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 1146609                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1626082                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   583946                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                44353                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 27463                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved               30118                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 3142                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               2704607                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 8984                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                 27463                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1175888                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 363515                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       1023201                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   598718                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               239668                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               2617257                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 5688                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 18456                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 16350                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                138541                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            1712595                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              3267657                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         3210071                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            56632                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              1439865                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  272730                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             62093                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          8902                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   333893                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              635874                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             294340                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            59295                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           31080                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   2461754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              65264                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  2397507                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             3848                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         334001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       172627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         38686                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      3428453                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.699297                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.352938                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            2414405     70.42%     70.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             329628      9.61%     80.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             371994     10.85%     90.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             114161      3.33%     94.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              92306      2.69%     96.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              53058      1.55%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              31399      0.92%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              13516      0.39%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7986      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        3428453                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   5704      9.70%      9.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      9.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      9.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   50      0.09%      9.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    1      0.00%      9.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                   19      0.03%      9.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                 493      0.84%     10.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  396      0.67%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     11.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 28105     47.80%     59.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                24024     40.86%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass               82      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1413318     58.95%     58.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                2958      0.12%     59.08% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     59.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              14418      0.60%     59.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp               1550      0.06%     59.74% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                665      0.03%     59.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult              3391      0.14%     59.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv               1187      0.05%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 1      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              640434     26.71%     86.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             282157     11.77%     98.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess             37346      1.56%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               2397507                       # Type of FU issued
system.cpu2.iq.rate                          0.392914                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      58792                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.024522                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           8168551                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          2800119                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      2286531                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             117556                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             62153                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        54873                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               2394976                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  61241                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           20690                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        78150                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1377                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        33625                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          191                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked        14336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 27463                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  90725                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               232098                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            2558286                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             8310                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               635874                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              294340                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             50642                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1331                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               229977                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1377                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         10512                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        16863                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               27375                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              2373503                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               621235                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            24004                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        31268                       # number of nop insts executed
system.cpu2.iew.exec_refs                      900356                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  501645                       # Number of branches executed
system.cpu2.iew.exec_stores                    279121                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.388980                       # Inst execution rate
system.cpu2.iew.wb_sent                       2348499                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      2341404                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  1106412                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1407852                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.383720                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.785887                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         351745                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          26578                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            25242                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      3367307                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.651960                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.522410                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      2517020     74.75%     74.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       287136      8.53%     83.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       325935      9.68%     92.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        68316      2.03%     94.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        46032      1.37%     96.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        21779      0.65%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        17238      0.51%     97.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        15863      0.47%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        67988      2.02%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      3367307                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             2195350                       # Number of instructions committed
system.cpu2.commit.committedOps               2195350                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        818439                       # Number of memory references committed
system.cpu2.commit.loads                       557724                       # Number of loads committed
system.cpu2.commit.membars                      11877                       # Number of memory barriers committed
system.cpu2.commit.branches                    473763                       # Number of branches committed
system.cpu2.commit.fp_insts                     52650                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  2115159                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               29040                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        22064      1.01%      1.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1282108     58.40%     59.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           2761      0.13%     59.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     59.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         13579      0.62%     60.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp          1493      0.07%     60.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt           544      0.02%     60.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult         3024      0.14%     60.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv          1164      0.05%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            1      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         569601     25.95%     86.38% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        261665     11.92%     98.30% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess        37346      1.70%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          2195350                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                67988                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                     5831049                       # The number of ROB reads
system.cpu2.rob.rob_writes                    5155221                       # The number of ROB writes
system.cpu2.timesIdled                          33435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                        2673405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    19289891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    2173368                       # Number of Instructions Simulated
system.cpu2.committedOps                      2173368                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.807559                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.807559                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.356181                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.356181                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 2982961                       # number of integer regfile reads
system.cpu2.int_regfile_writes                1528004                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    53331                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   40800                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                 192096                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 36526                       # number of misc regfile writes
system.cpu2.icache.tags.replacements            39500                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.659600                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             281574                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            39500                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.128456                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.659600                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999335                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999335                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           692884                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          692884                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       283109                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         283109                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       283109                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          283109                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       283109                       # number of overall hits
system.cpu2.icache.overall_hits::total         283109                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        43581                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        43581                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        43581                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         43581                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        43581                       # number of overall misses
system.cpu2.icache.overall_misses::total        43581                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   2502572098                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2502572098                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   2502572098                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2502572098                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   2502572098                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2502572098                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       326690                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       326690                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       326690                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       326690                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       326690                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       326690                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.133402                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.133402                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.133402                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.133402                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.133402                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.133402                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 57423.466602                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57423.466602                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 57423.466602                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57423.466602                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 57423.466602                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57423.466602                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3105                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.367347                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         4077                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4077                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         4077                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4077                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         4077                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4077                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        39504                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        39504                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        39504                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        39504                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        39504                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        39504                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2185115849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2185115849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2185115849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2185115849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2185115849                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2185115849                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.120922                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.120922                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.120922                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.120922                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.120922                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.120922                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 55313.787186                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55313.787186                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 55313.787186                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55313.787186                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 55313.787186                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55313.787186                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            18512                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          948.710373                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             758929                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            18512                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.996597                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   948.710373                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.926475                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.926475                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          681                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          674                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1720963                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1720963                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       543897                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         543897                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       172254                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        172254                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5023                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5023                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3822                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3822                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       716151                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          716151                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       716151                       # number of overall hits
system.cpu2.dcache.overall_hits::total         716151                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        35689                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        35689                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        80757                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        80757                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         2664                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2664                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         2716                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2716                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       116446                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        116446                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       116446                       # number of overall misses
system.cpu2.dcache.overall_misses::total       116446                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1653949621                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1653949621                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   4989921459                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4989921459                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     40549229                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     40549229                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     15334675                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     15334675                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   6643871080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6643871080                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   6643871080                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6643871080                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       579586                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       579586                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       253011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       253011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         7687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         6538                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6538                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       832597                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       832597                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       832597                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       832597                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.061577                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.061577                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.319184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.319184                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.346559                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.346559                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.415418                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.415418                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.139859                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.139859                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.139859                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.139859                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 46343.400516                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46343.400516                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 61789.336640                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 61789.336640                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 15221.182057                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15221.182057                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5646.051178                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5646.051178                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 57055.382581                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 57055.382581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 57055.382581                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 57055.382581                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       278568                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3562                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             9770                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             44                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    28.512590                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.954545                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12297                       # number of writebacks
system.cpu2.dcache.writebacks::total            12297                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        21244                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        21244                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        65652                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        65652                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          313                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          313                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        86896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        86896                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        86896                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        86896                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        14445                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        14445                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        15105                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        15105                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         2351                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2351                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         2703                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2703                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        29550                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        29550                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        29550                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        29550                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    553308336                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    553308336                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    732589864                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    732589864                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     21176771                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     21176771                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      6570325                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6570325                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1285898200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1285898200                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1285898200                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1285898200                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     21270000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     21270000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     93838000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     93838000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    115108000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    115108000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.024923                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024923                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.059701                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.059701                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.305841                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.305841                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.413429                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.413429                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.035491                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035491                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.035491                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035491                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 38304.488474                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38304.488474                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 48499.825488                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48499.825488                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9007.558911                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9007.558911                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2430.752867                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2430.752867                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 43516.013536                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43516.013536                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 43516.013536                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43516.013536                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 610076                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           488085                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            21322                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              463038                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 359759                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            77.695351                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  44510                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              1120                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      654707                       # DTB read hits
system.cpu3.dtb.read_misses                      2599                       # DTB read misses
system.cpu3.dtb.read_acv                           19                       # DTB read access violations
system.cpu3.dtb.read_accesses                  149973                       # DTB read accesses
system.cpu3.dtb.write_hits                     327279                       # DTB write hits
system.cpu3.dtb.write_misses                      736                       # DTB write misses
system.cpu3.dtb.write_acv                          60                       # DTB write access violations
system.cpu3.dtb.write_accesses                  85461                       # DTB write accesses
system.cpu3.dtb.data_hits                      981986                       # DTB hits
system.cpu3.dtb.data_misses                      3335                       # DTB misses
system.cpu3.dtb.data_acv                           79                       # DTB access violations
system.cpu3.dtb.data_accesses                  235434                       # DTB accesses
system.cpu3.itb.fetch_hits                     122644                       # ITB hits
system.cpu3.itb.fetch_misses                     5027                       # ITB misses
system.cpu3.itb.fetch_acv                          77                       # ITB acv
system.cpu3.itb.fetch_accesses                 127671                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         5861405                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1516018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       3203643                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     610076                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            404269                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      1449141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  61454                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                       142                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                4803                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles       308386                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles         6487                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   389774                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                15350                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu3.fetch.rateDist::samples           3315736                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.966194                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.211864                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 2611455     78.76%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   50357      1.52%     80.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  204099      6.16%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   54643      1.65%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   83183      2.51%     90.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   49563      1.49%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   37869      1.14%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   23138      0.70%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  201429      6.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             3315736                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.104084                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.546566                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1153792                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1497883                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   596281                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                39813                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 27967                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved               36406                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 2808                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               2975852                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 8110                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                 27967                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1181418                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 250071                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       1024186                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   608369                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               223725                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               2883289                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 1511                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 19565                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 16545                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                123950                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            1957583                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              3670710                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         3614409                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            55329                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              1674350                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  283241                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             64981                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          9575                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   303132                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              669736                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             345473                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            74617                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           39072                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   2718029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              63636                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  2656776                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             3135                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         338120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       178954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         35838                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      3315736                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.801263                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.475969                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            2252404     67.93%     67.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             346017     10.44%     78.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             325507      9.82%     88.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             143960      4.34%     92.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             117411      3.54%     96.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              64510      1.95%     98.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              36946      1.11%     99.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              17853      0.54%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              11128      0.34%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        3315736                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   5193      7.75%      7.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      7.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      7.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   34      0.05%      7.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      7.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    9      0.01%      7.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                 274      0.41%      8.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                  352      0.53%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      8.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 35607     53.15%     61.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                25520     38.10%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass               20      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1580174     59.48%     59.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3475      0.13%     59.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     59.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              14049      0.53%     60.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp               1563      0.06%     60.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                611      0.02%     60.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult              3314      0.12%     60.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv               1160      0.04%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.39% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              680551     25.62%     86.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             332901     12.53%     98.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess             38958      1.47%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               2656776                       # Type of FU issued
system.cpu3.iq.rate                          0.453266                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      66989                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.025214                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           8582707                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          3060622                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      2539903                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             116706                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             60593                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        54766                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               2662909                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  60836                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           35695                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        76857                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1553                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        35987                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        19906                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 27967                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  85746                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               132242                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            2818011                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             8907                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               669736                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              345473                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             47891                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1167                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               129638                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1553                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         10803                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        16733                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               27536                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              2631742                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               660024                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            25035                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        36346                       # number of nop insts executed
system.cpu3.iew.exec_refs                      989718                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  472764                       # Number of branches executed
system.cpu3.iew.exec_stores                    329694                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.448995                       # Inst execution rate
system.cpu3.iew.wb_sent                       2602500                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      2594669                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  1248388                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1624507                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.442670                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.768472                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts         358138                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          27798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            25337                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      3253532                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.752981                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.709498                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      2366470     72.74%     72.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       336390     10.34%     83.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       257789      7.92%     91.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        80362      2.47%     93.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        50758      1.56%     95.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        26769      0.82%     95.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        20746      0.64%     96.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        18542      0.57%     97.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        95706      2.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      3253532                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             2449849                       # Number of instructions committed
system.cpu3.commit.committedOps               2449849                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        902365                       # Number of memory references committed
system.cpu3.commit.loads                       592879                       # Number of loads committed
system.cpu3.commit.membars                      13149                       # Number of memory barriers committed
system.cpu3.commit.branches                    444493                       # Number of branches committed
system.cpu3.commit.fp_insts                     52934                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  2361570                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               35189                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        26227      1.07%      1.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1445479     59.00%     60.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3300      0.13%     60.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     60.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         13367      0.55%     60.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp          1498      0.06%     60.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt           491      0.02%     60.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult         3010      0.12%     60.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv          1130      0.05%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         606028     24.74%     85.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        310361     12.67%     98.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess        38958      1.59%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          2449849                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                95706                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                     5946963                       # The number of ROB reads
system.cpu3.rob.rob_writes                    5678086                       # The number of ROB writes
system.cpu3.timesIdled                          30433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                        2545669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    19293322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    2423642                       # Number of Instructions Simulated
system.cpu3.committedOps                      2423642                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.418429                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.418429                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.413492                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.413492                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 3377492                       # number of integer regfile reads
system.cpu3.int_regfile_writes                1764049                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    52147                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   40594                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                 199758                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 38013                       # number of misc regfile writes
system.cpu3.icache.tags.replacements            36442                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999838                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             366603                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36442                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.059903                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.999838                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           815988                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          815988                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       349451                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         349451                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       349451                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          349451                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       349451                       # number of overall hits
system.cpu3.icache.overall_hits::total         349451                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        40321                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        40321                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        40321                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         40321                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        40321                       # number of overall misses
system.cpu3.icache.overall_misses::total        40321                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   2372437837                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2372437837                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   2372437837                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2372437837                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   2372437837                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2372437837                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       389772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       389772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       389772                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       389772                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       389772                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       389772                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.103448                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.103448                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.103448                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.103448                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.103448                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.103448                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58838.764837                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58838.764837                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58838.764837                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58838.764837                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58838.764837                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58838.764837                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1822                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.947368                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         3877                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3877                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         3877                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3877                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         3877                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3877                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        36444                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        36444                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        36444                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        36444                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        36444                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        36444                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   2068929607                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2068929607                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   2068929607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2068929607                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   2068929607                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2068929607                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.093501                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.093501                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.093501                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.093501                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.093501                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.093501                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 56770.102266                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56770.102266                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 56770.102266                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56770.102266                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 56770.102266                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56770.102266                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            14528                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          968.688250                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             812347                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            14528                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            55.915955                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   968.688250                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.945985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.945985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          904                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          818                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1849742                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1849742                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       561402                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         561402                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       248000                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        248000                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5287                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5287                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4312                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4312                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       809402                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          809402                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       809402                       # number of overall hits
system.cpu3.dcache.overall_hits::total         809402                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        35497                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        35497                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        53471                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        53471                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         2598                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2598                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         2584                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2584                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        88968                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         88968                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        88968                       # number of overall misses
system.cpu3.dcache.overall_misses::total        88968                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1625657800                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1625657800                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3060623183                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3060623183                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     42924716                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42924716                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     14737691                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     14737691                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        25500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        25500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   4686280983                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4686280983                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   4686280983                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4686280983                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       596899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       596899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       301471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       301471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         7885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         6896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6896                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       898370                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       898370                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       898370                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       898370                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.059469                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.059469                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.177367                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.177367                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.329486                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.329486                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.374710                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.374710                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.099033                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.099033                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.099033                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.099033                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 45797.047638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45797.047638                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 57238.936676                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57238.936676                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 16522.215550                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 16522.215550                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  5703.440789                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5703.440789                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 52673.781393                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52673.781393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 52673.781393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52673.781393                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       197079                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1540                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             7062                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    27.906967                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   102.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8486                       # number of writebacks
system.cpu3.dcache.writebacks::total             8486                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        20867                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        20867                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        42131                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        42131                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          328                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          328                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        62998                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        62998                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        62998                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        62998                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        14630                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        14630                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        11340                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        11340                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         2270                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2270                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         2569                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2569                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        25970                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        25970                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        25970                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        25970                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    561060365                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    561060365                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    455480664                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    455480664                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     23720773                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     23720773                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      6375809                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6375809                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1016541029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1016541029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1016541029                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1016541029                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      4730500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4730500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     82576000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     82576000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     87306500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     87306500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.024510                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.024510                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.037616                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037616                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.287888                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.287888                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.372535                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.372535                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.028908                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028908                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.028908                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.028908                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 38349.990772                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38349.990772                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 40165.843386                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40165.843386                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10449.679736                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10449.679736                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2481.825224                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2481.825224                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 39142.896765                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39142.896765                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 39142.896765                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39142.896765                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     171                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5590                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1768     43.97%     43.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      6      0.15%     44.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     13      0.32%     44.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    159      3.95%     48.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2075     51.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4021                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1768     49.70%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       6      0.17%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      13      0.37%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     159      4.47%     54.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1611     45.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3557                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             11379069000     89.62%     89.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5420500      0.04%     89.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                6868500      0.05%     89.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              107828500      0.85%     90.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1197880500      9.43%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         12697067000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.776386                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.884606                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  149      3.15%      3.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  352      7.45%     10.61% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.11%     10.71% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3288     69.62%     80.33% # number of callpals executed
system.cpu0.kern.callpal::rdps                     40      0.85%     81.18% # number of callpals executed
system.cpu0.kern.callpal::rti                     555     11.75%     92.93% # number of callpals executed
system.cpu0.kern.callpal::callsys                 298      6.31%     99.24% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.02%     99.26% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 35      0.74%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4723                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              907                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                380                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                380                      
system.cpu0.kern.mode_good::user                  380                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.418964                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.590521                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       13267917500     98.32%     98.32% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           227058000      1.68%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     352                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     150                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      4833                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1376     43.34%     43.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     13      0.41%     43.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    146      4.60%     48.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1640     51.65%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3175                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1374     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      13      0.47%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     146      5.29%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1228     44.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2761                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             11972385500     93.03%     93.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                6245500      0.05%     93.07% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               96467500      0.75%     93.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              794785000      6.18%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         12869883500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998547                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.748780                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.869606                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu1.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    12                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  161      4.14%      4.14% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  325      8.36%     12.50% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.05%     12.55% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2435     62.64%     75.20% # number of callpals executed
system.cpu1.kern.callpal::rdps                     30      0.77%     75.97% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.03%     76.00% # number of callpals executed
system.cpu1.kern.callpal::rti                     581     14.95%     90.94% # number of callpals executed
system.cpu1.kern.callpal::callsys                 314      8.08%     99.02% # number of callpals executed
system.cpu1.kern.callpal::imb                       3      0.08%     99.10% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 35      0.90%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3887                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              619                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                421                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                286                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                552                      
system.cpu1.kern.mode_good::user                  421                      
system.cpu1.kern.mode_good::idle                  131                      
system.cpu1.kern.mode_switch_good::kernel     0.891761                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.458042                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.832579                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1438921000     10.66%     10.66% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           346992500      2.57%     13.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         11718376000     86.78%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     325                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     189                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      6888                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1946     40.40%     40.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.37%     40.77% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     13      0.27%     41.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    156      3.24%     44.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2684     55.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4817                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1946     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.46%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      13      0.33%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     156      3.96%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1803     45.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3936                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             11259556500     88.69%     88.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               15146000      0.12%     88.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                6935500      0.05%     88.86% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              108601000      0.86%     89.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1305635500     10.28%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         12695874500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.671759                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.817106                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.78%      2.78% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.78%      5.56% # number of syscalls executed
system.cpu2.kern.syscall::4                        10     27.78%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.78%     36.11% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.78%     38.89% # number of syscalls executed
system.cpu2.kern.syscall::54                        2      5.56%     44.44% # number of syscalls executed
system.cpu2.kern.syscall::71                       17     47.22%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    36                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  163      2.85%      2.85% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  338      5.91%      8.76% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.07%      8.83% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4007     70.05%     78.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                     77      1.35%     80.23% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     80.24% # number of callpals executed
system.cpu2.kern.callpal::rti                     629     11.00%     91.24% # number of callpals executed
system.cpu2.kern.callpal::callsys                 358      6.26%     97.50% # number of callpals executed
system.cpu2.kern.callpal::imb                       4      0.07%     97.57% # number of callpals executed
system.cpu2.kern.callpal::rdunique                139      2.43%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5720                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              967                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                449                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                449                      
system.cpu2.kern.mode_good::user                  449                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.464323                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.634181                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       12239965000     96.75%     96.75% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           411782000      3.25%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     338                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     203                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      6775                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1964     43.85%     43.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     13      0.29%     44.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    181      4.04%     48.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2321     51.82%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4479                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1963     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      13      0.33%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     181      4.57%     54.43% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1806     45.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3963                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             11324530000     90.03%     90.03% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8096500      0.06%     90.09% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              122857500      0.98%     91.07% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1123371000      8.93%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         12578855000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999491                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.778113                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.884796                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      7.14%      7.14% # number of syscalls executed
system.cpu3.kern.syscall::3                         1      7.14%     14.29% # number of syscalls executed
system.cpu3.kern.syscall::4                         1      7.14%     21.43% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      7.14%     28.57% # number of syscalls executed
system.cpu3.kern.syscall::17                        4     28.57%     57.14% # number of syscalls executed
system.cpu3.kern.syscall::19                        1      7.14%     64.29% # number of syscalls executed
system.cpu3.kern.syscall::48                        1      7.14%     71.43% # number of syscalls executed
system.cpu3.kern.syscall::59                        1      7.14%     78.57% # number of syscalls executed
system.cpu3.kern.syscall::144                       1      7.14%     85.71% # number of syscalls executed
system.cpu3.kern.syscall::256                       1      7.14%     92.86% # number of syscalls executed
system.cpu3.kern.syscall::257                       1      7.14%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    14                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  151      2.83%      2.83% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  421      7.89%     10.71% # number of callpals executed
system.cpu3.kern.callpal::tbi                       9      0.17%     10.88% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3656     68.48%     79.36% # number of callpals executed
system.cpu3.kern.callpal::rdps                     78      1.46%     80.82% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.02%     80.84% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.02%     80.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     641     12.01%     92.86% # number of callpals executed
system.cpu3.kern.callpal::callsys                 338      6.33%     99.19% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.06%     99.25% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 39      0.73%     99.98% # number of callpals executed
system.cpu3.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5339                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1063                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                458                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                459                      
system.cpu3.kern.mode_good::user                  458                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.431797                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.602893                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       11606742500     96.06%     96.06% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           475492000      3.94%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     421                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008269                       # Number of seconds simulated
sim_ticks                                  8268794000                       # Number of ticks simulated
final_tick                               2478179671500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5664201                       # Simulator instruction rate (inst/s)
host_op_rate                                  5664197                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              386695682                       # Simulator tick rate (ticks/s)
host_mem_usage                                 474348                       # Number of bytes of host memory used
host_seconds                                    21.38                       # Real time elapsed on the host
sim_insts                                   121118632                       # Number of instructions simulated
sim_ops                                     121118632                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         456256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         718080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         311104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         298816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2057344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1122496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         435776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         332864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5734720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       456256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       311104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2057344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       435776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3260480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1503424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2240704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            7129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           11220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            4861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            4669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           32146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           17539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            6809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            5201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         23491                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35011                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          55178059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          86842168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          239938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          37623866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          36137797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         248808230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         135750872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          52701277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          40255447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             693537655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     55178059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     37623866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    248808230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     52701277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        394311432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       181819017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       89164151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            270983169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       181819017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         55178059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         86842168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       89404090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         37623866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         36137797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        248808230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        135750872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         52701277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         40255447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            964520824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       89605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35011                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35011                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5675840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2233472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5734720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2240704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    920                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   117                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          983                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1875                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8268794000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89605                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                35011                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.526898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.212302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.423543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13341     41.92%     41.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8775     27.57%     69.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3226     10.14%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1578      4.96%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          987      3.10%     87.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          644      2.02%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          470      1.48%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          355      1.12%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2448      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.572200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.809895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1596     78.39%     78.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          281     13.80%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          102      5.01%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           32      1.57%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            6      0.29%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            9      0.44%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.15%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.140472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.518628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.943992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1982     97.35%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            11      0.54%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             2      0.10%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            16      0.79%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.10%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.05%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.05%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.05%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.05%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.05%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.05%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.05%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            12      0.59%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2036                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1604186245                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3267029995                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  443425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18088.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36838.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       686.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       270.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    693.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    270.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    63584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66354.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     4164866000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       276120000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      3828070250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3568131000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4849649280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1946896875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2646138000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16465862400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19490827200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1924832160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1777710240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        161862442560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        161862442560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        159328950750                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        163872224955                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1347143856750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1343158528500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1692240972495                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1697657520735                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           682.857235                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.042933                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               78526                       # Transaction distribution
system.membus.trans_dist::ReadResp              78526                       # Transaction distribution
system.membus.trans_dist::WriteReq               1695                       # Transaction distribution
system.membus.trans_dist::WriteResp              1695                       # Transaction distribution
system.membus.trans_dist::Writeback             23491                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1807                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            919                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2726                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19188                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19188                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        14267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        14267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        31241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        40899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         9720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         9720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        12956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        12986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        64294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        64294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        49201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        50211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        13618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        13618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        15449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        15563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 244660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       739264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       456256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       456256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         5067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1171904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1176971                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       311104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       311104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       491392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       491505                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2057344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2057344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1792640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1793956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       435776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       435776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       519744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       520084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7982260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6141                       # Total snoops (count)
system.membus.snoop_fanout::samples            131748                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  131748    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              131748                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8336498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           431549433                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11875680                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           67191471                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          119757702                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy           45749975                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy           47099175                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy          302909357                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer7.occupancy          183673080                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              2.2                       # Layer utilization (%)
system.membus.respLayer8.occupancy           64247405                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy           60197300                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               104055                       # Number of tag accesses
system.iocache.tags.data_accesses              104055                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           12                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           12                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4459733                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4459733                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4459733                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4459733                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4459733                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4459733                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11532                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11532                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001041                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001041                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 143862.354839                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 143862.354839                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 143862.354839                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 143862.354839                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 143862.354839                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 143862.354839                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2836233                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2836233                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    808382875                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    808382875                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2836233                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2836233                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2836233                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2836233                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998959                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998959                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 91491.387097                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 91491.387097                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70172.124566                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70172.124566                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 91491.387097                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 91491.387097                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 91491.387097                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 91491.387097                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 301831                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           201898                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             7680                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              220659                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 152172                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            68.962517                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  44217                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               180                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      238856                       # DTB read hits
system.cpu0.dtb.read_misses                      1431                       # DTB read misses
system.cpu0.dtb.read_acv                            1                       # DTB read access violations
system.cpu0.dtb.read_accesses                   44492                       # DTB read accesses
system.cpu0.dtb.write_hits                     146129                       # DTB write hits
system.cpu0.dtb.write_misses                      905                       # DTB write misses
system.cpu0.dtb.write_acv                          10                       # DTB write access violations
system.cpu0.dtb.write_accesses                  18180                       # DTB write accesses
system.cpu0.dtb.data_hits                      384985                       # DTB hits
system.cpu0.dtb.data_misses                      2336                       # DTB misses
system.cpu0.dtb.data_acv                           11                       # DTB access violations
system.cpu0.dtb.data_accesses                   62672                       # DTB accesses
system.cpu0.itb.fetch_hits                      39698                       # ITB hits
system.cpu0.itb.fetch_misses                     4530                       # ITB misses
system.cpu0.itb.fetch_acv                           4                       # ITB acv
system.cpu0.itb.fetch_accesses                  44228                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         3855400                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            476445                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1482427                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     301831                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            196389                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      1734715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  28182                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        23                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                 386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1155186                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         8638                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   229085                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 4912                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3389538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.437354                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.532381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3060688     90.30%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   25619      0.76%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   72949      2.15%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   33283      0.98%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   55025      1.62%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   23246      0.69%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   28461      0.84%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   18171      0.54%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   72096      2.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3389538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.078288                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.384507                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  364497                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2750408                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   219241                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                41896                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 13496                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               26801                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  607                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1382060                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1749                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 13496                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  385906                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1228240                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1348507                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   239459                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               173930                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1329163                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  457                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 56744                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  5075                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 79386                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             916503                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1624725                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1621813                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             2563                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               750872                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  165629                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             30922                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          3202                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   283113                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              253060                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             153952                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           100424                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           44827                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1232899                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              45269                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1180343                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1219                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         216724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       125797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         28011                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3389538                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.348231                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.047957                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2888918     85.23%     85.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             216811      6.40%     91.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             108410      3.20%     94.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              60974      1.80%     96.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              57297      1.69%     98.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              27448      0.81%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              16475      0.49%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               7128      0.21%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               6077      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3389538                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   5972     16.58%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 16035     44.52%     61.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14012     38.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              454      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               753644     63.85%     63.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 748      0.06%     63.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     63.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1178      0.10%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                227      0.02%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              256372     21.72%     85.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             148210     12.56%     98.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             19510      1.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1180343                       # Type of FU issued
system.cpu0.iq.rate                          0.306153                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      36019                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.030516                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5779587                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1492664                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1145171                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               7874                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              3927                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3763                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1211810                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   4098                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           12262                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        51180                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1719                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        14185                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3548                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        10722                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 13496                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1023415                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               168663                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1295806                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            10604                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               253060                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              153952                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             30280                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  4692                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               162157                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1719                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4904                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         7140                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               12044                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1170168                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               240802                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            10174                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        17638                       # number of nop insts executed
system.cpu0.iew.exec_refs                      388031                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  201590                       # Number of branches executed
system.cpu0.iew.exec_stores                    147229                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.303514                       # Inst execution rate
system.cpu0.iew.wb_sent                       1156639                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1148934                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   604360                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   806045                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.298006                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.749784                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         222297                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          17258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            10895                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3354302                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.318557                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.187092                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2977231     88.76%     88.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       159340      4.75%     93.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        74094      2.21%     95.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        36737      1.10%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        31468      0.94%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        19024      0.57%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6788      0.20%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         7884      0.24%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        41736      1.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3354302                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1068535                       # Number of instructions committed
system.cpu0.commit.committedOps               1068535                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        341647                       # Number of memory references committed
system.cpu0.commit.loads                       201880                       # Number of loads committed
system.cpu0.commit.membars                      10921                       # Number of memory barriers committed
system.cpu0.commit.branches                    183427                       # Number of branches committed
system.cpu0.commit.fp_insts                      3618                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1029195                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               37807                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        13382      1.25%      1.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          680882     63.72%     64.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            710      0.07%     65.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     65.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1172      0.11%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           227      0.02%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         212801     19.92%     85.09% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        139851     13.09%     98.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        19510      1.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1068535                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                41736                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     4594487                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2616969                       # The number of ROB writes
system.cpu0.timesIdled                           5830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         465862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                    13036658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    1055607                       # Number of Instructions Simulated
system.cpu0.committedOps                      1055607                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.652306                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.652306                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.273800                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.273800                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1475674                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 821279                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     2505                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2353                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  60393                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 16641                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3742                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3742                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13203                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13215                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           12                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33914                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4774                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6836                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   744364                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               322000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6032000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103767788                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9117000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11590320                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             7132                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.965685                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             229316                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7132                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            32.153113                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.965685                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999933                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           465306                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          465306                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       220771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         220771                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       220771                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          220771                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       220771                       # number of overall hits
system.cpu0.icache.overall_hits::total         220771                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         8314                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8314                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         8314                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8314                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         8314                       # number of overall misses
system.cpu0.icache.overall_misses::total         8314                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    458169713                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    458169713                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    458169713                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    458169713                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    458169713                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    458169713                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       229085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       229085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       229085                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       229085                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       229085                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       229085                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.036292                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.036292                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.036292                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.036292                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.036292                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.036292                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55108.216623                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55108.216623                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55108.216623                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55108.216623                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55108.216623                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55108.216623                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          896                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1176                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1176                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1176                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1176                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1176                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1176                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         7138                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         7138                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         7138                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         7138                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         7138                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7138                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    383865029                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    383865029                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    383865029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    383865029                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    383865029                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    383865029                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.031159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031159                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.031159                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031159                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.031159                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031159                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53777.672878                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53777.672878                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53777.672878                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53777.672878                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53777.672878                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53777.672878                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            11307                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          812.238442                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             610010                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            11307                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            53.949766                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   812.238442                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.793202                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.793202                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          869                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           712533                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          712533                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       192896                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         192896                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        84491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         84491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2977                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2977                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2427                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2427                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       277387                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          277387                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       277387                       # number of overall hits
system.cpu0.dcache.overall_hits::total         277387                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        15710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15710                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        51241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51241                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          345                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          345                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          192                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          192                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        66951                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66951                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        66951                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66951                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    904550997                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    904550997                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   3169761957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3169761957                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     13148000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13148000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1072980                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1072980                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   4074312954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4074312954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   4074312954                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4074312954                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       208606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       208606                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       135732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       135732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         3322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       344338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       344338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       344338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       344338                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.075309                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.075309                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.377516                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.377516                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.103853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.103853                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.073310                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073310                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.194434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.194434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.194434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.194434                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57578.039274                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57578.039274                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 61859.876993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61859.876993                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 38110.144928                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38110.144928                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5588.437500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5588.437500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 60855.147108                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60855.147108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 60855.147108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60855.147108                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       184031                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2133                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             7149                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.742202                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   112.263158                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7091                       # number of writebacks
system.cpu0.dcache.writebacks::total             7091                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        10648                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10648                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        44139                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44139                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        54787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        54787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        54787                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        54787                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         5062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5062                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7102                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7102                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          237                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          237                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          192                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          192                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        12164                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12164                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        12164                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12164                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    289978751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    289978751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    435134165                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    435134165                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      5767250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5767250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       463020                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       463020                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    725112916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    725112916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    725112916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    725112916                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    710850000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    710850000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    260867500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    260867500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    971717500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    971717500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.024266                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024266                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.052324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.071343                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.071343                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.073310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073310                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.035326                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035326                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.035326                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.035326                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 57285.411102                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57285.411102                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61269.243171                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61269.243171                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 24334.388186                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24334.388186                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2411.562500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2411.562500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59611.387373                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59611.387373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59611.387373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59611.387373                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 136756                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           102761                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             5004                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              101835                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  71200                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            69.917023                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  12866                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               181                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      187498                       # DTB read hits
system.cpu1.dtb.read_misses                       471                       # DTB read misses
system.cpu1.dtb.read_acv                            3                       # DTB read access violations
system.cpu1.dtb.read_accesses                  139172                       # DTB read accesses
system.cpu1.dtb.write_hits                     118108                       # DTB write hits
system.cpu1.dtb.write_misses                       76                       # DTB write misses
system.cpu1.dtb.write_acv                          23                       # DTB write access violations
system.cpu1.dtb.write_accesses                  88173                       # DTB write accesses
system.cpu1.dtb.data_hits                      305606                       # DTB hits
system.cpu1.dtb.data_misses                       547                       # DTB misses
system.cpu1.dtb.data_acv                           26                       # DTB access violations
system.cpu1.dtb.data_accesses                  227345                       # DTB accesses
system.cpu1.itb.fetch_hits                      88044                       # ITB hits
system.cpu1.itb.fetch_misses                      976                       # ITB misses
system.cpu1.itb.fetch_acv                          11                       # ITB acv
system.cpu1.itb.fetch_accesses                  89020                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          961361                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            248821                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        868294                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     136756                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             84066                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       351338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  13098                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        35                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                 291                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        51192                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          313                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   120240                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3353                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            658546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.318502                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.551523                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  483324     73.39%     73.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   19097      2.90%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   18263      2.77%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   22324      3.39%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   24583      3.73%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17665      2.68%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11373      1.73%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    4532      0.69%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   57385      8.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              658546                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.142252                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.903192                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  214371                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               274547                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   156355                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 7352                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  5921                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               11344                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  634                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                828115                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1781                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  5921                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  219432                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  73136                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        142121                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   158278                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                59658                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                811607                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  479                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  3354                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  5616                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 43697                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             557286                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1057926                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1057540                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              335                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               488053                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   69235                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              8074                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1129                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    49562                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              186002                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             121875                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            18375                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           13471                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    770993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               9554                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   757025                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              439                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          77953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        41966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          6476                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       658546                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.149540                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.778230                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             390790     59.34%     59.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              75301     11.43%     70.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              62591      9.50%     80.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              44846      6.81%     87.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              42765      6.49%     93.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              19829      3.01%     96.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              11066      1.68%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               5461      0.83%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               5897      0.90%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         658546                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    778      5.30%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  8495     57.82%     63.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5420     36.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               441511     58.32%     58.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 271      0.04%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 33      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              190988     25.23%     83.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             119121     15.74%     99.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              5101      0.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                757025                       # Type of FU issued
system.cpu1.iq.rate                          0.787451                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      14693                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019409                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2186715                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           858361                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       738390                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               1014                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               516                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          454                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                771163                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    555                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           20192                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        18389                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          398                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         7469                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         9597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  5921                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  19337                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                45006                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             795378                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1957                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               186002                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              121875                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              7737                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   196                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                44739                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           398                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2224                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         3552                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                5776                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               751661                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               188121                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5365                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        14831                       # number of nop insts executed
system.cpu1.iew.exec_refs                      306385                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  108453                       # Number of branches executed
system.cpu1.iew.exec_stores                    118264                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.781872                       # Inst execution rate
system.cpu1.iew.wb_sent                        740495                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       738844                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   365850                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   481332                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.768540                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.760078                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          85154                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           3078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             5329                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       643891                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.101663                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.175024                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       425176     66.03%     66.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        93585     14.53%     80.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        29109      4.52%     85.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        17887      2.78%     87.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        16018      2.49%     90.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        10560      1.64%     91.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         9077      1.41%     93.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         7279      1.13%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        35200      5.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       643891                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              709351                       # Number of instructions committed
system.cpu1.commit.committedOps                709351                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        282019                       # Number of memory references committed
system.cpu1.commit.loads                       167613                       # Number of loads committed
system.cpu1.commit.membars                       1255                       # Number of memory barriers committed
system.cpu1.commit.branches                    101256                       # Number of branches committed
system.cpu1.commit.fp_insts                       407                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   689063                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               10499                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        12476      1.76%      1.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          407946     57.51%     59.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            243      0.03%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     59.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            30      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.31% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         168868     23.81%     83.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        114687     16.17%     99.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         5101      0.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           709351                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                35200                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     1399387                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1603728                       # The number of ROB writes
system.cpu1.timesIdled                           3947                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         302815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    14453085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     696875                       # Number of Instructions Simulated
system.cpu1.committedOps                       696875                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.379531                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.379531                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.724884                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.724884                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1005781                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 520945                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      325                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     102                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  38111                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  4184                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             4861                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             130665                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4861                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            26.880272                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           245341                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          245341                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       114548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         114548                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       114548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          114548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       114548                       # number of overall hits
system.cpu1.icache.overall_hits::total         114548                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         5692                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5692                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         5692                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5692                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         5692                       # number of overall misses
system.cpu1.icache.overall_misses::total         5692                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    312537220                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    312537220                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    312537220                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    312537220                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    312537220                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    312537220                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       120240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       120240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       120240                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       120240                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       120240                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       120240                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.047339                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.047339                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.047339                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.047339                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.047339                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.047339                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54908.155306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54908.155306                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54908.155306                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54908.155306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54908.155306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54908.155306                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          406                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          833                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          833                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          833                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          833                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         4859                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4859                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         4859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4859                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         4859                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4859                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    260380773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    260380773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    260380773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    260380773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    260380773                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    260380773                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.040411                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.040411                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.040411                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.040411                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.040411                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.040411                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53587.316938                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53587.316938                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53587.316938                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53587.316938                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53587.316938                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53587.316938                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             4953                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          789.396819                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             254612                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4953                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.405613                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   789.396819                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.770895                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.770895                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          644                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          641                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           551822                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          551822                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       147831                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         147831                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        98468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         98468                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          696                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          721                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          721                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       246299                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          246299                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       246299                       # number of overall hits
system.cpu1.dcache.overall_hits::total         246299                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10334                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10334                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        15104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        15104                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           50                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        25438                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         25438                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        25438                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25438                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    607172663                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    607172663                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1007913354                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1007913354                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      9521500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9521500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       295487                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       295487                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1615086017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1615086017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1615086017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1615086017                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       158165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       158165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       113572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       113572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          771                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       271737                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       271737                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       271737                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       271737                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.065337                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.065337                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.132991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.132991                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.202749                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.202749                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.064851                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.064851                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.093613                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.093613                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.093613                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.093613                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 58754.854171                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58754.854171                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 66731.551510                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66731.551510                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 53793.785311                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53793.785311                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5909.740000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5909.740000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 63491.077011                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63491.077011                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 63491.077011                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63491.077011                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        79039                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2621                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.156047                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          130                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3009                       # number of writebacks
system.cpu1.dcache.writebacks::total             3009                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         7467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7467                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        12915                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12915                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        20382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        20382                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20382                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2867                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2867                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2189                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2189                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           50                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         5056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         5056                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5056                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    170607763                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    170607763                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    146937976                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    146937976                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      6097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6097500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       124513                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       124513                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    317545739                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    317545739                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    317545739                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    317545739                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      3025500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3025500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      3025500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3025500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.018127                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.018127                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.019274                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019274                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.139748                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.139748                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.064851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.064851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.018606                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.018606                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.018606                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.018606                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59507.416463                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59507.416463                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 67125.617177                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67125.617177                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 49979.508197                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49979.508197                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2490.260000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2490.260000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 62805.723695                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62805.723695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 62805.723695                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62805.723695                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 574818                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           473629                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            19685                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              438766                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 323293                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            73.682327                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  38272                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               946                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      539486                       # DTB read hits
system.cpu2.dtb.read_misses                      2815                       # DTB read misses
system.cpu2.dtb.read_acv                           27                       # DTB read access violations
system.cpu2.dtb.read_accesses                  139000                       # DTB read accesses
system.cpu2.dtb.write_hits                     233351                       # DTB write hits
system.cpu2.dtb.write_misses                      694                       # DTB write misses
system.cpu2.dtb.write_acv                          37                       # DTB write access violations
system.cpu2.dtb.write_accesses                  66441                       # DTB write accesses
system.cpu2.dtb.data_hits                      772837                       # DTB hits
system.cpu2.dtb.data_misses                      3509                       # DTB misses
system.cpu2.dtb.data_acv                           64                       # DTB access violations
system.cpu2.dtb.data_accesses                  205441                       # DTB accesses
system.cpu2.itb.fetch_hits                     133568                       # ITB hits
system.cpu2.itb.fetch_misses                     4070                       # ITB misses
system.cpu2.itb.fetch_acv                          46                       # ITB acv
system.cpu2.itb.fetch_accesses                 137638                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         5005633                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1227147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       2819308                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     574818                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            361565                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      1354202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  56118                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                       476                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                1296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       256039                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles         6554                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   333980                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                14199                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           2873869                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.981015                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.225686                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2251783     78.35%     78.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   33721      1.17%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  206807      7.20%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   41232      1.43%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   70197      2.44%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   30090      1.05%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   40580      1.41%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22113      0.77%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  177346      6.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             2873869                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.114834                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.563227                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  990615                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1302697                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   509206                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                45963                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 25388                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved               36675                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 2713                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               2594352                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 8497                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                 25388                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1018106                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 328440                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        740163                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   525905                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               235867                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               2521587                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 7846                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 25697                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 14513                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                137914                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            1734139                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              3145447                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         2777118                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           367897                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              1401268                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  332871                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             49442                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          6383                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   313631                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              552937                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             247095                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            64000                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           43488                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   2345975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              57427                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  2260255                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2077                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         390853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       213101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         37636                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      2873869                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.786485                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.451314                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            1966778     68.44%     68.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             278237      9.68%     78.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             295626     10.29%     88.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             131875      4.59%     92.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              97390      3.39%     96.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              49823      1.73%     98.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              32169      1.12%     99.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              12316      0.43%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               9655      0.34%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        2873869                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   3420      6.68%      6.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     2      0.00%      6.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      6.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  592      1.16%      7.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                  138      0.27%      8.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  189      0.37%      8.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                6331     12.36%     20.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  238      0.46%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 24894     48.62%     69.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                15397     30.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass              230      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1279932     56.63%     56.64% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                4237      0.19%     56.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     56.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              83468      3.69%     60.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp               7032      0.31%     60.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt              11449      0.51%     61.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult             43118      1.91%     63.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv               2995      0.13%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              560586     24.80%     88.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             236798     10.48%     98.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess             30410      1.35%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               2260255                       # Type of FU issued
system.cpu2.iq.rate                          0.451542                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      51201                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022653                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           6942942                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          2433864                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1959262                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             504715                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            361909                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       241739                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               2053037                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 258189                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           31275                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        86778                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          263                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1562                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        29232                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          300                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked        21112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 25388                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 108396                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               176407                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            2460675                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             8138                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               552937                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              247095                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             45810                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1336                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               174443                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1562                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          9201                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        15146                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               24347                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              2238920                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               544038                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            21335                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        57273                       # number of nop insts executed
system.cpu2.iew.exec_refs                      778676                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  410148                       # Number of branches executed
system.cpu2.iew.exec_stores                    234638                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.447280                       # Inst execution rate
system.cpu2.iew.wb_sent                       2208936                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      2201001                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  1155815                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1467200                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.439705                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.787769                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         416403                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          19791                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            22682                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      2805238                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.727045                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.707915                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      2080754     74.17%     74.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       258473      9.21%     83.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       238401      8.50%     91.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        52532      1.87%     93.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        36032      1.28%     95.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        19838      0.71%     95.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        16884      0.60%     96.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        16550      0.59%     96.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        85774      3.06%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      2805238                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             2039535                       # Number of instructions committed
system.cpu2.commit.committedOps               2039535                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        684022                       # Number of memory references committed
system.cpu2.commit.loads                       466159                       # Number of loads committed
system.cpu2.commit.membars                       9401                       # Number of memory barriers committed
system.cpu2.commit.branches                    379497                       # Number of branches committed
system.cpu2.commit.fp_insts                    203275                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  1845073                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               28058                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        45714      2.24%      2.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1138870     55.84%     58.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           4082      0.20%     58.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     58.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         72192      3.54%     61.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp          5957      0.29%     62.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          8909      0.44%     62.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult        37135      1.82%     64.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv          2225      0.11%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         475560     23.32%     87.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        218481     10.71%     98.51% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess        30410      1.49%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          2039535                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                85774                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                     5156822                       # The number of ROB reads
system.cpu2.rob.rob_writes                    4980737                       # The number of ROB writes
system.cpu2.timesIdled                          27141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                        2131764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    10761818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    1994051                       # Number of Instructions Simulated
system.cpu2.committedOps                      1994051                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.510283                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.510283                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.398361                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.398361                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 2588665                       # number of integer regfile reads
system.cpu2.int_regfile_writes                1367152                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   294682                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  201610                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                 453785                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 26547                       # number of misc regfile writes
system.cpu2.icache.tags.replacements            32147                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999883                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             296834                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            32147                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             9.233645                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.999883                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           700104                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          700104                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       298304                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         298304                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       298304                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          298304                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       298304                       # number of overall hits
system.cpu2.icache.overall_hits::total         298304                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        35674                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35674                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        35674                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35674                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        35674                       # number of overall misses
system.cpu2.icache.overall_misses::total        35674                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1975911320                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1975911320                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1975911320                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1975911320                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1975911320                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1975911320                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       333978                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       333978                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       333978                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       333978                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       333978                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       333978                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.106815                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.106815                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.106815                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.106815                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.106815                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.106815                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55387.994618                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55387.994618                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55387.994618                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55387.994618                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55387.994618                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55387.994618                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2707                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.953488                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         3526                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3526                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         3526                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3526                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         3526                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3526                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        32148                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        32148                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        32148                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        32148                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        32148                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        32148                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1715019891                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1715019891                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1715019891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1715019891                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1715019891                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1715019891                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.096258                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.096258                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.096258                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.096258                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.096258                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.096258                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 53347.638764                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53347.638764                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 53347.638764                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53347.638764                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 53347.638764                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53347.638764                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            17697                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          988.482191                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             613830                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17697                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            34.685540                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   988.482191                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.965315                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965315                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          996                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1437602                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1437602                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       453660                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         453660                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       151041                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        151041                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4709                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4709                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4418                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4418                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       604701                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          604701                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       604701                       # number of overall hits
system.cpu2.dcache.overall_hits::total         604701                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        32533                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        32533                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        61362                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        61362                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          857                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          857                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          429                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          429                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        93895                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         93895                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        93895                       # number of overall misses
system.cpu2.dcache.overall_misses::total        93895                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1875553005                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1875553005                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3851503865                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3851503865                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     36262997                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36262997                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      2374953                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2374953                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   5727056870                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5727056870                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   5727056870                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5727056870                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       486193                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       486193                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       212403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       212403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5566                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4847                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4847                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       698596                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       698596                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       698596                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       698596                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.066914                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.066914                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.288894                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.288894                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.153971                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.153971                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.088508                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.088508                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.134405                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.134405                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.134405                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.134405                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 57650.785510                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 57650.785510                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 62766.921955                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62766.921955                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 42313.882147                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 42313.882147                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5536.020979                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5536.020979                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 60994.268811                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60994.268811                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 60994.268811                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60994.268811                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       238637                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5011                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             8785                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    27.164143                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   135.432432                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10471                       # number of writebacks
system.cpu2.dcache.writebacks::total            10471                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        21983                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        21983                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        52183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        52183                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          227                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          227                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        74166                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        74166                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        74166                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        74166                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        10550                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10550                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         9179                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9179                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          630                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          630                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          428                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          428                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        19729                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        19729                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        19729                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        19729                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    610085561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    610085561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    556186406                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    556186406                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     20778251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     20778251                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       993547                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       993547                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1166271967                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1166271967                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1166271967                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1166271967                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     24402000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     24402000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     49866500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     49866500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     74268500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     74268500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.021699                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.021699                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.043215                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.043215                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.113187                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.113187                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.088302                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.088302                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.028241                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028241                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.028241                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028241                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 57828.015261                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 57828.015261                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 60593.355050                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60593.355050                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 32981.350794                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32981.350794                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2321.371495                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2321.371495                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 59114.601196                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59114.601196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 59114.601196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59114.601196                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 117527                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            95938                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             5003                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               81857                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  56624                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            69.174292                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   7344                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               289                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      118198                       # DTB read hits
system.cpu3.dtb.read_misses                      1313                       # DTB read misses
system.cpu3.dtb.read_acv                           23                       # DTB read access violations
system.cpu3.dtb.read_accesses                   42864                       # DTB read accesses
system.cpu3.dtb.write_hits                      70633                       # DTB write hits
system.cpu3.dtb.write_misses                      291                       # DTB write misses
system.cpu3.dtb.write_acv                          18                       # DTB write access violations
system.cpu3.dtb.write_accesses                  27511                       # DTB write accesses
system.cpu3.dtb.data_hits                      188831                       # DTB hits
system.cpu3.dtb.data_misses                      1604                       # DTB misses
system.cpu3.dtb.data_acv                           41                       # DTB access violations
system.cpu3.dtb.data_accesses                   70375                       # DTB accesses
system.cpu3.itb.fetch_hits                      49158                       # ITB hits
system.cpu3.itb.fetch_misses                     1369                       # ITB misses
system.cpu3.itb.fetch_acv                          47                       # ITB acv
system.cpu3.itb.fetch_accesses                  50527                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         1302138                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            320143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        786640                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     117527                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             63968                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       401720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  15496                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        28                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 847                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        99258                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles          642                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   103382                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 3248                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            830412                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.947289                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.276952                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  682377     82.17%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    7888      0.95%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   16515      1.99%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   15011      1.81%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   28683      3.45%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8312      1.00%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    9888      1.19%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8835      1.06%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   52903      6.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              830412                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.090257                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.604114                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  248488                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               444739                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   118735                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                11239                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  7211                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                7731                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  541                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                720730                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1485                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  7211                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  256092                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  73447                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        304958                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   122264                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                66440                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                695333                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  522                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  4478                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                  2292                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 39240                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             502131                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               926279                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          796785                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           128997                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps               439474                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   62657                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             19974                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          1885                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    87578                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              118280                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              74621                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            13886                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            7702                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    647676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15645                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   640788                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              742                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          73163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        36342                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         10067                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       830412                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.771651                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.539765                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             594611     71.60%     71.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              80222      9.66%     81.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              43068      5.19%     86.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              45631      5.49%     91.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              28888      3.48%     95.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              19287      2.32%     97.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               9970      1.20%     98.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               4150      0.50%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               4585      0.55%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         830412                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    475      2.64%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  538      2.99%      5.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                1774      9.85%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 10649     59.11%     74.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4581     25.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              552      0.09%      0.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               378624     59.09%     59.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 741      0.12%     59.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     59.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              27729      4.33%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                906      0.14%     63.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult             23040      3.60%     67.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                276      0.04%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              124933     19.50%     86.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              71893     11.22%     98.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess             12094      1.89%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                640788                       # Type of FU issued
system.cpu3.iq.rate                          0.492105                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      18017                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028117                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           1886784                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           616034                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       506084                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             243963                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            120744                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       114558                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                533052                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 125201                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            2958                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        16764                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         6621                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         8802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  7211                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  25823                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                35284                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             676527                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             3780                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               118280                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               74621                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             12601                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   484                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                34404                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           306                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2638                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         4151                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                6789                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               633819                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               120396                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             6969                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        13206                       # number of nop insts executed
system.cpu3.iew.exec_refs                      191708                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   81451                       # Number of branches executed
system.cpu3.iew.exec_stores                     71312                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.486753                       # Inst execution rate
system.cpu3.iew.wb_sent                        623325                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       620642                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   297070                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   395952                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.476633                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.750268                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          77767                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls           5578                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             6371                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       816354                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.730975                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.806442                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       627184     76.83%     76.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        71492      8.76%     85.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        34231      4.19%     89.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        26214      3.21%     92.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        11744      1.44%     94.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         6652      0.81%     95.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3971      0.49%     95.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         4852      0.59%     96.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        30014      3.68%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       816354                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              596734                       # Number of instructions committed
system.cpu3.commit.committedOps                596734                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        169516                       # Number of memory references committed
system.cpu3.commit.loads                       101516                       # Number of loads committed
system.cpu3.commit.membars                       2557                       # Number of memory barriers committed
system.cpu3.commit.branches                     75555                       # Number of branches committed
system.cpu3.commit.fp_insts                    114051                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   525382                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                5457                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        10809      1.81%      1.81% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          349211     58.52%     60.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            651      0.11%     60.44% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     60.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         27581      4.62%     65.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt           894      0.15%     65.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult        23040      3.86%     69.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           276      0.05%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         104073     17.44%     86.56% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         68105     11.41%     97.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess        12094      2.03%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           596734                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                30014                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                     1452876                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1363138                       # The number of ROB writes
system.cpu3.timesIdled                           5918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         471726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    14469647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     586477                       # Number of Instructions Simulated
system.cpu3.committedOps                       586477                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.220271                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.220271                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.450395                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.450395                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  749351                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 378662                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   125514                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   87264                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                 199110                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  9756                       # number of misc regfile writes
system.cpu3.icache.tags.replacements             6809                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              97205                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6809                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            14.275958                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           213573                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          213573                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        95835                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          95835                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        95835                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           95835                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        95835                       # number of overall hits
system.cpu3.icache.overall_hits::total          95835                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         7547                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7547                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         7547                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7547                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         7547                       # number of overall misses
system.cpu3.icache.overall_misses::total         7547                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    444648883                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    444648883                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    444648883                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    444648883                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    444648883                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    444648883                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       103382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       103382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       103382                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       103382                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       103382                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       103382                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.073001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.073001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.073001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.073001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.073001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.073001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58917.302637                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58917.302637                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58917.302637                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58917.302637                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58917.302637                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58917.302637                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          373                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    93.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          738                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          738                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          738                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          738                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          738                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          738                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         6809                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6809                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         6809                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6809                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         6809                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6809                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    385627095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    385627095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    385627095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    385627095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    385627095                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    385627095                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.065863                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.065863                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.065863                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.065863                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.065863                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.065863                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 56634.908944                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56634.908944                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 56634.908944                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56634.908944                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 56634.908944                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56634.908944                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             5424                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          866.737457                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             169923                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5424                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            31.327987                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   866.737457                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.846423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.846423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          639                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          628                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.624023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           358653                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          358653                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        92766                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          92766                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        54555                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         54555                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1142                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1142                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1008                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1008                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       147321                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          147321                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       147321                       # number of overall hits
system.cpu3.dcache.overall_hits::total         147321                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        14132                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14132                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        11965                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        11965                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          311                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          249                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          249                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        26097                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26097                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        26097                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26097                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    779544870                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    779544870                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    725130412                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    725130412                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      9423745                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      9423745                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      1424958                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1424958                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1504675282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1504675282                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1504675282                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1504675282                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       106898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       106898                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        66520                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        66520                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1257                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1257                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       173418                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       173418                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       173418                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       173418                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.132201                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.132201                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.179871                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.179871                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.214040                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.214040                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.198091                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.198091                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.150486                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.150486                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.150486                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.150486                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 55161.680583                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55161.680583                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 60604.296866                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60604.296866                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30301.430868                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30301.430868                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  5722.722892                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5722.722892                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 57657.021190                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57657.021190                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 57657.021190                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57657.021190                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        62982                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          974                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2045                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    30.798044                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   121.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2920                       # number of writebacks
system.cpu3.dcache.writebacks::total             2920                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        10004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10004                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         9450                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         9450                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data           72                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           72                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        19454                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        19454                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        19454                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        19454                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         4128                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4128                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2515                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2515                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          239                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          239                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          249                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          249                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         6643                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6643                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         6643                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6643                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    217733535                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    217733535                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    130216310                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    130216310                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      4316751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4316751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       610042                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       610042                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    347949845                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    347949845                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    347949845                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    347949845                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       525500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       525500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data      9761000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      9761000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     10286500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10286500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.038616                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038616                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.037808                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037808                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.164487                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.164487                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.198091                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.198091                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.038306                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038306                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.038306                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038306                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 52745.526890                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 52745.526890                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 51775.868787                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 51775.868787                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 18061.719665                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18061.719665                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2449.967871                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2449.967871                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 52378.420142                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 52378.420142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 52378.420142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 52378.420142                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     126                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3810                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1467     47.65%     47.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      9      0.29%     47.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      8      0.26%     48.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.16%     48.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1590     51.64%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3079                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1465     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       9      0.31%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       8      0.27%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.17%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1460     49.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2947                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              7315350000     86.63%     86.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5890000      0.07%     86.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2926000      0.03%     86.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2594500      0.03%     86.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1117947000     13.24%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          8444707500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998637                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.918239                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.957129                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      1.68%      1.78% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.03%      1.81% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2936     93.09%     94.90% # number of callpals executed
system.cpu0.kern.callpal::rdps                     21      0.67%     95.56% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     95.59% # number of callpals executed
system.cpu0.kern.callpal::rti                     121      3.84%     99.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.48%     99.90% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3154                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              173                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.554913                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714815                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       10147801000     98.32%     98.32% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           173769000      1.68%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       953                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     264     42.86%     42.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      8      1.30%     44.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      5      0.81%     44.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    339     55.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 616                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      264     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       8      1.49%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       5      0.93%     51.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     259     48.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  536                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              7637132500     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3316500      0.04%     99.12% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3330000      0.04%     99.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               64760500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          7708539500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.764012                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.870130                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   13      1.97%      2.12% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.30%      2.42% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  555     83.96%     86.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                     16      2.42%     88.80% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.15%     88.96% # number of callpals executed
system.cpu1.kern.callpal::rti                      48      7.26%     96.22% # number of callpals executed
system.cpu1.kern.callpal::callsys                  25      3.78%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   661                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 35                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 14                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 36                      
system.cpu1.kern.mode_good::user                   35                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.071429                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.742268                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         233105500     51.38%     51.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           220622000     48.62%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      13                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      5668                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1497     40.96%     40.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.47%     41.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      8      0.22%     41.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     18      0.49%     42.13% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2115     57.87%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3655                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1496     49.55%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.56%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       8      0.26%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      18      0.60%     50.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1480     49.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3019                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              6983657500     88.58%     88.58% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               18263000      0.23%     88.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4585000      0.06%     88.87% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               14604000      0.19%     89.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              862616000     10.94%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          7883725500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999332                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.699764                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.825992                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.96%      1.96% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.96%      3.92% # number of syscalls executed
system.cpu2.kern.syscall::4                        29     56.86%     60.78% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      1.96%     62.75% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      9.80%     72.55% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.96%     74.51% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      1.96%     76.47% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.96%     78.43% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      1.96%     80.39% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      7.84%     88.24% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      5.88%     94.12% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.96%     96.08% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.96%     98.04% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.96%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    51                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   19      0.45%      0.45% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  156      3.68%      4.13% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.14%      4.27% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3335     78.62%     82.89% # number of callpals executed
system.cpu2.kern.callpal::rdps                    100      2.36%     85.24% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     85.27% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     85.29% # number of callpals executed
system.cpu2.kern.callpal::rti                     278      6.55%     91.84% # number of callpals executed
system.cpu2.kern.callpal::callsys                 103      2.43%     94.27% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.05%     94.32% # number of callpals executed
system.cpu2.kern.callpal::rdunique                240      5.66%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4242                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              434                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                235                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                235                      
system.cpu2.kern.mode_good::user                  235                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.541475                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.702541                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        6574584000     94.03%     94.03% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           417498500      5.97%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     156                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1905                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     434     41.14%     41.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      8      0.76%     41.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     18      1.71%     43.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    595     56.40%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1055                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      434     48.98%     48.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       8      0.90%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      18      2.03%     51.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     426     48.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  886                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              7655975000     97.08%     97.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4038500      0.05%     97.14% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               12632500      0.16%     97.30% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              213246500      2.70%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          7885892500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.715966                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.839810                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     16.67%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     16.67%     83.33% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     16.67%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     6                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   18      1.39%      1.39% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  110      8.50%      9.89% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.39%     10.28% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  863     66.69%     76.97% # number of callpals executed
system.cpu3.kern.callpal::rdps                     21      1.62%     78.59% # number of callpals executed
system.cpu3.kern.callpal::rti                     170     13.14%     91.73% # number of callpals executed
system.cpu3.kern.callpal::callsys                  87      6.72%     98.45% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.15%     98.61% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 18      1.39%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1294                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              280                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                150                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                150                      
system.cpu3.kern.mode_good::user                  150                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.535714                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.697674                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        6849739500     97.90%     97.90% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           147276500      2.10%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     110                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007255                       # Number of seconds simulated
sim_ticks                                  7255243500                       # Number of ticks simulated
final_tick                               2485434915000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2595881                       # Simulator instruction rate (inst/s)
host_op_rate                                  2595880                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              140309708                       # Simulator tick rate (ticks/s)
host_mem_usage                                 475372                       # Number of bytes of host memory used
host_seconds                                    51.71                       # Real time elapsed on the host
sim_insts                                   134229763                       # Number of instructions simulated
sim_ops                                     134229763                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1236160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1686912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         162432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         457152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         361472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        1676672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1163328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6908608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1236160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       162432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       457152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      1676672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3532416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1875392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2579904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           19315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           26358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            7143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            5648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           26198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           18177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29303                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40311                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         170381601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         232509357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          246994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          22388222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          22423507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          63009877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          49822173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         231097964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         160343068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             952222761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    170381601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     22388222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     63009877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    231097964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        486877663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       258487810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       97103839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            355591649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       258487810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        170381601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        232509357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       97350833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         22388222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         22423507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         63009877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         49822173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        231097964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        160343068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1307814410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      107947                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40311                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40311                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6793536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  115072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2559552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6908608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2579904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1798                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   312                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1647                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3471                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7255251000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107947                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40311                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   55514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     25                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.495283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.728407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.021931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16231     42.77%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10195     26.86%     69.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3801     10.02%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1839      4.85%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1288      3.39%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          777      2.05%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          550      1.45%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      1.03%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2880      7.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.098173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.557180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1878     79.81%     79.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          286     12.15%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          108      4.59%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           47      2.00%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           19      0.81%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.30%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.996600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.507262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.718693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          2296     97.58%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            12      0.51%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             1      0.04%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            19      0.81%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.13%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.04%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.04%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.04%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.04%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.04%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.13%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.08%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             9      0.38%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2353                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1848684998                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3838978748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  530745000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17415.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36165.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       936.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       352.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    952.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    355.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    76241                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31959                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      48936.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     1572091750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       242320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      5442314500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3692046960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5012786520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2014509750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2735151375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16842696000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19942236600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2051004240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1910880720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        162336420480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        162336420480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        162866836440                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        167564212425                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1348394484000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1344273978750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1698197997870                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1703775666870                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           683.260270                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.504413                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               99889                       # Transaction distribution
system.membus.trans_dist::ReadResp              99887                       # Transaction distribution
system.membus.trans_dist::WriteReq               1873                       # Transaction distribution
system.membus.trans_dist::WriteResp              1873                       # Transaction distribution
system.membus.trans_dist::Writeback             29303                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3601                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1601                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            5202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20314                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20314                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        38653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        38653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        74710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        85278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         5080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         5080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         6725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         6789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        14286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        14286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave          422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        16049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        16471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        52398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        52398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        52367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        53017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 294044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       706304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1236160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1236160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         5928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      2705280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      2711208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       162432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       162432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       240384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       240516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port       457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total       457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave          788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port       538880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total       539668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      1676672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      1676672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      1765248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      1766188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9496300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11833                       # Total snoops (count)
system.membus.snoop_fanout::samples            161748                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  161748    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              161748                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8871500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           510893136                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11326692                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          182299154                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          284681234                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.9                       # Layer utilization (%)
system.membus.respLayer4.occupancy           23920952                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy           26323177                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy           67320957                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer7.occupancy           64107602                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer8.occupancy          247068142                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer9.occupancy          207501222                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              2.9                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99492                       # Number of tag accesses
system.iocache.tags.data_accesses               99492                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           21                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           21                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4044984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4044984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4044984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4044984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4044984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4044984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11029                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11029                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001904                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001904                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 144463.714286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 144463.714286                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 144463.714286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 144463.714286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 144463.714286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 144463.714286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2574984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2574984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    782323178                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    782323178                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2574984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2574984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2574984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2574984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998096                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998096                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 91963.714286                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 91963.714286                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71068.602653                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71068.602653                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 91963.714286                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 91963.714286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 91963.714286                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 91963.714286                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                1268034                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1107270                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            51386                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1072230                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 933106                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.024799                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  67408                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               734                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1688982                       # DTB read hits
system.cpu0.dtb.read_misses                      2881                       # DTB read misses
system.cpu0.dtb.read_acv                            2                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1344846                       # DTB read accesses
system.cpu0.dtb.write_hits                     825987                       # DTB write hits
system.cpu0.dtb.write_misses                     1104                       # DTB write misses
system.cpu0.dtb.write_acv                          39                       # DTB write access violations
system.cpu0.dtb.write_accesses                 616316                       # DTB write accesses
system.cpu0.dtb.data_hits                     2514969                       # DTB hits
system.cpu0.dtb.data_misses                      3985                       # DTB misses
system.cpu0.dtb.data_acv                           41                       # DTB access violations
system.cpu0.dtb.data_accesses                 1961162                       # DTB accesses
system.cpu0.itb.fetch_hits                    1209462                       # ITB hits
system.cpu0.itb.fetch_misses                     7116                       # ITB misses
system.cpu0.itb.fetch_acv                         161                       # ITB acv
system.cpu0.itb.fetch_accesses                1216578                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         9337422                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2122862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       9689828                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1268034                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1000514                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      4429051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 123342                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       611                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                2825                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1423976                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        11461                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1490267                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                16474                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           8052505                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.203331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.320550                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6088234     75.61%     75.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   59172      0.73%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  217678      2.70%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   78374      0.97%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  610691      7.58%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  109198      1.36%     88.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  553823      6.88%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34194      0.42%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  301141      3.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             8052505                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.135801                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.037741                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1603694                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4750028                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1358804                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               280137                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 59842                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               46611                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 1865                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               9200460                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4786                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 59842                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1740257                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1613519                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1937234                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1491167                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1210486                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               8938370                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                30589                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                100887                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                856335                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                133321                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            6847188                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             12174875                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         9211774                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          2961488                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              6058593                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  788595                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             61448                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          6462                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1690858                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1758293                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             869201                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           670390                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          588034                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   8512387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              72056                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  8278976                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2065                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         752120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       502202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         44175                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      8052505                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.028124                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.564208                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            4755146     59.05%     59.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1047166     13.00%     72.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             856109     10.63%     82.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             619214      7.69%     90.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             450428      5.59%     95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             175721      2.18%     98.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              86862      1.08%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              34411      0.43%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              27448      0.34%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        8052505                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   8148      9.70%      9.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      9.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      9.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      9.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      9.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      9.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               18021     21.44%     31.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                  486      0.58%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 32386     38.54%     70.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25001     29.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             2062      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4592857     55.48%     55.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2862      0.03%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             556536      6.72%     62.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     62.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               2520      0.03%     62.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            522788      6.31%     68.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               7166      0.09%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1725413     20.84%     89.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             830145     10.03%     99.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             36627      0.44%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               8278976                       # Type of FU issued
system.cpu0.iq.rate                          0.886645                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      84042                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.010151                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          19169471                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          6263385                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      5429437                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            5527093                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           3075657                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      2700157                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               5587338                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                2773618                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           34234                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       186763                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         2528                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        54988                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3822                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        22281                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 59842                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1169416                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               371996                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            8646332                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            21023                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1758293                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              869201                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             52036                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  5605                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               364056                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          2528                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         54699                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        14956                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               69655                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              8209430                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1693170                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            69546                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        61889                       # number of nop insts executed
system.cpu0.iew.exec_refs                     2520933                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1011185                       # Number of branches executed
system.cpu0.iew.exec_stores                    827763                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.879197                       # Inst execution rate
system.cpu0.iew.wb_sent                       8152360                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      8129594                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  4319900                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  4960562                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.870647                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.870849                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         773861                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          27881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            56543                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      7923083                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.992734                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.036377                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5739051     72.43%     72.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       740489      9.35%     81.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       145594      1.84%     83.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        78055      0.99%     84.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       431207      5.44%     90.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       455931      5.75%     95.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        23794      0.30%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        19270      0.24%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       289692      3.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      7923083                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             7865515                       # Number of instructions committed
system.cpu0.commit.committedOps               7865515                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2385743                       # Number of memory references committed
system.cpu0.commit.loads                      1571530                       # Number of loads committed
system.cpu0.commit.membars                      15312                       # Number of memory barriers committed
system.cpu0.commit.branches                    966381                       # Number of branches committed
system.cpu0.commit.fp_insts                   2690310                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  6690992                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               57133                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        52113      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4290893     54.55%     55.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2751      0.03%     55.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     55.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        556433      7.07%     62.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          2506      0.03%     62.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       515424      6.55%     68.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          7143      0.09%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1586842     20.17%     89.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        814783     10.36%     99.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        36627      0.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          7865515                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               289692                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    16259112                       # The number of ROB reads
system.cpu0.rob.rob_writes                   17408287                       # The number of ROB writes
system.cpu0.timesIdled                          16659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        1284917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     5173065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    7815464                       # Number of Instructions Simulated
system.cpu0.committedOps                      7815464                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.194737                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.194737                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.837004                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.837004                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 8595006                       # number of integer regfile reads
system.cpu0.int_regfile_writes                4153392                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  2681934                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 2179830                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                3913232                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 32608                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4005                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4005                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12860                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12881                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           21                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5166                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7788                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   712524                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               470000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99160854                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9827000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11073308                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            19321                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.893943                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1476201                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19321                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            76.403965                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.893943                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999793                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999793                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2999872                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2999872                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1468172                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1468172                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1468172                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1468172                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1468172                       # number of overall hits
system.cpu0.icache.overall_hits::total        1468172                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        22095                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22095                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        22095                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22095                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        22095                       # number of overall misses
system.cpu0.icache.overall_misses::total        22095                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1228945893                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1228945893                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1228945893                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1228945893                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1228945893                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1228945893                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1490267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1490267                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1490267                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1490267                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1490267                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1490267                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014826                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014826                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014826                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014826                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014826                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55620.995384                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55620.995384                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55620.995384                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55620.995384                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55620.995384                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55620.995384                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1490                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.782609                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2757                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2757                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2757                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2757                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2757                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2757                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        19338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        19338                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        19338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        19338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        19338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        19338                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1045872095                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1045872095                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1045872095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1045872095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1045872095                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1045872095                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.012976                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012976                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.012976                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012976                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.012976                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012976                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54083.777795                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54083.777795                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54083.777795                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54083.777795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54083.777795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54083.777795                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            27276                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          984.459875                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2323426                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            27276                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            85.182065                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   984.459875                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.961387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.961387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          880                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4913518                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4913518                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1577644                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1577644                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       737099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        737099                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         4837                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4837                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4173                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4173                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2314743                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2314743                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2314743                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2314743                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        46433                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        46433                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        70359                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        70359                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          917                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          917                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          640                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          640                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       116792                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        116792                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       116792                       # number of overall misses
system.cpu0.dcache.overall_misses::total       116792                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2458502894                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2458502894                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4370469049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4370469049                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     30945997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     30945997                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      3584419                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3584419                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   6828971943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6828971943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   6828971943                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6828971943                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1624077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1624077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       807458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       807458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         5754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4813                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4813                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      2431535                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2431535                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      2431535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2431535                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.028590                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028590                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.087136                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.087136                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.159367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159367                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.132973                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.132973                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.048032                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.048032                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.048032                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.048032                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 52947.319665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52947.319665                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 62116.702185                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62116.702185                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 33746.997819                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33746.997819                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5600.654688                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5600.654688                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 58471.230418                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58471.230418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 58471.230418                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58471.230418                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       268165                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2305                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             9888                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.120247                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   115.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15912                       # number of writebacks
system.cpu0.dcache.writebacks::total            15912                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        27371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27371                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        59240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        59240                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          189                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          189                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        86611                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        86611                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        86611                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        86611                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        19062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        19062                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        11119                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11119                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          728                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          728                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          635                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          635                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        30181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        30181                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        30181                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        30181                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    954184525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    954184525                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    631668005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    631668005                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     16513753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     16513753                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1535581                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1535581                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1585852530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1585852530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1585852530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1585852530                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    766387000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    766387000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    296704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    296704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1063091000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1063091000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.011737                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011737                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.013770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.126521                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.126521                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.131934                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131934                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.012412                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012412                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.012412                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012412                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 50056.894607                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50056.894607                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 56809.785502                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56809.785502                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 22683.726648                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22683.726648                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2418.237795                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2418.237795                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52544.731122                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52544.731122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52544.731122                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52544.731122                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  51846                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            42840                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2184                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               29279                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  20895                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            71.365142                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   3327                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               178                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       44101                       # DTB read hits
system.cpu1.dtb.read_misses                      1019                       # DTB read misses
system.cpu1.dtb.read_acv                           19                       # DTB read access violations
system.cpu1.dtb.read_accesses                    3290                       # DTB read accesses
system.cpu1.dtb.write_hits                      21114                       # DTB write hits
system.cpu1.dtb.write_misses                      210                       # DTB write misses
system.cpu1.dtb.write_acv                          21                       # DTB write access violations
system.cpu1.dtb.write_accesses                   1286                       # DTB write accesses
system.cpu1.dtb.data_hits                       65215                       # DTB hits
system.cpu1.dtb.data_misses                      1229                       # DTB misses
system.cpu1.dtb.data_acv                           40                       # DTB access violations
system.cpu1.dtb.data_accesses                    4576                       # DTB accesses
system.cpu1.itb.fetch_hits                       7393                       # ITB hits
system.cpu1.itb.fetch_misses                      668                       # ITB misses
system.cpu1.itb.fetch_acv                           8                       # ITB acv
system.cpu1.itb.fetch_accesses                   8061                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          514815                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            111513                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        272293                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      51846                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             24222                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       200687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   7852                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        35534                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          409                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    35837                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1575                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            352376                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.772734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.081895                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  299776     85.07%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    3128      0.89%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    8919      2.53%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2867      0.81%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    9892      2.81%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    2112      0.60%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    5624      1.60%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1610      0.46%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   18448      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              352376                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.100708                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.528914                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   85984                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               219228                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    38298                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 5222                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  3644                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                2394                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  291                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                232039                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  944                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  3644                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   89585                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  41285                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        140655                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    39831                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                37376                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                219445                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   19                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1432                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   967                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 24734                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             149425                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               261602                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          261395                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              121                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               118035                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   31390                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             10978                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           913                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    42169                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               41937                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              23034                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             7417                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2966                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    198909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               8211                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   196095                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              379                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          39969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        20658                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          5720                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       352376                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.556494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.241308                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             272021     77.20%     77.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              29177      8.28%     85.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              16706      4.74%     90.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              15094      4.28%     94.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              13299      3.77%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               3161      0.90%     99.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1744      0.49%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                633      0.18%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                541      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         352376                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    108      1.62%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      1.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4318     64.78%     66.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2240     33.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               119018     60.69%     60.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 251      0.13%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 34      0.02%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  3      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               47721     24.34%     85.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              21810     11.12%     96.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              7252      3.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                196095                       # Type of FU issued
system.cpu1.iq.rate                          0.380904                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       6666                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.033994                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            751050                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           247096                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       183003                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                561                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               287                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          247                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                202457                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    298                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             943                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        10159                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         3071                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         7709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  3644                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  11204                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                24801                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             211510                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1176                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                41937                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               23034                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              6701                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   183                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                24570                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           302                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1012                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2159                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3171                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               193634                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                45702                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2461                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         4390                       # number of nop insts executed
system.cpu1.iew.exec_refs                       67239                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   27670                       # Number of branches executed
system.cpu1.iew.exec_stores                     21537                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.376123                       # Inst execution rate
system.cpu1.iew.wb_sent                        185263                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       183250                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    83080                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   104520                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.355953                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.794872                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          42314                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2902                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       344487                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.487557                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.464600                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       282741     82.08%     82.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        29761      8.64%     90.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        12758      3.70%     94.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3743      1.09%     95.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         3081      0.89%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1936      0.56%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1550      0.45%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1189      0.35%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         7728      2.24%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       344487                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              167957                       # Number of instructions committed
system.cpu1.commit.committedOps                167957                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         51741                       # Number of memory references committed
system.cpu1.commit.loads                        31778                       # Number of loads committed
system.cpu1.commit.membars                       1251                       # Number of memory barriers committed
system.cpu1.commit.branches                     24146                       # Number of branches committed
system.cpu1.commit.fp_insts                       238                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   161306                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1902                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         2883      1.72%      1.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          104540     62.24%     63.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            230      0.14%     64.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     64.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            32      0.02%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             3      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          33029     19.67%     83.78% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         19988     11.90%     95.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         7252      4.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           167957                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 7728                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                      540230                       # The number of ROB reads
system.cpu1.rob.rob_writes                     428508                       # The number of ROB writes
system.cpu1.timesIdled                           2014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         162439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    14955141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     165080                       # Number of Instructions Simulated
system.cpu1.committedOps                       165080                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.118579                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.118579                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.320659                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320659                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  242203                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 132188                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      121                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     128                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  42723                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  4957                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             2542                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              36753                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2542                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.458301                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            74216                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           74216                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        32933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          32933                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        32933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           32933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        32933                       # number of overall hits
system.cpu1.icache.overall_hits::total          32933                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2904                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2904                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2904                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2904                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2904                       # number of overall misses
system.cpu1.icache.overall_misses::total         2904                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    169206697                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    169206697                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    169206697                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    169206697                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    169206697                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    169206697                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        35837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        35837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        35837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        35837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        35837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        35837                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.081034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.081034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.081034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.081034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.081034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.081034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58266.768939                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58266.768939                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58266.768939                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58266.768939                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58266.768939                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58266.768939                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          362                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2542                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2542                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2542                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2542                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2542                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    144362048                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    144362048                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    144362048                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    144362048                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    144362048                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    144362048                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.070932                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.070932                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.070932                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.070932                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.070932                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.070932                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 56790.734854                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56790.734854                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 56790.734854                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56790.734854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 56790.734854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56790.734854                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             2389                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          876.926781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              28418                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2389                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.895354                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   876.926781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.856374                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.856374                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          818                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           116084                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          116084                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        28721                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          28721                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        11998                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         11998                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          568                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          568                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          511                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          511                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        40719                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           40719                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        40719                       # number of overall hits
system.cpu1.dcache.overall_hits::total          40719                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         7387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7387                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         7302                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7302                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           44                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        14689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14689                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        14689                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14689                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    415121928                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    415121928                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    478755817                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    478755817                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      5521748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5521748                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       267488                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       267488                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    893877745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    893877745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    893877745                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    893877745                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        36108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        36108                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        19300                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        19300                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          555                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          555                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        55408                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        55408                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        55408                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        55408                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.204581                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.204581                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.378342                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.378342                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.147147                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.147147                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.079279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.079279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.265106                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265106                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.265106                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265106                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 56196.281034                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56196.281034                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 65565.025609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65565.025609                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 56344.367347                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56344.367347                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  6079.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6079.272727                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 60853.546531                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60853.546531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 60853.546531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60853.546531                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        42162                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          927                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1449                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.097308                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1214                       # number of writebacks
system.cpu1.dcache.writebacks::total             1214                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         5596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5596                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         6263                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6263                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           43                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           43                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        11859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        11859                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11859                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1791                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1791                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1039                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1039                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           55                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           44                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2830                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2830                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2830                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    106795769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    106795769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     69045974                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     69045974                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2558752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2558752                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       116512                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       116512                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    175841743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    175841743                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    175841743                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    175841743                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       525500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       525500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      4527500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      4527500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      5053000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5053000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.049601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.053834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.053834                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.082583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.082583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.079279                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.079279                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.051076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.051076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051076                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59629.128420                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59629.128420                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 66454.257940                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66454.257940                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 46522.763636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46522.763636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2648                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2648                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 62134.891519                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62134.891519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 62134.891519                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62134.891519                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 122544                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           101991                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             4326                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               93900                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  66899                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.244941                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   7959                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               297                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      114295                       # DTB read hits
system.cpu2.dtb.read_misses                       454                       # DTB read misses
system.cpu2.dtb.read_acv                            3                       # DTB read access violations
system.cpu2.dtb.read_accesses                   11591                       # DTB read accesses
system.cpu2.dtb.write_hits                      45234                       # DTB write hits
system.cpu2.dtb.write_misses                       58                       # DTB write misses
system.cpu2.dtb.write_acv                          23                       # DTB write access violations
system.cpu2.dtb.write_accesses                   5986                       # DTB write accesses
system.cpu2.dtb.data_hits                      159529                       # DTB hits
system.cpu2.dtb.data_misses                       512                       # DTB misses
system.cpu2.dtb.data_acv                           26                       # DTB access violations
system.cpu2.dtb.data_accesses                   17577                       # DTB accesses
system.cpu2.itb.fetch_hits                      13089                       # ITB hits
system.cpu2.itb.fetch_misses                     1124                       # ITB misses
system.cpu2.itb.fetch_acv                          15                       # ITB acv
system.cpu2.itb.fetch_accesses                  14213                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         1234724                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            270144                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        540163                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     122544                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             74858                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       345468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  12558                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 473                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       109212                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles          694                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                    63771                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 3064                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            732270                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.737656                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.963847                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  609940     83.29%     83.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    6969      0.95%     84.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   43707      5.97%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    7280      0.99%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   14493      1.98%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    5920      0.81%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    5842      0.80%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3636      0.50%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   34483      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              732270                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.099248                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.437477                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  217975                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               401207                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    97682                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 9666                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  5740                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                5559                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  546                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                496625                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1527                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  5740                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  224170                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  95751                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        235141                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   100564                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                70904                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                481049                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 4315                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  5512                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  9570                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 44740                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             325086                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               588010                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          587601                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups              355                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps               266400                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   58686                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             10374                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          1634                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    70684                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              113802                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              48210                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            15782                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            8107                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    448944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              14416                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   438866                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              570                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          72436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        36872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          9220                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       732270                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.599323                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.276289                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             546129     74.58%     74.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              65805      8.99%     83.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              58951      8.05%     91.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              22997      3.14%     94.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              19722      2.69%     97.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               9419      1.29%     98.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               5637      0.77%     99.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2517      0.34%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1093      0.15%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         732270                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1347     12.67%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  5908     55.56%     68.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 3379     31.78%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               266847     60.80%     60.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 388      0.09%     60.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     60.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                123      0.03%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              118960     27.11%     88.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              46186     10.52%     98.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess              6362      1.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                438866                       # Type of FU issued
system.cpu2.iq.rate                          0.355437                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      10634                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.024231                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1619622                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           535335                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       421356                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads               1584                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes               900                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses          738                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                448656                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                    844                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            3548                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        18192                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          455                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         5722                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         8458                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  5740                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  31953                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                43397                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             468810                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2131                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               113802                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               48210                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             11251                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   462                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                42817                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           455                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2124                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         3488                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                5612                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               434280                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               114946                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             4586                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                         5450                       # number of nop insts executed
system.cpu2.iew.exec_refs                      160341                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   84481                       # Number of branches executed
system.cpu2.iew.exec_stores                     45395                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.351722                       # Inst execution rate
system.cpu2.iew.wb_sent                        423691                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       422094                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   211866                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   264554                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.341853                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.800842                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          78166                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           5196                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             5139                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       718933                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.542489                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.486356                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       575465     80.04%     80.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        54089      7.52%     87.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        46775      6.51%     94.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         9575      1.33%     95.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         7406      1.03%     96.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         3619      0.50%     96.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         3410      0.47%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         3282      0.46%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        15312      2.13%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       718933                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              390013                       # Number of instructions committed
system.cpu2.commit.committedOps                390013                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        138098                       # Number of memory references committed
system.cpu2.commit.loads                        95610                       # Number of loads committed
system.cpu2.commit.membars                       2314                       # Number of memory barriers committed
system.cpu2.commit.branches                     78052                       # Number of branches committed
system.cpu2.commit.fp_insts                       719                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   379286                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                5549                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         3410      0.87%      0.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          238956     61.27%     62.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            348      0.09%     62.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     62.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           114      0.03%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          97924     25.11%     87.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         42899     11.00%     98.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess         6362      1.63%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           390013                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                15312                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                     1168859                       # The number of ROB reads
system.cpu2.rob.rob_writes                     949693                       # The number of ROB writes
system.cpu2.timesIdled                           6350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         502454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    14265246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     386603                       # Number of Instructions Simulated
system.cpu2.committedOps                       386603                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.193778                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.193778                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.313109                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.313109                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  545769                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 293949                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                      328                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                     306                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                  47421                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  5763                       # number of misc regfile writes
system.cpu2.icache.tags.replacements             7143                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              57748                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             7143                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             8.084558                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           134685                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          134685                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        55799                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          55799                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        55799                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           55799                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        55799                       # number of overall hits
system.cpu2.icache.overall_hits::total          55799                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         7972                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7972                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         7972                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7972                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         7972                       # number of overall misses
system.cpu2.icache.overall_misses::total         7972                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    466063200                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    466063200                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    466063200                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    466063200                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    466063200                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    466063200                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        63771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        63771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        63771                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        63771                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        63771                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        63771                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.125010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.125010                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.125010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.125010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.125010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.125010                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 58462.518816                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58462.518816                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 58462.518816                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58462.518816                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 58462.518816                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58462.518816                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          829                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          829                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          829                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          829                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          829                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          829                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         7143                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         7143                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         7143                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         7143                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         7143                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         7143                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    400278543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    400278543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    400278543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    400278543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    400278543                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    400278543                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.112010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.112010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.112010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.112010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.112010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.112010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 56037.875262                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56037.875262                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 56037.875262                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56037.875262                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 56037.875262                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56037.875262                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements             5925                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          921.141917                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             116052                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             5925                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.586835                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   921.141917                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.899553                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.899553                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           298333                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          298333                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        87153                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          87153                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        26767                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         26767                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1006                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1006                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          961                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          961                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       113920                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          113920                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       113920                       # number of overall hits
system.cpu2.dcache.overall_hits::total         113920                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        14911                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14911                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        14352                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        14352                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          368                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          368                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          257                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          257                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        29263                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         29263                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        29263                       # number of overall misses
system.cpu2.dcache.overall_misses::total        29263                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    884442927                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    884442927                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    856238427                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    856238427                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     14093499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     14093499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1449954                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1449954                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         8500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         8500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1740681354                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1740681354                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1740681354                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1740681354                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       102064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       102064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        41119                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        41119                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1374                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1218                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1218                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       143183                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       143183                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       143183                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       143183                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.146095                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.146095                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.349036                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.349036                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.267831                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.267831                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.211002                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.211002                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.204375                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.204375                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.204375                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.204375                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 59314.796258                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 59314.796258                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 59659.868102                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59659.868102                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 38297.551630                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 38297.551630                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5641.844358                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5641.844358                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 59484.036292                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59484.036292                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 59484.036292                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59484.036292                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        72668                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2300                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2373                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    30.622840                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           92                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2772                       # number of writebacks
system.cpu2.dcache.writebacks::total             2772                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        10574                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10574                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        11729                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        11729                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           77                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           77                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        22303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        22303                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        22303                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        22303                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         4337                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4337                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2623                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2623                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          291                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          291                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          256                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          256                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         6960                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6960                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         6960                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6960                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    245902019                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    245902019                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    129704469                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    129704469                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      8921001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      8921001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       592546                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       592546                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    375606488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    375606488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    375606488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    375606488                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     15460500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     15460500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     17982000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     17982000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     33442500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     33442500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.042493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.063790                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063790                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.211790                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.211790                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.210181                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.210181                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.048609                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048609                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.048609                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048609                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 56698.643994                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 56698.643994                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 49448.901639                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 49448.901639                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 30656.360825                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30656.360825                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2314.632812                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2314.632812                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 53966.449425                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 53966.449425                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 53966.449425                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53966.449425                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 879510                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           713279                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            26694                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              694388                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 591235                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.144761                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  74125                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               651                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     1124979                       # DTB read hits
system.cpu3.dtb.read_misses                      2452                       # DTB read misses
system.cpu3.dtb.read_acv                           22                       # DTB read access violations
system.cpu3.dtb.read_accesses                  767963                       # DTB read accesses
system.cpu3.dtb.write_hits                     520344                       # DTB write hits
system.cpu3.dtb.write_misses                      647                       # DTB write misses
system.cpu3.dtb.write_acv                          21                       # DTB write access violations
system.cpu3.dtb.write_accesses                 361374                       # DTB write accesses
system.cpu3.dtb.data_hits                     1645323                       # DTB hits
system.cpu3.dtb.data_misses                      3099                       # DTB misses
system.cpu3.dtb.data_acv                           43                       # DTB access violations
system.cpu3.dtb.data_accesses                 1129337                       # DTB accesses
system.cpu3.itb.fetch_hits                     657639                       # ITB hits
system.cpu3.itb.fetch_misses                     3838                       # ITB misses
system.cpu3.itb.fetch_acv                          50                       # ITB acv
system.cpu3.itb.fetch_accesses                 661477                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         5799976                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1605521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       5816280                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     879510                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            665360                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      2138154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  67926                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                       166                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                2090                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles       219169                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles         5192                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   836290                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                12256                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           4004264                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.452522                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.534528                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 2779727     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   56993      1.42%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  247143      6.17%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   98548      2.46%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  254608      6.36%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   44568      1.11%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  199604      4.98%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   54123      1.35%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  268950      6.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             4004264                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.151640                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.002811                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 1276110                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1617599                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   953571                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               124946                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 32038                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved               70925                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1956                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               5547633                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 5952                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                 32038                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1340327                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 314929                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        671140                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  1010762                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               635068                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               5426804                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 8338                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 31071                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                427756                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                105084                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            3939995                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              7064175                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         5936672                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          1126777                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              3580183                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  359812                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             46469                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          5492                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   807928                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1154917                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             540784                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           295711                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          250626                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   5074994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              46969                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  4980803                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1781                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         362572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       218320                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         29904                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      4004264                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.243875                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.576140                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            2000019     49.95%     49.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             553394     13.82%     63.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             593339     14.82%     78.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             449072     11.21%     89.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             251926      6.29%     96.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              90695      2.26%     98.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              38596      0.96%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              17024      0.43%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              10199      0.25%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        4004264                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2674      6.22%      6.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      6.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      6.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    5      0.01%      6.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      6.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      6.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                7584     17.64%     23.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                  227      0.53%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 17968     41.79%     66.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                14535     33.81%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              577      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2794336     56.10%     56.11% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               52628      1.06%     57.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     57.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             222305      4.46%     61.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                 98      0.00%     61.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt              17346      0.35%     61.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            178022      3.57%     65.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv              18716      0.38%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 1      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1145419     23.00%     88.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             523396     10.51%     99.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess             27959      0.56%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4980803                       # Type of FU issued
system.cpu3.iq.rate                          0.858763                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      42993                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.008632                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          11857152                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          4301746                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      3853487                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            2153492                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           1183964                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      1053781                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               3942002                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                1081217                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          123953                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        89228                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1227                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        30708                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          217                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        12794                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 32038                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  84659                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               207486                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            5303208                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             8846                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1154917                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              540784                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             37669                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1039                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               205891                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1227                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         22646                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        12175                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               34821                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              4946802                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1129209                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            34001                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                       181245                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1650885                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  723034                       # Number of branches executed
system.cpu3.iew.exec_stores                    521676                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.852900                       # Inst execution rate
system.cpu3.iew.wb_sent                       4917387                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      4907268                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  2653597                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  3070949                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.846084                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.864097                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts         381475                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          17065                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            29852                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      3937632                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.248576                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.286361                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      2587176     65.70%     65.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       402117     10.21%     75.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       238386      6.05%     81.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        72901      1.85%     83.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       157795      4.01%     87.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       195484      4.96%     92.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        18192      0.46%     93.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        23560      0.60%     93.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       242021      6.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      3937632                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             4916432                       # Number of instructions committed
system.cpu3.commit.committedOps               4916432                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1575765                       # Number of memory references committed
system.cpu3.commit.loads                      1065689                       # Number of loads committed
system.cpu3.commit.membars                       7898                       # Number of memory barriers committed
system.cpu3.commit.branches                    699022                       # Number of branches committed
system.cpu3.commit.fp_insts                   1050151                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  4301233                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               67347                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       173025      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         2645638     53.81%     57.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          52083      1.06%     58.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     58.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        222154      4.52%     62.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp            66      0.00%     62.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt         17317      0.35%     63.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       175584      3.57%     66.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv         18681      0.38%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            1      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1073587     21.84%     89.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        510337     10.38%     99.43% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess        27959      0.57%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          4916432                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               242021                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                     8977906                       # The number of ROB reads
system.cpu3.rob.rob_writes                   10662598                       # The number of ROB writes
system.cpu3.timesIdled                          22647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                        1795712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                     9680451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    4743984                       # Number of Instructions Simulated
system.cpu3.committedOps                      4743984                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.222596                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.222596                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.817932                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.817932                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 5655562                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2875771                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  1029846                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  841624                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                1544734                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 24884                       # number of misc regfile writes
system.cpu3.icache.tags.replacements            26199                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.703147                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             807691                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            26199                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            30.829077                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.703147                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999420                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999420                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1698780                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1698780                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       807345                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         807345                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       807345                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          807345                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       807345                       # number of overall hits
system.cpu3.icache.overall_hits::total         807345                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        28945                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        28945                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        28945                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         28945                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        28945                       # number of overall misses
system.cpu3.icache.overall_misses::total        28945                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1630958870                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1630958870                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1630958870                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1630958870                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1630958870                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1630958870                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       836290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       836290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       836290                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       836290                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       836290                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       836290                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.034611                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.034611                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.034611                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.034611                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.034611                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.034611                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 56346.825704                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56346.825704                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 56346.825704                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56346.825704                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 56346.825704                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56346.825704                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1187                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.954545                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         2745                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2745                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         2745                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2745                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         2745                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2745                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        26200                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        26200                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        26200                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        26200                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        26200                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        26200                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1420333858                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1420333858                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1420333858                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1420333858                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1420333858                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1420333858                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.031329                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031329                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.031329                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031329                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.031329                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031329                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 54211.215954                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54211.215954                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 54211.215954                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54211.215954                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 54211.215954                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54211.215954                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            18735                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          912.885765                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1387900                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            18735                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            74.080598                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   912.885765                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.891490                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891490                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          815                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3025679                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3025679                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       946729                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         946729                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       448159                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        448159                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         3817                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3817                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3503                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3503                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1394888                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1394888                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1394888                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1394888                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        40899                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        40899                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        57118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        57118                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          920                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          920                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          669                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          669                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        98017                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         98017                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        98017                       # number of overall misses
system.cpu3.dcache.overall_misses::total        98017                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1908669547                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1908669547                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3392143098                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3392143098                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     28675750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28675750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      3811441                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3811441                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   5300812645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5300812645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   5300812645                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5300812645                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       987628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       987628                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       505277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       505277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         4737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         4172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1492905                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1492905                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1492905                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1492905                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.041411                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.041411                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.113043                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.113043                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.194216                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.194216                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.160355                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.160355                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.065655                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.065655                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.065655                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065655                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 46667.878114                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46667.878114                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 59388.338142                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59388.338142                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 31169.293478                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31169.293478                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  5697.221226                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5697.221226                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 54080.543630                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54080.543630                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 54080.543630                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54080.543630                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       188459                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2098                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             7424                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    25.385102                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   104.900000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9405                       # number of writebacks
system.cpu3.dcache.writebacks::total             9405                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        27243                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        27243                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        48003                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        48003                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        75246                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        75246                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        75246                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        75246                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        13656                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        13656                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         9115                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9115                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          757                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          757                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          667                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          667                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        22771                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        22771                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        22771                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        22771                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    628154290                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    628154290                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    481650070                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    481650070                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     18636500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18636500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      1660059                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1660059                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1109804360                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1109804360                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1109804360                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1109804360                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      7354500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      7354500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     41182500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     41182500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     48537000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     48537000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.013827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.018040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.018040                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.159806                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.159806                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.159875                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.159875                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.015253                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.015253                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.015253                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.015253                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 45998.410223                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45998.410223                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 52841.477784                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52841.477784                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 24618.890357                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24618.890357                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2488.844078                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2488.844078                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 48737.620658                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48737.620658                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 48737.620658                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48737.620658                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     163                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      6986                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2499     46.35%     46.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.19%     46.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      8      0.15%     46.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     26      0.48%     47.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2849     52.84%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2497     49.69%     49.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.20%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       8      0.16%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      26      0.52%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2484     49.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5025                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              5593855000     77.10%     77.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                7733500      0.11%     77.21% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                5539500      0.08%     77.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               17525500      0.24%     77.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1630339500     22.47%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7254993000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999200                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.871885                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.931936                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2     11.11%     11.11% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.56%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     11.11%     27.78% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      5.56%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.56%     38.89% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.56%     44.44% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.56%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.56%     55.56% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     16.67%     72.22% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    18                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   39      0.66%      0.66% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  181      3.05%      3.70% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.03%      3.74% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4883     82.22%     85.96% # number of callpals executed
system.cpu0.kern.callpal::rdps                     20      0.34%     86.29% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     86.31% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     86.33% # number of callpals executed
system.cpu0.kern.callpal::rti                     466      7.85%     94.17% # number of callpals executed
system.cpu0.kern.callpal::callsys                 328      5.52%     99.70% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%     99.73% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 16      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  5939                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              647                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                434                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                434                      
system.cpu0.kern.mode_good::user                  434                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.670788                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.802960                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        5231352000     72.11%     72.11% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          2023641000     27.89%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     181                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1000                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     161     40.25%     40.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      8      2.00%     42.25% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      6      1.50%     43.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    225     56.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 400                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      161     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       8      2.42%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       6      1.82%     53.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     155     46.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  330                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              7677580500     99.26%     99.26% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3265000      0.04%     99.30% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3960000      0.05%     99.35% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               50172500      0.65%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          7734978000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.688889                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.825000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57     11.92%     11.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.84%     12.76% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  305     63.81%     76.57% # number of callpals executed
system.cpu1.kern.callpal::rdps                     21      4.39%     80.96% # number of callpals executed
system.cpu1.kern.callpal::rti                      81     16.95%     97.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.88%     99.79% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.21%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   478                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 16                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.062500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.663415                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         184606500      2.18%      2.18% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            46078500      0.54%      2.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          8229729000     97.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1352                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     309     28.61%     28.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      1.48%     30.09% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      8      0.74%     30.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      7      0.65%     31.48% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    740     68.52%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1080                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      309     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      2.48%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       8      1.24%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       7      1.08%     52.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     306     47.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  646                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              7419977000     95.74%     95.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               10893500      0.14%     95.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3393500      0.04%     95.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                6665000      0.09%     96.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              309056000      3.99%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          7749985000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.413514                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.598148                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    9      0.80%      0.80% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   18      1.60%      2.39% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.09%      2.48% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1006     89.18%     91.67% # number of callpals executed
system.cpu2.kern.callpal::rdps                     35      3.10%     94.77% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.09%     94.86% # number of callpals executed
system.cpu2.kern.callpal::rti                      45      3.99%     98.85% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      0.80%     99.65% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  4      0.35%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1128                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               63                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 16                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 16                      
system.cpu2.kern.mode_good::user                   16                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.253968                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.405063                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        8458897500     99.16%     99.16% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            71299000      0.84%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      90                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      5083                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1428     45.13%     45.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      8      0.25%     45.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     45      1.42%     46.81% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1683     53.19%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3164                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1427     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       8      0.28%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      45      1.57%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1386     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2866                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              7036689000     90.91%     90.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                5220500      0.07%     90.98% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               34195500      0.44%     91.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              664108500      8.58%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          7740213500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999300                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.823529                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.905815                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      2.22%      2.22% # number of syscalls executed
system.cpu3.kern.syscall::4                        25     55.56%     57.78% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      2.22%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::17                        5     11.11%     71.11% # number of syscalls executed
system.cpu3.kern.syscall::48                        1      2.22%     73.33% # number of syscalls executed
system.cpu3.kern.syscall::54                        1      2.22%     75.56% # number of syscalls executed
system.cpu3.kern.syscall::59                        1      2.22%     77.78% # number of syscalls executed
system.cpu3.kern.syscall::71                        4      8.89%     86.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        3      6.67%     93.33% # number of syscalls executed
system.cpu3.kern.syscall::144                       1      2.22%     95.56% # number of syscalls executed
system.cpu3.kern.syscall::256                       1      2.22%     97.78% # number of syscalls executed
system.cpu3.kern.syscall::257                       1      2.22%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    45                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   31      0.80%      0.80% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  186      4.79%      5.58% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.10%      5.69% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2756     70.92%     76.61% # number of callpals executed
system.cpu3.kern.callpal::rdps                     96      2.47%     79.08% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.03%     79.10% # number of callpals executed
system.cpu3.kern.callpal::rti                     357      9.19%     88.29% # number of callpals executed
system.cpu3.kern.callpal::callsys                 175      4.50%     92.79% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.03%     92.82% # number of callpals executed
system.cpu3.kern.callpal::rdunique                278      7.15%     99.97% # number of callpals executed
system.cpu3.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3886                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              543                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                306                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                306                      
system.cpu3.kern.mode_good::user                  306                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.563536                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.720848                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        7370317000     86.44%     86.44% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          1156677000     13.56%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     186                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027340                       # Number of seconds simulated
sim_ticks                                 27340250000                       # Number of ticks simulated
final_tick                               2512775165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 412334                       # Simulator instruction rate (inst/s)
host_op_rate                                   412334                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58997390                       # Simulator tick rate (ticks/s)
host_mem_usage                                 476396                       # Number of bytes of host memory used
host_seconds                                   463.41                       # Real time elapsed on the host
sim_insts                                   191081449                       # Number of instructions simulated
sim_ops                                     191081449                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1205824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        9590848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         537600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        7279424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1378944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        8537216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        1409984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        8561664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38503360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1205824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       537600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1378944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      1409984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4532352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22214848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22915264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           18841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          149857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            8400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          113741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           21546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          133394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           22031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          133776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              601615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        347107                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             358051                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          44104352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         350795914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           67885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          19663317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         266253015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50436408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         312258154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          51571730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         313152367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1408303143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     44104352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     19663317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50436408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     51571730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        165775807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       812532731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       25618493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            838151224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       812532731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         44104352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        350795914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       25686378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         19663317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        266253015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50436408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        312258154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         51571730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        313152367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2246454367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      601614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     358051                       # Number of write requests accepted
system.mem_ctrls.readBursts                    601614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   358051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               37734656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  768640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22824896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38503296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22915264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12010                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2324                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             52189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             44894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21018                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   27340250000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                601614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               358051                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  173490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  113050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   61325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       565140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.156004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.450881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   153.198977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       456370     80.75%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        74921     13.26%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11977      2.12%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4235      0.75%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2709      0.48%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1597      0.28%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1406      0.25%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1002      0.18%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10923      1.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       565140                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.864583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.327013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        21934     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            9      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21947                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.452773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         21626     98.54%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           276      1.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             7      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            15      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             4      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             9      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21947                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  23024882022                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             34079957022                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2948020000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39051.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57801.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1380.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       834.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1408.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    838.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   231708                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  149387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28489.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    40.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     6304490750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       912860000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     20120231000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5746560120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7230512520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3135523875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3945220125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19000854600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            22382490000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3159829440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3112972560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        164121974640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        164121974640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        176947061940                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        181701088515                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1352445958500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1348275759750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1724557763115                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1730770018110                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.317087                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           688.789359                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              312073                       # Transaction distribution
system.membus.trans_dist::ReadResp             312070                       # Transaction distribution
system.membus.trans_dist::WriteReq               1729                       # Transaction distribution
system.membus.trans_dist::WriteResp              1729                       # Transaction distribution
system.membus.trans_dist::Writeback            347107                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5263                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3748                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            9011                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            305590                       # Transaction distribution
system.membus.trans_dist::ReadExResp           305590                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        37716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        37716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         8688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       402341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       411029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        16821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        16821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       307615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       307759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        43120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        43120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave          642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       361239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       361885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        44090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        44090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       361412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       362040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1606406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       702272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1205824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1205824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         4918                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     15741248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     15746166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       537600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     12129856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     12130316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1378944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1378944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1317                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     14099712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     14101029                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      1409984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      1409984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          858                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     14213184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     14214042                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                61426177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            19428                       # Total snoops (count)
system.membus.snoop_fanout::samples            981436                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  981436    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              981436                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7953999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4015935792                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              14.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11256211                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          178008052                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1440747143                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy           79621522                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1091123549                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          203457967                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1286581561                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer8.occupancy          208226124                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1281734213                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              4.7                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98877                       # Number of tag accesses
system.iocache.tags.data_accesses               98877                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           15                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           15                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4188232                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4188232                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4188232                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4188232                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4188232                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4188232                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10959                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10959                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001369                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001369                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 144421.793103                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 144421.793103                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 144421.793103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 144421.793103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 144421.793103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 144421.793103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2667732                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2667732                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    751731661                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    751731661                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2667732                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2667732                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2667732                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2667732                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998631                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998631                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 91990.758621                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 91990.758621                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 68688.931012                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 68688.931012                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 91990.758621                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 91990.758621                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 91990.758621                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 91990.758621                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                4170492                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          4023813                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            16312                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2820838                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1271809                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            45.086212                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  58741                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               601                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     5764650                       # DTB read hits
system.cpu0.dtb.read_misses                     53896                       # DTB read misses
system.cpu0.dtb.read_acv                            4                       # DTB read access violations
system.cpu0.dtb.read_accesses                 5464736                       # DTB read accesses
system.cpu0.dtb.write_hits                    1329184                       # DTB write hits
system.cpu0.dtb.write_misses                   313770                       # DTB write misses
system.cpu0.dtb.write_acv                          30                       # DTB write access violations
system.cpu0.dtb.write_accesses                1303865                       # DTB write accesses
system.cpu0.dtb.data_hits                     7093834                       # DTB hits
system.cpu0.dtb.data_misses                    367666                       # DTB misses
system.cpu0.dtb.data_acv                           34                       # DTB access violations
system.cpu0.dtb.data_accesses                 6768601                       # DTB accesses
system.cpu0.itb.fetch_hits                    2794763                       # ITB hits
system.cpu0.itb.fetch_misses                     6255                       # ITB misses
system.cpu0.itb.fetch_acv                          38                       # ITB acv
system.cpu0.itb.fetch_accesses                2801018                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        49454572                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           3967378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      34189204                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    4170492                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1330550                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     42578316                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 489496                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        36                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                4059                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      1247321                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         8630                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  3083145                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                11384                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          48050527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.711526                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.123468                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                42403946     88.25%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  193112      0.40%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  397363      0.83%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  947482      1.97%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  272135      0.57%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292494      0.61%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  180294      0.38%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  183462      0.38%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3180239      6.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            48050527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.084330                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.691325                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2917261                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             40947206                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2384603                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1558182                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                243275                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               38991                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 1517                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              26600273                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4122                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                243275                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3300426                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               11591869                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      11779985                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  3077812                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             18057160                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              25470386                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 1141                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               4820235                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              10934639                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                477912                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           19626819                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             32728968                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        21901177                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         10827179                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             12645381                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 6981438                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1385478                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          6258                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10422630                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             5933499                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1863977                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           826205                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          467158                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  23258559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1009583                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 22571802                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3714                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9344705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      2033968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        984820                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     48050527                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.469751                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.131418                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           36275979     75.50%     75.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6907188     14.37%     89.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2578810      5.37%     95.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             924469      1.92%     97.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             380271      0.79%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             330806      0.69%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             203477      0.42%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             258605      0.54%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             190922      0.40%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       48050527                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   7246      3.72%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    1      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   3      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                151238     77.74%     81.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                36057     18.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              455      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              7717032     34.19%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1895      0.01%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     34.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3213186     14.24%     48.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     48.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  9      0.00%     48.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           3015251     13.36%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                227      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             5849705     25.92%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1647097      7.30%     95.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess           1126945      4.99%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              22571802                       # Type of FU issued
system.cpu0.iq.rate                          0.456415                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     194545                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008619                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          80663445                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         27241358                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     15647767                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           12728945                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           6374128                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6363947                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              16401083                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                6364809                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           39089                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      3427677                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         2712                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       963379                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3146                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        43653                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                243275                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                4304110                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles              2014439                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           24571250                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            12420                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              5933499                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1863977                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            991682                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                350950                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents              1089602                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          2712                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          9101                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       123038                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              132139                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             22521035                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              5829347                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            50767                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       303108                       # number of nop insts executed
system.cpu0.iew.exec_refs                     7472665                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1273021                       # Number of branches executed
system.cpu0.iew.exec_stores                   1643318                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.455388                       # Inst execution rate
system.cpu0.iew.wb_sent                      22416558                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     22011714                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 16323223                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 19756667                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.445090                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.826213                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        7949845                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          24763                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           130222                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     46889476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.324123                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.922557                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     37730041     80.47%     80.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      6434439     13.72%     94.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1744983      3.72%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       169606      0.36%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       211071      0.45%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       139612      0.30%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       217279      0.46%     99.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        20839      0.04%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       221606      0.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     46889476                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            15197962                       # Number of instructions committed
system.cpu0.commit.committedOps              15197962                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3406420                       # Number of memory references committed
system.cpu0.commit.loads                      2505822                       # Number of loads committed
system.cpu0.commit.membars                      13620                       # Number of memory barriers committed
system.cpu0.commit.branches                    832550                       # Number of branches committed
system.cpu0.commit.fp_insts                   6362820                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  8534287                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               48681                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       288752      1.90%      1.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4132031     27.19%     29.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1776      0.01%     29.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     29.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3212753     21.14%     50.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     50.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             5      0.00%     50.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3014841     19.84%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           227      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2519442     16.58%     86.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        901191      5.93%     92.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess      1126944      7.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         15197962                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               221606                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    68376831                       # The number of ROB reads
system.cpu0.rob.rob_writes                   47456937                       # The number of ROB writes
system.cpu0.timesIdled                          16475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                        1404045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     5225928                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   14909665                       # Number of Instructions Simulated
system.cpu0.committedOps                     14909665                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.316947                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.316947                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.301482                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.301482                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                20551064                       # number of integer regfile reads
system.cpu0.int_regfile_writes               12619611                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 10819267                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 6295949                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                7378511                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                471462                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3349                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3349                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12658                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12673                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           15                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8474                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4237                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7553                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   708201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               620000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5362000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98585604                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8369000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11011789                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            18846                       # number of replacements
system.cpu0.icache.tags.tagsinuse          506.918883                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3063255                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           162.541388                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   506.918883                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.990076                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.990076                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6185164                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6185164                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3061738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3061738                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3061738                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3061738                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3061738                       # number of overall hits
system.cpu0.icache.overall_hits::total        3061738                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        21406                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21406                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        21406                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21406                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        21406                       # number of overall misses
system.cpu0.icache.overall_misses::total        21406                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1347032990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1347032990                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1347032990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1347032990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1347032990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1347032990                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3083144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3083144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3083144                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3083144                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3083144                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3083144                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.006943                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006943                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.006943                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006943                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.006943                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006943                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 62927.823507                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62927.823507                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 62927.823507                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62927.823507                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 62927.823507                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62927.823507                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1009                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.352941                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         2531                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2531                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         2531                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2531                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         2531                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2531                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        18875                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18875                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        18875                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18875                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        18875                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18875                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1165648948                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1165648948                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1165648948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1165648948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1165648948                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1165648948                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.006122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.006122                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006122                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.006122                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006122                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 61756.235656                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61756.235656                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 61756.235656                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61756.235656                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 61756.235656                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61756.235656                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           150598                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1013.310437                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6116971                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           150598                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            40.617877                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1013.310437                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.989561                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989561                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          880                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13344129                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13344129                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      5483842                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5483842                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       618348                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        618348                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         4467                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4467                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3931                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      6102190                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6102190                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      6102190                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6102190                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       206878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       206878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       275797                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       275797                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1323                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1323                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          941                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          941                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       482675                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        482675                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       482675                       # number of overall misses
system.cpu0.dcache.overall_misses::total       482675                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  13720170134                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13720170134                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  23200545167                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23200545167                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     46565474                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46565474                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      6596938                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6596938                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        26500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        26500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  36920715301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36920715301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  36920715301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36920715301                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5690720                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5690720                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       894145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       894145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         5790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      6584865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6584865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      6584865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6584865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.036354                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036354                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.308448                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308448                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.228497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.228497                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.193144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.193144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.073301                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.073301                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.073301                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.073301                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 66320.102350                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66320.102350                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 84121.818464                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84121.818464                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 35196.881330                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35196.881330                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  7010.561105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7010.561105                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 76491.874037                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76491.874037                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 76491.874037                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76491.874037                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1184956                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5876                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            29831                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             48                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.722302                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   122.416667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        96100                       # number of writebacks
system.cpu0.dcache.writebacks::total            96100                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       136150                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136150                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       192981                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       192981                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          241                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          241                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       329131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       329131                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       329131                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       329131                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        70728                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        70728                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        82816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        82816                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1082                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1082                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          938                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          938                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       153544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       153544                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       153544                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       153544                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4926990910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4926990910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   7046859068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7046859068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     26195258                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     26195258                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      3674562                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3674562                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  11973849978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11973849978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  11973849978                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11973849978                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    629999500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    629999500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    244133000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    244133000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    874132500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    874132500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012429                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012429                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.092620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.092620                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.186874                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.186874                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.192529                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.192529                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.023318                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.023318                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.023318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.023318                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 69661.108896                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69661.108896                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 85090.550956                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85090.550956                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 24210.035120                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24210.035120                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3917.443497                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3917.443497                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 77983.183830                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77983.183830                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 77983.183830                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77983.183830                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3807076                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3775283                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             5351                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1208343                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1074102                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.890489                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   9517                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               318                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     5399724                       # DTB read hits
system.cpu1.dtb.read_misses                     54427                       # DTB read misses
system.cpu1.dtb.read_acv                           19                       # DTB read access violations
system.cpu1.dtb.read_accesses                 5315418                       # DTB read accesses
system.cpu1.dtb.write_hits                    1115765                       # DTB write hits
system.cpu1.dtb.write_misses                   322925                       # DTB write misses
system.cpu1.dtb.write_acv                          17                       # DTB write access violations
system.cpu1.dtb.write_accesses                1234040                       # DTB write accesses
system.cpu1.dtb.data_hits                     6515489                       # DTB hits
system.cpu1.dtb.data_misses                    377352                       # DTB misses
system.cpu1.dtb.data_acv                           36                       # DTB access violations
system.cpu1.dtb.data_accesses                 6549458                       # DTB accesses
system.cpu1.itb.fetch_hits                    2683974                       # ITB hits
system.cpu1.itb.fetch_misses                     1890                       # ITB misses
system.cpu1.itb.fetch_acv                          10                       # ITB acv
system.cpu1.itb.fetch_accesses                2685864                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        43565754                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3362365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      32220926                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3807076                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1083619                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     39032179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 457132                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       800                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                3792                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       203450                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1052                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                  2793856                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3750                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples          42832204                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.752259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.187879                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                37610892     87.81%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  157907      0.37%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  310180      0.72%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  900669      2.10%     91.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  213236      0.50%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  255973      0.60%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  151195      0.35%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  156543      0.37%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 3075609      7.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            42832204                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.087387                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.739593                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2424664                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             36600510                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  2051777                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1527123                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                228130                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                7589                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  440                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              24755962                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1270                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                228130                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2794179                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles               10297821                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       9116069                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2729135                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             17666870                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              23689881                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  534                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               4702869                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              10702695                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                408244                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           18411273                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             30495120                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        19670247                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         10824555                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             11618008                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 6793265                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1360754                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          3055                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 10263830                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5555867                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1628750                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           627123                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          385549                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  21587484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             968309                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 20995680                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2470                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        9116760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1841196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        960315                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     42832204                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.490184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.144287                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           31642944     73.88%     73.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6702873     15.65%     89.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2475008      5.78%     95.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             849075      1.98%     97.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             262011      0.61%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             301245      0.70%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             167657      0.39%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             215773      0.50%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             215618      0.50%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       42832204                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1214      0.83%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    1      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   5      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                125801     86.02%     86.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                19228     13.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                7      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              6743286     32.12%     32.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1128      0.01%     32.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     32.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3212052     15.30%     47.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  9      0.00%     47.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           3015273     14.36%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  3      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5470311     26.05%     87.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1441258      6.86%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess           1112353      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              20995680                       # Type of FU issued
system.cpu1.iq.rate                          0.481931                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     146249                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006966                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          72250764                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         25303137                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     14117694                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           12721519                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           6370273                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      6360417                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              14780990                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                6360932                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           10696                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      3374205                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          885                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       947720                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        22544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                228130                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                3353303                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles              1717842                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           22832528                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             2764                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5555867                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1628750                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            964400                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                346206                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               798878                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           885                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2899                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       114702                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              117601                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             20959844                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5464866                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            35836                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       276735                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6903879                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  999073                       # Number of branches executed
system.cpu1.iew.exec_stores                   1439013                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.481108                       # Inst execution rate
system.cpu1.iew.wb_sent                      20884979                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     20478111                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 15504178                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 18664565                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.470051                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.830674                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        7645535                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           7994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           117049                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     41718135                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.328450                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.880599                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     32981246     79.06%     79.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6310953     15.13%     94.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1644801      3.94%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       161380      0.39%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       172981      0.41%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        77742      0.19%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       203948      0.49%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         7349      0.02%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       157735      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     41718135                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            13702340                       # Number of instructions committed
system.cpu1.commit.committedOps              13702340                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2862692                       # Number of memory references committed
system.cpu1.commit.loads                      2181662                       # Number of loads committed
system.cpu1.commit.membars                       3228                       # Number of memory barriers committed
system.cpu1.commit.branches                    578980                       # Number of branches committed
system.cpu1.commit.fp_insts                   6359495                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  7087808                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                6768                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       267366      1.95%      1.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         3228973     23.57%     25.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1043      0.01%     25.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     25.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3211628     23.44%     48.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     48.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             5      0.00%     48.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      3014860     22.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             3      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2184890     15.95%     86.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        681219      4.97%     91.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess      1112353      8.12%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         13702340                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               157735                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    61473426                       # The number of ROB reads
system.cpu1.rob.rob_writes                   43809984                       # The number of ROB writes
system.cpu1.timesIdled                           7630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         733550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    11122442                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   13434981                       # Number of Instructions Simulated
system.cpu1.committedOps                     13434981                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.242711                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.242711                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.308384                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.308384                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                18557555                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11542470                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 10816819                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 6293877                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                7360656                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                457184                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             8402                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.421206                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2353987                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8402                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           280.169841                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.421206                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.994963                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994963                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5596133                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5596133                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2784653                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2784653                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2784653                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2784653                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2784653                       # number of overall hits
system.cpu1.icache.overall_hits::total        2784653                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         9203                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9203                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         9203                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9203                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         9203                       # number of overall misses
system.cpu1.icache.overall_misses::total         9203                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    676302484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    676302484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    676302484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    676302484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    676302484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    676302484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2793856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2793856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2793856                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2793856                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2793856                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2793856                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.003294                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003294                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.003294                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003294                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003294                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003294                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 73487.176356                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73487.176356                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 73487.176356                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73487.176356                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 73487.176356                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73487.176356                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          604                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   100.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          782                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          782                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          782                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          782                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          782                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          782                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         8421                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8421                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         8421                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8421                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         8421                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8421                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    605228978                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    605228978                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    605228978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    605228978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    605228978                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    605228978                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.003014                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003014                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.003014                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003014                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71871.390334                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71871.390334                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71871.390334                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71871.390334                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71871.390334                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71871.390334                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           114128                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          997.296315                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4749778                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           114128                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.617990                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   997.296315                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.973922                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973922                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          877                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12245951                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12245951                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      5229302                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5229302                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       467158                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        467158                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1516                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1516                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1441                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1441                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5696460                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5696460                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5696460                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5696460                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       152387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152387                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       211310                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       211310                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          897                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          897                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          758                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          758                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       363697                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        363697                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       363697                       # number of overall misses
system.cpu1.dcache.overall_misses::total       363697                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  10065899283                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10065899283                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  19047113942                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19047113942                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     24786980                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     24786980                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      5480447                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5480447                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  29113013225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29113013225                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  29113013225                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29113013225                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5381689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5381689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       678468                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       678468                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2199                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2199                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6060157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6060157                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6060157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6060157                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.028316                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028316                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.311452                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.311452                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.371736                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.371736                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.344702                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.344702                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.060014                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060014                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.060014                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060014                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 66054.842493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66054.842493                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 90138.251583                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90138.251583                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 27633.199554                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27633.199554                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7230.141161                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7230.141161                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 80047.438458                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80047.438458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 80047.438458                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80047.438458                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       908294                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20527                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.248746                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.769231                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        75788                       # number of writebacks
system.cpu1.dcache.writebacks::total            75788                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       107947                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107947                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       139419                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       139419                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       247366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       247366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       247366                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       247366                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        44440                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        44440                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        71891                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        71891                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          761                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          761                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          753                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          753                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       116331                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       116331                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       116331                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       116331                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3229723154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3229723154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6371097902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6371097902                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     12424507                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12424507                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      3146553                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3146553                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        53000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   9600821056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9600821056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   9600821056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9600821056                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       525500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       525500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     12776000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     12776000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     13301500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     13301500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.105961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.315375                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.315375                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.342428                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.342428                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.019196                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019196                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.019196                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019196                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 72676.038569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72676.038569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 88621.634168                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88621.634168                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16326.553219                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16326.553219                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4178.689243                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4178.689243                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 82530.203093                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82530.203093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 82530.203093                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82530.203093                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                4178469                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          4101321                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            15268                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1646491                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1310084                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.568245                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  26672                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               649                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5733673                       # DTB read hits
system.cpu2.dtb.read_misses                     54687                       # DTB read misses
system.cpu2.dtb.read_acv                            7                       # DTB read access violations
system.cpu2.dtb.read_accesses                 5338624                       # DTB read accesses
system.cpu2.dtb.write_hits                    1207663                       # DTB write hits
system.cpu2.dtb.write_misses                   321579                       # DTB write misses
system.cpu2.dtb.write_acv                          19                       # DTB write access violations
system.cpu2.dtb.write_accesses                1244717                       # DTB write accesses
system.cpu2.dtb.data_hits                     6941336                       # DTB hits
system.cpu2.dtb.data_misses                    376266                       # DTB misses
system.cpu2.dtb.data_acv                           26                       # DTB access violations
system.cpu2.dtb.data_accesses                 6583341                       # DTB accesses
system.cpu2.itb.fetch_hits                    2723051                       # ITB hits
system.cpu2.itb.fetch_misses                     4660                       # ITB misses
system.cpu2.itb.fetch_acv                          39                       # ITB acv
system.cpu2.itb.fetch_accesses                2727711                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        47002202                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           3866553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      33740256                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    4178469                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1336756                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     40878282                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 485240                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                       221                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                4082                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       375338                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles         1823                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2947402                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                10762                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples          45368954                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.743686                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.166518                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                39776519     87.67%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  171710      0.38%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  492342      1.09%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  917979      2.02%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  234667      0.52%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  274497      0.61%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  156452      0.34%     92.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  178244      0.39%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 3166544      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            45368954                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.088899                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.717844                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2848239                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             38348999                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  2405867                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1524925                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                240924                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved               22790                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 1726                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              26182498                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 4847                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                240924                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3225760                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles               10437958                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      10470632                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  3072087                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             17921593                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              25082202                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 5223                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               4717501                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents              10882375                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                438957                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           19361641                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             32222628                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        21396191                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups         10826080                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             12417322                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 6944319                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           1380302                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          6794                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 10286108                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             5900124                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1730663                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           676997                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          410154                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  22900524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1004010                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 22259827                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             3468                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        9298498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      1949131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        983535                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     45368954                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.490640                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.153095                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           33735337     74.36%     74.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6788899     14.96%     89.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2659354      5.86%     95.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             886909      1.95%     97.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             308060      0.68%     97.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             348261      0.77%     98.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             195831      0.43%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             227462      0.50%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             218841      0.48%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       45368954                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   7350      4.44%      4.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    2      0.00%      4.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    1      0.00%      4.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   1      0.00%      4.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                   15      0.01%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                133678     80.66%     85.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                24676     14.89%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass               59      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7556617     33.95%     33.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3662      0.02%     33.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     33.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3212390     14.43%     48.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                 49      0.00%     48.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                120      0.00%     48.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           3015257     13.55%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                 26      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5814633     26.12%     88.06% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1533341      6.89%     94.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess           1123673      5.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              22259827                       # Type of FU issued
system.cpu2.iq.rate                          0.473591                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     165723                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007445                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          77332465                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         26832433                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     15354740                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads           12725334                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           6372561                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      6362195                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              16062561                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                6362930                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           18831                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      3414878                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         2037                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       963645                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          385                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked        27085                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                240924                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                3402839                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles              1771986                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           24191718                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             6812                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              5900124                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1730663                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            992965                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                346628                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               852461                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          2037                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          7660                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       122904                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              130564                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             22214699                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              5799130                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            45128                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                       287184                       # number of nop insts executed
system.cpu2.iew.exec_refs                     7328672                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1288460                       # Number of branches executed
system.cpu2.iew.exec_stores                   1529542                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.472631                       # Inst execution rate
system.cpu2.iew.wb_sent                      22123039                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     21716935                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 16234855                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 19577577                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.462041                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.829258                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        7887773                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          20475                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           128817                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     44217476                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.336195                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.919488                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     35113702     79.41%     79.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6363670     14.39%     93.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1853277      4.19%     97.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       141874      0.32%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       193148      0.44%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       125777      0.28%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       212640      0.48%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        14568      0.03%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       198820      0.45%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     44217476                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            14865699                       # Number of instructions committed
system.cpu2.commit.committedOps              14865699                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3252264                       # Number of memory references committed
system.cpu2.commit.loads                      2485246                       # Number of loads committed
system.cpu2.commit.membars                       9101                       # Number of memory barriers committed
system.cpu2.commit.branches                    854839                       # Number of branches committed
system.cpu2.commit.fp_insts                   6361204                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  8226820                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               20193                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       273907      1.84%      1.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         3975785     26.74%     28.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3392      0.02%     28.61% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     28.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3211941     21.61%     50.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp            39      0.00%     50.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt           112      0.00%     50.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      3014850     20.28%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv            24      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2494347     16.78%     87.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        767630      5.16%     92.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess      1123672      7.56%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         14865699                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               198820                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                    65337108                       # The number of ROB reads
system.cpu2.rob.rob_writes                   46658636                       # The number of ROB writes
system.cpu2.timesIdled                          18828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                        1633248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                     7665845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   14591851                       # Number of Instructions Simulated
system.cpu2.committedOps                     14591851                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.221127                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.221127                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.310450                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.310450                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                20143843                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12405340                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                 10817981                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 6294728                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                7379249                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                469448                       # number of misc regfile writes
system.cpu2.icache.tags.replacements            21548                       # number of replacements
system.cpu2.icache.tags.tagsinuse          507.059285                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2922582                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            21548                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           135.631242                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   507.059285                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.990350                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.990350                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5916378                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5916378                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2923267                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2923267                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2923267                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2923267                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2923267                       # number of overall hits
system.cpu2.icache.overall_hits::total        2923267                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        24135                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24135                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        24135                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24135                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        24135                       # number of overall misses
system.cpu2.icache.overall_misses::total        24135                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1516285388                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1516285388                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1516285388                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1516285388                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1516285388                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1516285388                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2947402                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2947402                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2947402                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2947402                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2947402                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2947402                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.008189                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008189                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.008189                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008189                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.008189                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008189                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 62825.166273                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62825.166273                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 62825.166273                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62825.166273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 62825.166273                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62825.166273                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1090                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.904762                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         2561                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2561                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         2561                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2561                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         2561                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2561                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        21574                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        21574                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        21574                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        21574                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        21574                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        21574                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1319709782                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1319709782                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1319709782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1319709782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1319709782                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1319709782                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.007320                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007320                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.007320                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007320                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.007320                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007320                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 61171.307222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61171.307222                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 61171.307222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61171.307222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 61171.307222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61171.307222                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           133895                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1000.103461                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6064620                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           133895                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            45.293850                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data  1000.103461                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.976664                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.976664                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          810                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13081166                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13081166                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      5517866                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5517866                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       535516                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        535516                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4346                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4346                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4106                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4106                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      6053382                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6053382                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      6053382                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6053382                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       181746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       181746                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       225760                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       225760                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1509                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1509                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1142                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1142                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       407506                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        407506                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       407506                       # number of overall misses
system.cpu2.dcache.overall_misses::total       407506                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  12224992559                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12224992559                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  19985791180                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19985791180                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     45993229                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     45993229                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      7607423                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7607423                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  32210783739                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32210783739                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  32210783739                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32210783739                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5699612                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5699612                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       761276                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       761276                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5248                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5248                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6460888                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6460888                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6460888                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6460888                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.031887                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.031887                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.296555                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.296555                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.257728                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.257728                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.217607                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.217607                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.063073                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.063073                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.063073                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.063073                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 67264.162947                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67264.162947                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 88526.715007                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88526.715007                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 30479.277005                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30479.277005                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  6661.491243                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6661.491243                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 79043.704237                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79043.704237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 79043.704237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79043.704237                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       983507                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         5252                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            22162                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             58                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    44.378080                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.551724                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        86914                       # number of writebacks
system.cpu2.dcache.writebacks::total            86914                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       121033                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       121033                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       148798                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       148798                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          223                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          223                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       269831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       269831                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       269831                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       269831                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        60713                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        60713                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        76962                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        76962                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1286                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1286                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1136                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1136                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       137675                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       137675                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       137675                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       137675                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   4305664929                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4305664929                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   6651789506                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6651789506                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     27508512                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     27508512                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      4053577                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      4053577                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  10957454435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10957454435                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  10957454435                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10957454435                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     18628000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     18628000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     33592500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     33592500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     52220500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     52220500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010652                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.101096                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.101096                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.219641                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.219641                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.216463                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.216463                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.021309                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.021309                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.021309                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021309                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 70918.335925                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70918.335925                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 86429.530236                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86429.530236                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 21390.755832                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21390.755832                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3568.289613                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3568.289613                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 79589.282259                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79589.282259                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 79589.282259                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79589.282259                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                3950608                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          3888647                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            11881                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1428106                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                1142864                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.026553                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  20796                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               565                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     5506397                       # DTB read hits
system.cpu3.dtb.read_misses                     55357                       # DTB read misses
system.cpu3.dtb.read_acv                           31                       # DTB read access violations
system.cpu3.dtb.read_accesses                 5294181                       # DTB read accesses
system.cpu3.dtb.write_hits                    1208344                       # DTB write hits
system.cpu3.dtb.write_misses                   322588                       # DTB write misses
system.cpu3.dtb.write_acv                          20                       # DTB write access violations
system.cpu3.dtb.write_accesses                1233125                       # DTB write accesses
system.cpu3.dtb.data_hits                     6714741                       # DTB hits
system.cpu3.dtb.data_misses                    377945                       # DTB misses
system.cpu3.dtb.data_acv                           51                       # DTB access violations
system.cpu3.dtb.data_accesses                 6527306                       # DTB accesses
system.cpu3.itb.fetch_hits                    2683554                       # ITB hits
system.cpu3.itb.fetch_misses                     2899                       # ITB misses
system.cpu3.itb.fetch_acv                          37                       # ITB acv
system.cpu3.itb.fetch_accesses                2686453                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        46478166                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           3855025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      32865309                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    3950608                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1163660                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     40412472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 474090                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        13                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                5408                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles       252509                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles         4743                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2880426                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 8920                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          44767240                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.734137                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.161130                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                39407274     88.03%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  169024      0.38%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  347704      0.78%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  908229      2.03%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  233123      0.52%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  264320      0.59%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  156290      0.35%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  165850      0.37%     93.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 3115426      6.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            44767240                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.084999                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.707113                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2810153                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             38016863                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  2171093                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1533537                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                235594                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved               16828                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1478                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              25344023                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 4268                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                235594                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 3188271                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles               10442824                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      10146556                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2845885                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             17908110                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              24257095                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  400                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               4704258                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents              10839779                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                498987                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           18764061                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             31208249                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        20382368                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups         10825452                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             11922468                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 6841593                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           1372177                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          5557                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 10372096                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5664022                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1720473                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           662186                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          374383                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  22115015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             983906                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 21517387                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             3536                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        9171577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      1870636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        968634                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     44767240                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.480650                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.137484                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           33354462     74.51%     74.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6789630     15.17%     89.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2548713      5.69%     95.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             876734      1.96%     97.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             264902      0.59%     97.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             321371      0.72%     98.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176274      0.39%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             205210      0.46%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             229944      0.51%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       44767240                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2691      1.68%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   2      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      1.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                130725     81.42%     83.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                27136     16.90%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass               36      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              7051986     32.77%     32.77% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                2508      0.01%     32.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     32.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3212050     14.93%     47.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     47.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                 32      0.00%     47.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           3015108     14.01%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                 10      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5583339     25.95%     87.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1534273      7.13%     94.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess           1118045      5.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              21517387                       # Type of FU issued
system.cpu3.iq.rate                          0.462957                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     160554                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007462                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          75242503                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         25899648                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     14627132                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads           12723601                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           6372331                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      6361338                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              15315848                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                6362057                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           15050                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      3382938                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1544                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       952653                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        27491                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                235594                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                3401140                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles              1806344                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           23386704                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             5189                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5664022                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1720473                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            975760                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                346756                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               886758                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1544                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          5752                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       119307                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              125059                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             21480967                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5572872                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            36420                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                       287783                       # number of nop insts executed
system.cpu3.iew.exec_refs                     7104294                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1096313                       # Number of branches executed
system.cpu3.iew.exec_stores                   1531422                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.462173                       # Inst execution rate
system.cpu3.iew.wb_sent                      21393092                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     20988470                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 15706060                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 18935410                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.451577                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.829454                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        7744309                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          15272                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           123948                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     43636261                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.325203                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.887064                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     34702415     79.53%     79.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6395732     14.66%     94.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1699864      3.90%     98.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       186057      0.43%     98.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       182938      0.42%     98.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        72582      0.17%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       209392      0.48%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        12263      0.03%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       175018      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     43636261                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            14190630                       # Number of instructions committed
system.cpu3.commit.committedOps              14190630                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3048904                       # Number of memory references committed
system.cpu3.commit.loads                      2281084                       # Number of loads committed
system.cpu3.commit.membars                       6739                       # Number of memory barriers committed
system.cpu3.commit.branches                    669991                       # Number of branches committed
system.cpu3.commit.fp_insts                   6360249                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7558117                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               14856                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       275477      1.94%      1.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         3512483     24.75%     26.69% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           2345      0.02%     26.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     26.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3211584     22.63%     49.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     49.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt            28      0.00%     49.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      3014669     21.24%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv            10      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.59% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2287823     16.12%     86.71% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        768166      5.41%     92.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess      1118045      7.88%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         14190630                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               175018                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                    63961120                       # The number of ROB reads
system.cpu3.rob.rob_writes                   45001079                       # The number of ROB writes
system.cpu3.timesIdled                          19420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                        1710926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                     8207236                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   13915189                       # Number of Instructions Simulated
system.cpu3.committedOps                     13915189                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.340103                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.340103                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.299392                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.299392                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                19238933                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11862556                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                 10816857                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 6294029                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                7373573                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                464805                       # number of misc regfile writes
system.cpu3.icache.tags.replacements            22031                       # number of replacements
system.cpu3.icache.tags.tagsinuse          504.265820                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2855704                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22031                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           129.622078                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   504.265820                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.984894                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.984894                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5782911                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5782911                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2856091                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2856091                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2856091                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2856091                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2856091                       # number of overall hits
system.cpu3.icache.overall_hits::total        2856091                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        24335                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24335                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        24335                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24335                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        24335                       # number of overall misses
system.cpu3.icache.overall_misses::total        24335                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1566388784                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1566388784                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1566388784                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1566388784                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1566388784                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1566388784                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2880426                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2880426                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2880426                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2880426                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2880426                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2880426                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.008448                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008448                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.008448                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008448                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008448                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008448                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 64367.733059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64367.733059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 64367.733059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64367.733059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 64367.733059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64367.733059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1668                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   119.142857                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         2276                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2276                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         2276                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2276                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         2276                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2276                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        22059                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22059                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        22059                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22059                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        22059                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22059                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1375425376                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1375425376                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1375425376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1375425376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1375425376                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1375425376                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.007658                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007658                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.007658                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007658                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.007658                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007658                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 62352.118228                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62352.118228                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 62352.118228                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62352.118228                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 62352.118228                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62352.118228                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           133946                       # number of replacements
system.cpu3.dcache.tags.tagsinuse         1007.180267                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5833200                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           133946                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.548893                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data  1007.180267                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.983574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          751                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12638327                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12638327                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      5306362                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5306362                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       508737                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        508737                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         3441                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3441                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3249                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3249                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      5815099                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5815099                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      5815099                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5815099                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       172456                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       172456                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       254258                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       254258                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1356                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1356                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          942                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          942                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       426714                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        426714                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       426714                       # number of overall misses
system.cpu3.dcache.overall_misses::total       426714                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  11483835609                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11483835609                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  21897021639                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21897021639                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     42637725                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42637725                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      6711444                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6711444                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        99000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        99000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  33380857248                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  33380857248                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  33380857248                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  33380857248                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5478818                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5478818                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       762995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       762995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         4797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         4191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      6241813                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6241813                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      6241813                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6241813                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.031477                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031477                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.333237                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.333237                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.282677                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.282677                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.224767                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.224767                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.068364                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.068364                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.068364                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.068364                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 66589.945314                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66589.945314                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 86121.269101                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86121.269101                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 31443.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31443.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  7124.675159                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7124.675159                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 78227.705789                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78227.705789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 78227.705789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78227.705789                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1065413                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3742                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25977                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             37                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    41.013704                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   101.135135                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        88305                       # number of writebacks
system.cpu3.dcache.writebacks::total            88305                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       114659                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       114659                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       175108                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       175108                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          336                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          336                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       289767                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       289767                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       289767                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       289767                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        57797                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        57797                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        79150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        79150                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         1020                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1020                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          937                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          937                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       136947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       136947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       136947                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       136947                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   4164967054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4164967054                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   6838449015                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6838449015                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     21486511                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     21486511                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      3793056                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3793056                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  11003416069                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  11003416069                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  11003416069                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  11003416069                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      7356000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      7356000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     38775500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     38775500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     46131500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     46131500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010549                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010549                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.103736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.103736                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.212633                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.212633                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.223574                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.223574                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.021940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.021940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.021940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.021940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 72061.993771                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72061.993771                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 86398.597789                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86398.597789                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 21065.206863                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21065.206863                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  4048.085379                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4048.085379                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 80347.989142                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80347.989142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 80347.989142                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80347.989142                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     129                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    115383                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2045     45.49%     45.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.22%     45.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     28      0.62%     46.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     15      0.33%     46.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2397     53.33%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4495                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2043     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.24%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      28      0.68%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      15      0.36%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2029     49.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4125                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             25877711500     94.65%     94.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8259000      0.03%     94.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               24718000      0.09%     94.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               13451500      0.05%     94.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1416176000      5.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         27340316000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999022                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.846475                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.917686                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.88%     11.76% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     11.76%     23.53% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      5.88%     29.41% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.88%     35.29% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.88%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.88%     47.06% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.88%     52.94% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     17.65%     70.59% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     23.53%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    17                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   19      0.40%      0.40% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   86      1.83%      2.23% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.06%      2.29% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4081     86.70%     89.00% # number of callpals executed
system.cpu0.kern.callpal::rdps                     61      1.30%     90.29% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     90.31% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     90.33% # number of callpals executed
system.cpu0.kern.callpal::rti                     361      7.67%     98.00% # number of callpals executed
system.cpu0.kern.callpal::callsys                  72      1.53%     99.53% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.06%     99.60% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 19      0.40%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4707                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              447                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                329                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                329                      
system.cpu0.kern.mode_good::user                  329                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.736018                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.847938                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        5666081500     20.72%     20.72% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         21674234500     79.28%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      86                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    112134                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     659     41.68%     41.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     28      1.77%     43.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     19      1.20%     44.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    875     55.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1581                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      659     48.96%     48.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      28      2.08%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      19      1.41%     52.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     640     47.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1346                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             26973650000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               24086000      0.09%     98.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15898500      0.06%     98.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              330463500      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         27344098000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.731429                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.851360                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    8      0.45%      0.45% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   83      4.70%      5.16% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.28%      5.44% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1247     70.65%     76.09% # number of callpals executed
system.cpu1.kern.callpal::rdps                     61      3.46%     79.55% # number of callpals executed
system.cpu1.kern.callpal::rti                     287     16.26%     95.81% # number of callpals executed
system.cpu1.kern.callpal::callsys                  41      2.32%     98.13% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.11%     98.24% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 31      1.76%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1765                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              330                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                261                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 40                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                275                      
system.cpu1.kern.mode_good::user                  261                      
system.cpu1.kern.mode_good::idle                   14                      
system.cpu1.kern.mode_switch_good::kernel     0.833333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.350000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.871632                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1228618000      3.81%      3.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         20486114000     63.55%     67.36% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         10520953000     32.64%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      83                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    115245                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1848     41.62%     41.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.41%     42.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     28      0.63%     42.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     17      0.38%     43.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2529     56.96%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4440                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1848     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.48%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      28      0.75%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      17      0.45%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1833     48.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3744                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             26411761500     96.63%     96.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               13292500      0.05%     96.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               23854500      0.09%     96.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               17155000      0.06%     96.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              867960000      3.18%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         27334023500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.724792                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.843243                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.63%      2.63% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.63%      5.26% # number of syscalls executed
system.cpu2.kern.syscall::4                        25     65.79%     71.05% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.63%     73.68% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     10.53%     84.21% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      5.26%     89.47% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     10.53%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    38                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   27      0.55%      0.55% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   62      1.27%      1.83% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.02%      1.85% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 4084     83.95%     85.80% # number of callpals executed
system.cpu2.kern.callpal::rdps                     89      1.83%     87.63% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     87.65% # number of callpals executed
system.cpu2.kern.callpal::rti                     294      6.04%     93.69% # number of callpals executed
system.cpu2.kern.callpal::callsys                  76      1.56%     95.25% # number of callpals executed
system.cpu2.kern.callpal::rdunique                231      4.75%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4865                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              356                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                254                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                254                      
system.cpu2.kern.mode_good::user                  254                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.713483                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.832787                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        5992501000     22.02%     22.02% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         21215585000     77.98%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      62                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      68                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    113518                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1193     42.53%     42.53% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     28      1.00%     43.53% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     28      1.00%     44.53% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1556     55.47%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2805                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1192     49.20%     49.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      28      1.16%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      28      1.16%     51.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1175     48.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2423                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             26630382000     97.39%     97.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               24790500      0.09%     97.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               25377000      0.09%     97.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              662151500      2.42%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         27342701000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999162                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.755141                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.863815                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      5.00%      5.00% # number of syscalls executed
system.cpu3.kern.syscall::4                         2     10.00%     15.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      5.00%     20.00% # number of syscalls executed
system.cpu3.kern.syscall::17                        6     30.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1      5.00%     55.00% # number of syscalls executed
system.cpu3.kern.syscall::54                        1      5.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1      5.00%     65.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     20.00%     85.00% # number of syscalls executed
system.cpu3.kern.syscall::144                       1      5.00%     90.00% # number of syscalls executed
system.cpu3.kern.syscall::256                       1      5.00%     95.00% # number of syscalls executed
system.cpu3.kern.syscall::257                       1      5.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    20                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   20      0.64%      0.64% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  130      4.15%      4.79% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.16%      4.95% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2378     75.90%     80.85% # number of callpals executed
system.cpu3.kern.callpal::rdps                    112      3.57%     84.42% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.03%     84.46% # number of callpals executed
system.cpu3.kern.callpal::rti                     375     11.97%     96.43% # number of callpals executed
system.cpu3.kern.callpal::callsys                  63      2.01%     98.44% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.06%     98.50% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 46      1.47%     99.97% # number of callpals executed
system.cpu3.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3133                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              505                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                346                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                346                      
system.cpu3.kern.mode_good::user                  346                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.685149                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.813161                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        6232834500     22.91%     22.91% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         20970847500     77.09%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     130                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001051                       # Number of seconds simulated
sim_ticks                                  1050747000                       # Number of ticks simulated
final_tick                               2513825912000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               43647584                       # Simulator instruction rate (inst/s)
host_op_rate                                 43647448                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              239053389                       # Simulator tick rate (ticks/s)
host_mem_usage                                 476396                       # Number of bytes of host memory used
host_seconds                                     4.40                       # Real time elapsed on the host
sim_insts                                   191849564                       # Number of instructions simulated
sim_ops                                     191849564                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         213632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         255360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         119232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         137024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         387008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         742976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1861824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       213632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       119232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       387008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        724032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       699840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          699840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            3338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            3990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            6047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           11609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10935                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10935                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         203314404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         243027104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         113473557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         130406273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         368317016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         707093144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           3959088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           2314544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1771905130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    203314404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    113473557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    368317016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      3959088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        689064066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       666040446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            666040446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       666040446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        203314404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        243027104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        113473557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        130406273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        368317016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        707093144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          3959088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          2314544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2437945576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       29090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10935                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29090                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10935                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1844352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  695616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1861760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               699840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    68                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           74                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              393                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1050713000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29090                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10935                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.719013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.369738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.367407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4480     43.86%     43.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2706     26.49%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          975      9.55%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          439      4.30%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          297      2.91%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      1.95%     89.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          147      1.44%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          116      1.14%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          855      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.659763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.783919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.947152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             19      2.81%      2.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           373     55.18%     57.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           106     15.68%     73.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            57      8.43%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      5.33%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      2.81%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      2.37%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      1.78%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      1.92%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.89%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.44%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.89%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.59%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.15%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.44%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.078402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.073078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.436899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              651     96.30%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.74%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      2.22%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.44%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           676                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    600515250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1140852750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  144090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20838.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39588.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1755.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       662.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1771.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    666.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21056                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8416                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26251.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE         252750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        35100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      1015798500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5779740960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7274519280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3153628500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3969231750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19107769200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            22500480600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3189365280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3153764160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        164190630240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        164190630240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        177644462355                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        182404692810                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1352464894500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1348289253750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1725530491035                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1731782572590                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.417056                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           688.904138                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               20697                       # Transaction distribution
system.membus.trans_dist::ReadResp              20698                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10935                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              190                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            115                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             305                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9392                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9392                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         6677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         6677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        11629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        11635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         3727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         3727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         5521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         5529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        12095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        12095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        30606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        30616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total          113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       213632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       440192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       440216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       119232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       119232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       196352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       196384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port       387008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total       387008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1197760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1197800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         4160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total         4160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total         3344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2561776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1230                       # Total snoops (count)
system.membus.snoop_fanout::samples             41329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                   41329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total               41329                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           134492998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              12.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           31415225                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           42868971                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy           17576694                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy           21896213                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              2.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy           56964476                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy          108851973                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.4                       # Layer utilization (%)
system.membus.respLayer8.occupancy             612250                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy             400494                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                  45270                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            34555                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2931                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               33183                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  19297                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            58.153271                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   3741                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               112                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       52195                       # DTB read hits
system.cpu0.dtb.read_misses                       328                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   13997                       # DTB read accesses
system.cpu0.dtb.write_hits                      33575                       # DTB write hits
system.cpu0.dtb.write_misses                       42                       # DTB write misses
system.cpu0.dtb.write_acv                          21                       # DTB write access violations
system.cpu0.dtb.write_accesses                   7446                       # DTB write accesses
system.cpu0.dtb.data_hits                       85770                       # DTB hits
system.cpu0.dtb.data_misses                       370                       # DTB misses
system.cpu0.dtb.data_acv                           21                       # DTB access violations
system.cpu0.dtb.data_accesses                   21443                       # DTB accesses
system.cpu0.itb.fetch_hits                      13278                       # ITB hits
system.cpu0.itb.fetch_misses                      589                       # ITB misses
system.cpu0.itb.fetch_acv                           6                       # ITB acv
system.cpu0.itb.fetch_accesses                  13867                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                          587560                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            131147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        277127                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      45270                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             23038                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       204959                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   7882                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        34967                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           62                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                    38647                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2227                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            375192                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.738627                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.051394                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  322042     85.83%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    4334      1.16%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6237      1.66%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    4262      1.14%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   10247      2.73%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    3160      0.84%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    3386      0.90%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1763      0.47%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   19761      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              375192                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.077047                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.471657                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  100985                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               225635                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    39440                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 5587                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3545                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                3208                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  405                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                252253                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1149                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  3545                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  104455                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  59645                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        112838                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    41360                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                53349                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                243057                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  309                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  3485                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  5984                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 40337                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             164496                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               309688                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          309460                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups              205                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               124323                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   40175                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              5317                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           893                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    38987                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               48935                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              35905                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             6438                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5336                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    223467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               6473                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   217894                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              272                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          46343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        24855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          4136                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       375192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580753                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.323550                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             289388     77.13%     77.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              31848      8.49%     85.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              17587      4.69%     90.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              13645      3.64%     93.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              12040      3.21%     97.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               5138      1.37%     98.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               3488      0.93%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1305      0.35%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                753      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         375192                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    441      6.55%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  3839     57.03%     63.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2452     36.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               125669     57.67%     57.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 203      0.09%     57.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     57.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 33      0.02%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               54442     24.99%     82.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              34281     15.73%     98.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess              3266      1.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                217894                       # Type of FU issued
system.cpu0.iq.rate                          0.370846                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       6732                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.030896                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            817332                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           276206                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       204749                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                653                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes               345                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses          288                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                224277                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                    349                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            2690                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        11060                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         4494                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         8507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3545                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  10910                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                41850                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             234275                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              999                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                48935                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               35905                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              4994                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   113                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                41699                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           275                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1174                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2176                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3350                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               215098                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                52658                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2797                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                         4335                       # number of nop insts executed
system.cpu0.iew.exec_refs                       86335                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   28745                       # Number of branches executed
system.cpu0.iew.exec_stores                     33677                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.366087                       # Inst execution rate
system.cpu0.iew.wb_sent                        206018                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       205037                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    98426                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   126866                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.348964                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.775826                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          50044                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           2337                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             3125                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       366420                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.500620                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.515109                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       304706     83.16%     83.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        28113      7.67%     90.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         9572      2.61%     93.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         4493      1.23%     94.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         5069      1.38%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2322      0.63%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2435      0.66%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1475      0.40%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         8235      2.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       366420                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              183437                       # Number of instructions committed
system.cpu0.commit.committedOps                183437                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         69286                       # Number of memory references committed
system.cpu0.commit.loads                        37875                       # Number of loads committed
system.cpu0.commit.membars                        986                       # Number of memory barriers committed
system.cpu0.commit.branches                     24573                       # Number of branches committed
system.cpu0.commit.fp_insts                       261                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   177179                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2373                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         3008      1.64%      1.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          106385     58.00%     59.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            194      0.11%     59.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     59.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            30      0.02%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          38861     21.18%     80.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         31693     17.28%     98.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess         3266      1.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           183437                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 8235                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                      589064                       # The number of ROB reads
system.cpu0.rob.rob_writes                     475780                       # The number of ROB writes
system.cpu0.timesIdled                           2733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         212368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     1230763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                     180429                       # Number of Instructions Simulated
system.cpu0.committedOps                       180429                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.256461                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.256461                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.307082                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.307082                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  282815                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 143563                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      162                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     102                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  12279                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2917                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             3337                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.927557                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              50540                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3849                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            13.130683                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.927557                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            80634                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           80634                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        34758                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          34758                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        34758                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           34758                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        34758                       # number of overall hits
system.cpu0.icache.overall_hits::total          34758                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3889                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3889                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3889                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3889                       # number of overall misses
system.cpu0.icache.overall_misses::total         3889                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    224164465                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    224164465                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    224164465                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    224164465                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    224164465                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    224164465                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        38647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        38647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        38647                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        38647                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        38647                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        38647                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.100629                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.100629                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.100629                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.100629                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.100629                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.100629                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57640.644124                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57640.644124                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57640.644124                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57640.644124                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57640.644124                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57640.644124                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          550                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          550                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          550                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          550                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          550                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          550                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         3339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3339                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         3339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         3339                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3339                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    187956275                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    187956275                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    187956275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    187956275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    187956275                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    187956275                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.086397                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.086397                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.086397                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.086397                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.086397                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.086397                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56291.187481                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56291.187481                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56291.187481                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56291.187481                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56291.187481                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56291.187481                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             4535                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          866.373812                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              75785                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5265                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.394112                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   866.373812                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.846068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.846068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          730                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          721                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           151758                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          151758                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        32212                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32212                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        16211                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         16211                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          546                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          546                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          613                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          613                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        48423                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           48423                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        48423                       # number of overall hits
system.cpu0.dcache.overall_hits::total          48423                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         9268                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9268                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        14541                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14541                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          150                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           23                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        23809                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23809                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        23809                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23809                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    484927722                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    484927722                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    980251671                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    980251671                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      9086500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9086500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       141496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       141496                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1465179393                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1465179393                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1465179393                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1465179393                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        41480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        30752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        30752                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          636                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          636                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        72232                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        72232                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        72232                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        72232                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.223433                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.223433                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.472847                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.472847                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.215517                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.215517                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.036164                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036164                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.329618                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.329618                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.329618                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.329618                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 52322.801252                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52322.801252                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 67412.947596                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67412.947596                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 60576.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 60576.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         6152                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         6152                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 61538.888362                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61538.888362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 61538.888362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61538.888362                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        65500                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2402                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.268943                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2888                       # number of writebacks
system.cpu0.dcache.writebacks::total             2888                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         6728                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6728                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        12472                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12472                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           52                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        19200                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19200                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        19200                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19200                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2540                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2540                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         2069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2069                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           98                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4609                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4609                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4609                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    142614010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    142614010                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    138563710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    138563710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      5794250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5794250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        64504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        64504                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    281177720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    281177720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    281177720                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    281177720                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data       603500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       603500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data       603500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       603500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.061234                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.061234                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.067280                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067280                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.140805                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.140805                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.036164                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036164                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.063808                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.063808                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.063808                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.063808                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 56147.248031                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56147.248031                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 66971.343644                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66971.343644                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        59125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        59125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  2804.521739                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2804.521739                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 61006.231287                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61006.231287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 61006.231287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61006.231287                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  41505                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            35162                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1297                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               23175                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  16883                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.850054                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2230                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               101                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       34220                       # DTB read hits
system.cpu1.dtb.read_misses                       886                       # DTB read misses
system.cpu1.dtb.read_acv                           23                       # DTB read access violations
system.cpu1.dtb.read_accesses                    2979                       # DTB read accesses
system.cpu1.dtb.write_hits                      15918                       # DTB write hits
system.cpu1.dtb.write_misses                      200                       # DTB write misses
system.cpu1.dtb.write_acv                          18                       # DTB write access violations
system.cpu1.dtb.write_accesses                   1273                       # DTB write accesses
system.cpu1.dtb.data_hits                       50138                       # DTB hits
system.cpu1.dtb.data_misses                      1086                       # DTB misses
system.cpu1.dtb.data_acv                           41                       # DTB access violations
system.cpu1.dtb.data_accesses                    4252                       # DTB accesses
system.cpu1.itb.fetch_hits                       6737                       # ITB hits
system.cpu1.itb.fetch_misses                      488                       # ITB misses
system.cpu1.itb.fetch_acv                           4                       # ITB acv
system.cpu1.itb.fetch_accesses                   7225                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          434257                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             89656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        219415                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      41505                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             19113                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       183054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5542                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        21984                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles           67                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    28809                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  946                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            297680                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.737083                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.042885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  255525     85.84%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2462      0.83%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    7178      2.41%     89.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2191      0.74%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    7610      2.56%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1565      0.53%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    5118      1.72%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1197      0.40%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   14834      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              297680                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.095577                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.505265                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   68104                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               192303                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    30304                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 4333                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2636                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                1806                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  139                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                184094                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  405                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2636                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   70914                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  29020                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        132845                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    31819                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                30446                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                173677                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    7                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   833                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   711                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 19483                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             118076                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               206463                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          206204                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              183                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps                99000                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   19076                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              9858                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           778                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    34489                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               32110                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              17142                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             5472                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1991                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    157632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               6361                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   157746                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              207                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          25859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        12881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          4346                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       297680                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.529918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.202533                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             232365     78.06%     78.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              23417      7.87%     85.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              13946      4.68%     90.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              13056      4.39%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              10513      3.53%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               2291      0.77%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1298      0.44%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                378      0.13%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                416      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         297680                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     57      1.08%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      1.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  3456     65.44%     66.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1768     33.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                97389     61.74%     61.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  97      0.06%     61.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 24      0.02%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  3      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               37270     23.63%     85.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              16460     10.43%     95.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              6497      4.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                157746                       # Type of FU issued
system.cpu1.iq.rate                          0.363255                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       5281                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.033478                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            617935                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           189676                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       147989                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                725                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               361                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          315                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                162634                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    387                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             539                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         6394                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         1883                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         6030                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2636                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   7423                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                17212                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             167989                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              804                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                32110                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               17142                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              5155                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   136                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                17042                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           187                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           688                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         1441                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2129                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               156202                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                35680                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1544                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         3996                       # number of nop insts executed
system.cpu1.iew.exec_refs                       51997                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   22453                       # Number of branches executed
system.cpu1.iew.exec_stores                     16317                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.359699                       # Inst execution rate
system.cpu1.iew.wb_sent                        150006                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       148304                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    66876                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    83212                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.341512                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.803682                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          26980                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2015                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1978                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       292519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.478711                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.463629                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       240977     82.38%     82.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        25172      8.61%     90.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        11062      3.78%     94.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2697      0.92%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2088      0.71%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1497      0.51%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1240      0.42%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          920      0.31%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         6866      2.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       292519                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              140032                       # Number of instructions committed
system.cpu1.commit.committedOps                140032                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         40975                       # Number of memory references committed
system.cpu1.commit.loads                        25716                       # Number of loads committed
system.cpu1.commit.membars                       1068                       # Number of memory barriers committed
system.cpu1.commit.branches                     20127                       # Number of branches committed
system.cpu1.commit.fp_insts                       295                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   134292                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1398                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         2775      1.98%      1.98% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           88588     63.26%     65.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             91      0.06%     65.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     65.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            24      0.02%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             3      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          26784     19.13%     84.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         15270     10.90%     95.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         6497      4.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           140032                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 6866                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                      446006                       # The number of ROB reads
system.cpu1.rob.rob_writes                     339253                       # The number of ROB writes
system.cpu1.timesIdled                           1503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         136577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     1540227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     137263                       # Number of Instructions Simulated
system.cpu1.committedOps                       137263                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.163686                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.163686                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.316087                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.316087                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  195730                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 107424                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      174                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     155                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  15827                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  4415                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             1859                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.907022                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             461380                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2371                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           194.592999                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   510.907022                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.997865                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997865                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            59482                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           59482                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        26727                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          26727                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        26727                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           26727                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        26727                       # number of overall hits
system.cpu1.icache.overall_hits::total          26727                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2082                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2082                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2082                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2082                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2082                       # number of overall misses
system.cpu1.icache.overall_misses::total         2082                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    131717432                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    131717432                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    131717432                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    131717432                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    131717432                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    131717432                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        28809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        28809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        28809                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        28809                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        28809                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        28809                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.072269                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.072269                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.072269                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.072269                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.072269                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.072269                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 63264.856868                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63264.856868                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 63264.856868                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63264.856868                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 63264.856868                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63264.856868                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          218                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          218                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1864                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1864                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1864                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1864                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1864                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1864                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    114120806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    114120806                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    114120806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    114120806                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    114120806                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    114120806                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.064702                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064702                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.064702                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064702                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.064702                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064702                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61223.608369                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61223.608369                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61223.608369                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61223.608369                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61223.608369                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61223.608369                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             2161                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          923.317022                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             681097                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3049                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           223.383732                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   923.317022                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.901677                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901677                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          848                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            90367                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           90367                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        22165                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22165                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         9297                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9297                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          499                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          499                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          459                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        31462                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           31462                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        31462                       # number of overall hits
system.cpu1.dcache.overall_hits::total          31462                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6079                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6079                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         5399                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5399                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           80                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        11478                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11478                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        11478                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11478                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    344410978                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    344410978                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    334911607                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    334911607                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      4710499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4710499                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       185495                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       185495                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    679322585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    679322585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    679322585                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    679322585                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        28244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        28244                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        14696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        14696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        42940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        42940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42940                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.215232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.215232                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.367379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.367379                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.138169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.138169                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.061350                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061350                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.267303                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.267303                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.267303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.267303                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 56655.860832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56655.860832                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 62032.155399                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62032.155399                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 58881.237500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 58881.237500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  6183.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6183.166667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 59184.752135                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59184.752135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 59184.752135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59184.752135                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        31611                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1176                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    26.880102                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          131                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          927                       # number of writebacks
system.cpu1.dcache.writebacks::total              927                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         4482                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4482                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4637                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4637                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         9119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         9119                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9119                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1597                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          762                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          762                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2359                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     94573270                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     94573270                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     46646232                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46646232                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1815501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1815501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        86505                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        86505                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    141219502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    141219502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    141219502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    141219502                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data       804500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       804500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data       804500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       804500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.056543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.051851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.077720                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.077720                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.061350                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.061350                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.054937                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054937                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.054937                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054937                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59219.329994                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59219.329994                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61215.527559                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61215.527559                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 40344.466667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40344.466667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  2883.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2883.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 59864.138194                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59864.138194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 59864.138194                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59864.138194                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 114296                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            92981                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             5995                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               78394                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  54902                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            70.033421                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   7253                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               156                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      112597                       # DTB read hits
system.cpu2.dtb.read_misses                      1410                       # DTB read misses
system.cpu2.dtb.read_acv                            1                       # DTB read access violations
system.cpu2.dtb.read_accesses                   44943                       # DTB read accesses
system.cpu2.dtb.write_hits                      93396                       # DTB write hits
system.cpu2.dtb.write_misses                      939                       # DTB write misses
system.cpu2.dtb.write_acv                           9                       # DTB write access violations
system.cpu2.dtb.write_accesses                  18377                       # DTB write accesses
system.cpu2.dtb.data_hits                      205993                       # DTB hits
system.cpu2.dtb.data_misses                      2349                       # DTB misses
system.cpu2.dtb.data_acv                           10                       # DTB access violations
system.cpu2.dtb.data_accesses                   63320                       # DTB accesses
system.cpu2.itb.fetch_hits                      36173                       # ITB hits
system.cpu2.itb.fetch_misses                      758                       # ITB misses
system.cpu2.itb.fetch_acv                           5                       # ITB acv
system.cpu2.itb.fetch_accesses                  36931                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         1317721                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            277360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        710068                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     114296                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             62155                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       637513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  16462                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 347                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles        37686                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    93120                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 3994                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            961189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.738739                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.031844                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  822682     85.59%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    9814      1.02%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   17864      1.86%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   11925      1.24%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   29438      3.06%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6450      0.67%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    9761      1.02%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    5857      0.61%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   47398      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              961189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.086738                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.538861                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  196784                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               648238                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    84022                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                24514                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  7631                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                6652                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  612                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                632007                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1835                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  7631                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  208142                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 286081                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        226626                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    96264                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               136445                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                608172                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  405                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 22402                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  4466                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 91750                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             400890                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               805684                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          802783                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups             2572                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps               296877                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  104005                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             15032                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          1833                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   152606                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              113408                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              98937                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            21894                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           13069                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    563678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              12112                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   532944                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              849                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         122443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        78391                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          7443                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       961189                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.554463                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.274261                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             741649     77.16%     77.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              88695      9.23%     86.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              43880      4.57%     90.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              35843      3.73%     94.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              25230      2.62%     97.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              12974      1.35%     98.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               8622      0.90%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2930      0.30%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1366      0.14%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         961189                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    833      4.98%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  8498     50.77%     55.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 7407     44.25%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass              455      0.09%      0.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               307084     57.62%     57.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 549      0.10%     57.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     57.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1174      0.22%     58.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     58.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     58.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     58.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                227      0.04%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     58.07% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              119216     22.37%     80.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              95209     17.86%     98.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess              9030      1.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                532944                       # Type of FU issued
system.cpu2.iq.rate                          0.404444                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      16738                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031407                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2036779                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           694786                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       504345                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads               7884                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes              3927                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         3770                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                545117                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   4110                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            4618                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        28905                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          501                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         9773                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked        13024                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  7631                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 102222                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               165346                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             587021                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2109                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               113408                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               98937                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              9143                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1243                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               163412                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           501                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2911                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         4332                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                7243                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               526608                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               114495                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             6335                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        11231                       # number of nop insts executed
system.cpu2.iew.exec_refs                      209012                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   70680                       # Number of branches executed
system.cpu2.iew.exec_stores                     94517                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.399635                       # Inst execution rate
system.cpu2.iew.wb_sent                        512122                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       508115                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   250488                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   343182                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.385601                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.729898                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         124794                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           4669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             6610                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       940186                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.486139                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.412498                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       772283     82.14%     82.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        76892      8.18%     90.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        29182      3.10%     93.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        14503      1.54%     94.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        17039      1.81%     96.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         5572      0.59%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         5887      0.63%     98.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         3666      0.39%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        15162      1.61%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       940186                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              457061                       # Number of instructions committed
system.cpu2.commit.committedOps                457061                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        173667                       # Number of memory references committed
system.cpu2.commit.loads                        84503                       # Number of loads committed
system.cpu2.commit.membars                       2531                       # Number of memory barriers committed
system.cpu2.commit.branches                     59122                       # Number of branches committed
system.cpu2.commit.fp_insts                      3618                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   439284                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                4358                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         9736      2.13%      2.13% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          260103     56.91%     59.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            528      0.12%     59.15% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     59.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1172      0.26%     59.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     59.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     59.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     59.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv           227      0.05%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          87034     19.04%     78.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         89231     19.52%     98.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess         9030      1.98%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           457061                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                15162                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                     1498607                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1184923                       # The number of ROB writes
system.cpu2.timesIdled                           4863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         356532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      928175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     447779                       # Number of Instructions Simulated
system.cpu2.committedOps                       447779                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.942793                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.942793                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.339813                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.339813                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  715864                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 341382                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     2516                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    2353                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                  17563                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  7507                       # number of misc regfile writes
system.cpu2.icache.tags.replacements             6046                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.974703                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              91449                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6558                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.944648                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.974703                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999951                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           192288                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          192288                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        86018                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          86018                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        86018                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           86018                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        86018                       # number of overall hits
system.cpu2.icache.overall_hits::total          86018                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         7102                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7102                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         7102                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7102                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         7102                       # number of overall misses
system.cpu2.icache.overall_misses::total         7102                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    384677222                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    384677222                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    384677222                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    384677222                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    384677222                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    384677222                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        93120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        93120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        93120                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        93120                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        93120                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        93120                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.076267                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.076267                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.076267                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.076267                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.076267                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.076267                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 54164.632779                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54164.632779                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 54164.632779                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54164.632779                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 54164.632779                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54164.632779                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1455                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   111.923077                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1054                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1054                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1054                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1054                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1054                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1054                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         6048                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6048                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         6048                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6048                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         6048                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6048                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    320242523                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    320242523                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    320242523                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    320242523                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    320242523                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    320242523                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.064948                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.064948                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.064948                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.064948                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.064948                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.064948                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 52950.152612                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52950.152612                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 52950.152612                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52950.152612                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 52950.152612                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52950.152612                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            11359                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          895.492224                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             134610                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12383                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.870548                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   895.492224                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.874504                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.874504                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          872                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           385853                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          385853                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        80124                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          80124                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        36231                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         36231                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1255                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1255                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         1232                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       116355                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          116355                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       116355                       # number of overall hits
system.cpu2.dcache.overall_hits::total         116355                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        16419                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16419                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        51538                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51538                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          195                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           57                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        67957                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67957                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        67957                       # number of overall misses
system.cpu2.dcache.overall_misses::total        67957                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    988647497                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    988647497                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3354689949                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3354689949                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     10711500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     10711500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       340492                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       340492                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   4343337446                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4343337446                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   4343337446                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4343337446                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        96543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        96543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        87769                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        87769                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       184312                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       184312                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       184312                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       184312                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.170069                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170069                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.587200                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.587200                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.134483                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.134483                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.044220                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044220                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.368706                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.368706                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.368706                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.368706                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 60213.624277                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 60213.624277                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 65091.581920                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65091.581920                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 54930.769231                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 54930.769231                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5973.543860                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5973.543860                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 63913.025089                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 63913.025089                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 63913.025089                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 63913.025089                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       197688                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1467                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             7273                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    27.181081                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   112.846154                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7106                       # number of writebacks
system.cpu2.dcache.writebacks::total             7106                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        11451                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11451                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        44795                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        44795                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           99                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        56246                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        56246                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        56246                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        56246                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         4968                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4968                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         6743                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6743                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           96                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        11711                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        11711                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        11711                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        11711                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    303293753                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    303293753                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    460570930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    460570930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      4543750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      4543750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       150508                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       150508                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    763864683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    763864683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    763864683                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    763864683                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data      1006000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1006000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data      1006000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1006000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.051459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.051459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.076827                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.076827                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.066207                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.066207                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.044220                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.044220                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.063539                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063539                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.063539                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063539                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 61049.467190                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 61049.467190                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 68303.563696                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68303.563696                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 47330.729167                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47330.729167                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2640.491228                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2640.491228                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 65226.255913                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65226.255913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 65226.255913                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65226.255913                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                    847                       # Number of BP lookups
system.cpu3.branchPred.condPredicted              637                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect               56                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                 672                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                    288                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            42.857143                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                     78                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                         654                       # DTB read hits
system.cpu3.dtb.read_misses                         2                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       2                       # DTB read accesses
system.cpu3.dtb.write_hits                        356                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                        1010                       # DTB hits
system.cpu3.dtb.data_misses                         2                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       2                       # DTB accesses
system.cpu3.itb.fetch_hits                         84                       # ITB hits
system.cpu3.itb.fetch_misses                       31                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                    115                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                           15961                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                          4360                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                        847                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches               366                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         2121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    188                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         2905                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles           46                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                      628                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              8908                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.489448                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.721094                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    8096     90.88%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                      66      0.74%     91.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      82      0.92%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                      71      0.80%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     128      1.44%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      49      0.55%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      54      0.61%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      60      0.67%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     302      3.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                8908                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.053067                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.273166                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2141                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 5967                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                      661                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                   48                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                    91                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                  43                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                    3                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                  3871                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                    7                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                    91                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2204                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                     60                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          5697                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                      647                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  209                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                  3626                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                     2                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                     6                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands               2484                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                 4214                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups            4212                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                 1936                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                     548                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               214                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      745                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                 722                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                405                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              142                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              74                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                      3160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                293                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                     3048                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               22                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined            765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined          323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           213                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         8908                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.342164                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.971185                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               7443     83.55%     83.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                743      8.34%     91.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                308      3.46%     95.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                161      1.81%     97.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                139      1.56%     98.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 61      0.68%     99.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                 32      0.36%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 15      0.17%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  6      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           8908                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      2      2.13%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      2.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    56     59.57%     61.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   36     38.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 1826     59.91%     59.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   8      0.26%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                 703     23.06%     83.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                369     12.11%     95.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess               142      4.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  3048                       # Type of FU issued
system.cpu3.iq.rate                          0.190965                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                         94                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030840                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             15120                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes             4224                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses         2953                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                  3142                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          167                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores           86                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                    91                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     60                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts               3495                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               59                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                  722                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 405                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               255                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            30                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                  92                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                 2984                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                  656                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               64                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           42                       # number of nop insts executed
system.cpu3.iew.exec_refs                        1014                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                     397                       # Number of branches executed
system.cpu3.iew.exec_stores                       358                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.186956                       # Inst execution rate
system.cpu3.iew.wb_sent                          2962                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                         2953                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     1319                       # num instructions producing a value
system.cpu3.iew.wb_consumers                     1757                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.185013                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.750711                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts            834                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               86                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         8755                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.303255                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.078793                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         7622     87.06%     87.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1          611      6.98%     94.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          188      2.15%     96.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          115      1.31%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           61      0.70%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           39      0.45%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           24      0.27%     98.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           20      0.23%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           75      0.86%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         8755                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                2655                       # Number of instructions committed
system.cpu3.commit.committedOps                  2655                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                           874                       # Number of memory references committed
system.cpu3.commit.loads                          555                       # Number of loads committed
system.cpu3.commit.membars                         29                       # Number of memory barriers committed
system.cpu3.commit.branches                       348                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                     2523                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  52                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass           11      0.41%      0.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            1592     59.96%     60.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              7      0.26%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead            584     22.00%     82.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           319     12.02%     94.65% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess          142      5.35%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total             2655                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                   75                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                       12141                       # The number of ROB reads
system.cpu3.rob.rob_writes                       7128                       # The number of ROB writes
system.cpu3.timesIdled                             59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           7053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                     1936626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                       2644                       # Number of Instructions Simulated
system.cpu3.committedOps                         2644                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.036687                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.036687                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.165654                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.165654                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                    3681                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   2169                       # number of integer regfile writes
system.cpu3.misc_regfile_reads                   9893                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                   104                       # number of misc regfile writes
system.cpu3.icache.tags.replacements               65                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               5373                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              577                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             9.311958                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1321                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1321                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          551                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            551                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          551                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             551                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          551                       # number of overall hits
system.cpu3.icache.overall_hits::total            551                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           77                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           77                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           77                       # number of overall misses
system.cpu3.icache.overall_misses::total           77                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      6821500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6821500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      6821500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6821500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      6821500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6821500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          628                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          628                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          628                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          628                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          628                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          628                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.122611                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.122611                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.122611                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.122611                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.122611                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.122611                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 88590.909091                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 88590.909091                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 88590.909091                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 88590.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 88590.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 88590.909091                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           65                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           65                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           65                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5706750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5706750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5706750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5706750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5706750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5706750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.103503                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.103503                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.103503                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.103503                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.103503                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.103503                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 87796.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 87796.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 87796.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 87796.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 87796.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 87796.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements               30                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          844.019721                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6666                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              860                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.751163                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   844.019721                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.824238                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.824238                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          801                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1947                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1947                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data          577                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            577                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          293                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           293                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            7                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            9                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            9                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data          870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data          870                       # number of overall hits
system.cpu3.dcache.overall_hits::total            870                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           45                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            9                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           53                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           53                       # number of overall misses
system.cpu3.dcache.overall_misses::total           53                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4157500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4157500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data       433997                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       433997                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       742750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       742750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        30497                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        30497                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4591497                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4591497                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4591497                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4591497                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data          622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          301                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          301                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data          923                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          923                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data          923                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          923                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.072347                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.072347                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.026578                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026578                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.562500                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.562500                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.357143                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.357143                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.057421                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.057421                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.057421                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.057421                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 92388.888889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92388.888889                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 54249.625000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54249.625000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 82527.777778                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 82527.777778                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  6099.400000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6099.400000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 86632.018868                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86632.018868                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 86632.018868                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86632.018868                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu3.dcache.writebacks::total               14                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           17                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           17                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           17                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           28                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            9                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           36                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           36                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      2745750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      2745750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       404003                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       404003                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       710250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       710250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        10503                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        10503                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      3149753                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      3149753                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      3149753                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      3149753                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data       402500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       402500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data       402500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       402500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.045016                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.045016                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.026578                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026578                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.562500                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.562500                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.039003                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.039003                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.039003                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.039003                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 98062.500000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98062.500000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 50500.375000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 50500.375000                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 78916.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78916.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2100.600000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2100.600000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 87493.138889                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87493.138889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 87493.138889                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87493.138889                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       590                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     169     46.30%     46.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.27%     46.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.27%     46.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    194     53.15%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 365                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      169     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.29%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.29%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     168     49.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  339                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               854629000     93.85%     93.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 664000      0.07%     93.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2084000      0.23%     94.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               53290500      5.85%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           910667500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865979                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928767                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     2                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.33% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.26%      3.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  343     87.95%     91.54% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.05% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.31% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      5.13%     97.44% # number of callpals executed
system.cpu0.kern.callpal::callsys                  10      2.56%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   390                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 19                      
system.cpu0.kern.mode_good::user                   18                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.575758                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.725490                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         195592500     71.60%     71.60% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            77565000     28.40%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       816                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     105     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.43%     45.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.30%     47.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    122     52.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 231                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      105     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.41%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     104     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  213                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               949393000     96.17%     96.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 568500      0.06%     96.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2930000      0.30%     96.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               34350500      3.48%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           987242000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.852459                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.922078                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.32%     20.72% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  158     51.97%     72.70% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.68% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.71% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.67% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.33%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         148019000      7.01%      7.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            51223000      2.42%      9.43% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1913693000     90.57%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1215                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     248     49.21%     49.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.20%     49.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.20%     49.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    254     50.40%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 504                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      246     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     245     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  493                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1072888500     95.68%     95.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1124500      0.10%     95.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 423500      0.04%     95.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               46915500      4.18%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1121352000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.964567                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.978175                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.52%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      9.15%      9.67% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  401     69.26%     78.93% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      0.52%     79.45% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.17%     79.62% # number of callpals executed
system.cpu2.kern.callpal::rti                     101     17.44%     97.06% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.59%     99.65% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   579                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 97                      
system.cpu2.kern.mode_good::user                   98                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1773748000     90.87%     90.87% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           178246500      9.13%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        33                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      11     35.48%     35.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      3.23%     38.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      3.23%     41.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     18     58.06%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  31                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       11     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      4.35%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      4.35%     56.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      10     43.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   23                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               971261500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 299500      0.03%     99.52% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 792500      0.08%     99.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3940000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           976293500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.741935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                   27     87.10%     87.10% # number of callpals executed
system.cpu3.kern.callpal::rdps                      2      6.45%     93.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      6.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    31                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
