

================================================================
== Vitis HLS Report for 'gsm_add'
================================================================
* Date:           Wed Jul  9 03:57:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.819 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:18]   --->   Operation 2 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 3 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %a_read" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 5 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %b_read" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 6 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "%add_ln39 = add i16 %b_read, i16 %a_read" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 7 'add' 'add_ln39' <Predicate = (!or_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.78ns)   --->   "%sum = add i17 %sext_ln39_1, i17 %sext_ln39" [data/benchmarks/gsm/gsm_add.c:39]   --->   Operation 8 'add' 'sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.79ns)   --->   "%icmp_ln40 = icmp_slt  i17 %sum, i17 98304" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 9 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.43ns)   --->   "%icmp_ln40_1 = icmp_eq  i2 %tmp, i2 1" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 11 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%select_ln40 = select i1 %icmp_ln40, i16 32768, i16 32767" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 12 'select' 'select_ln40' <Predicate = (or_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln40_1" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 13 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln40_1 = select i1 %or_ln40, i16 %select_ln40, i16 %add_ln39" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 14 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i16 %select_ln40_1" [data/benchmarks/gsm/gsm_add.c:40]   --->   Operation 15 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln18 (specpipeline) [ 00]
b_read            (read        ) [ 00]
a_read            (read        ) [ 00]
sext_ln39         (sext        ) [ 00]
sext_ln39_1       (sext        ) [ 00]
add_ln39          (add         ) [ 00]
sum               (add         ) [ 00]
icmp_ln40         (icmp        ) [ 00]
tmp               (partselect  ) [ 00]
icmp_ln40_1       (icmp        ) [ 00]
select_ln40       (select      ) [ 00]
or_ln40           (or          ) [ 01]
select_ln40_1     (select      ) [ 00]
ret_ln40          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="b_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="a_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="sext_ln39_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sext_ln39_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="add_ln39_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="icmp_ln40_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="0" index="3" bw="6" slack="0"/>
<pin id="71" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln40_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="select_ln40_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="or_ln40_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln40_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="34" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="28" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="34" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="44" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="40" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="54" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="80"><net_src comp="66" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="60" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="60" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="76" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="82" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="48" pin="2"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gsm_add : a | {1 }
	Port: gsm_add : b | {1 }
  - Chain level:
	State 1
		sum : 1
		icmp_ln40 : 2
		tmp : 2
		icmp_ln40_1 : 3
		select_ln40 : 3
		or_ln40 : 4
		select_ln40_1 : 4
		ret_ln40 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |    add_ln39_fu_48   |    0    |    23   |
|          |      sum_fu_54      |    0    |    23   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln40_fu_60   |    0    |    24   |
|          |  icmp_ln40_1_fu_76  |    0    |    9    |
|----------|---------------------|---------|---------|
|  select  |  select_ln40_fu_82  |    0    |    16   |
|          | select_ln40_1_fu_96 |    0    |    16   |
|----------|---------------------|---------|---------|
|    or    |    or_ln40_fu_90    |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   |  b_read_read_fu_28  |    0    |    0    |
|          |  a_read_read_fu_34  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln39_fu_40   |    0    |    0    |
|          |  sext_ln39_1_fu_44  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_66      |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   113   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   113  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   113  |
+-----------+--------+--------+
