// Seed: 3909599706
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    output wor id_4,
    input uwire id_5,
    output wor id_6,
    input supply1 id_7,
    output wand id_8
    , id_35,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13
    , id_36,
    input wire id_14,
    input supply1 id_15,
    input supply0 id_16,
    output tri1 id_17,
    output wor id_18,
    input wor id_19,
    input wire id_20,
    input tri id_21,
    input wor id_22,
    input wor id_23,
    input tri1 id_24,
    input tri1 id_25,
    output wand id_26,
    input uwire id_27,
    input tri1 id_28,
    input wor id_29,
    input tri0 id_30,
    input supply1 id_31,
    input tri id_32,
    output tri id_33
);
  assign id_8 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output tri1 id_3
);
  wire id_5;
  wire id_6, id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_15 = 0;
  assign (strong1, strong0) id_7 = id_6;
  id_9(
      .id_0(1 + 1'b0 + ~id_3), .id_1(1), .id_2(id_7), .id_3(id_1)
  );
  wire id_10;
  assign id_3 = 1;
  wire id_11;
endmodule
