DataRam.v,verilog,xil_defaultlib,../../../../Risc5CPU.srcs/sources_1/ip/DataRam/sim/DataRam.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
