// vim:syntax=verilog
// ..//list_top.f

apb_slave.v
csc_mat_mul_3x3.v
icsc_mat_mul_3x3.v
simple_dual_one_clock.v
filter_data_align_5x5.v
filter_conv_5x5.v
filter_fsm.v
filter_top_5x5.v

// new arch test
filter_control.v
filter_data_align_5x5_new.v
filter_top_5x5_new.v
rtl_top.v


