From 2097cb7fbab9d169c185b55a197b114e25ed5822 Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Tue, 13 Jul 2021 14:06:00 +0300
Subject: [PATCH] cl-som-imx8: Enable pcie1 with PLL clock

This is the boundary device solution:
https://community.nxp.com/t5/i-MX-Processors/imx8mq-configure-the-internal-PLL-as-REF-clock/m-p/1306374#M176777

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 arch/arm64/boot/dts/compulab/cl-som-imx8.dts | 7 ++++---
 1 file changed, 4 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/compulab/cl-som-imx8.dts b/arch/arm64/boot/dts/compulab/cl-som-imx8.dts
index 523229fa246e..0abbec321d0d 100644
--- a/arch/arm64/boot/dts/compulab/cl-som-imx8.dts
+++ b/arch/arm64/boot/dts/compulab/cl-som-imx8.dts
@@ -470,11 +470,12 @@
 	clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>,
 		 <&clk IMX8MQ_CLK_PCIE2_AUX>,
 		 <&clk IMX8MQ_CLK_PCIE2_PHY>,
-		 <&pcie1_refclk>;
-	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+		 <&pcie1_refclk>,
+		 <&clk IMX8MQ_CLK_CLK2_CG>;
+	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus", "pcie_ext_src";
 	ext_osc = <0>;
 	hard-wired = <1>;
-	status = "disabled";
+	status = "okay";
 };
 
 &fec1 {
-- 
2.11.0

