

================================================================
== Vitis HLS Report for 'aes_invRound_Pipeline_VITIS_LOOP_308_1'
================================================================
* Date:           Wed Apr 17 16:02:02 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_308_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i12"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_15 = load i5 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 8 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln308 = icmp_eq  i5 %i_15, i5 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 10 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%add_ln308 = add i5 %i_15, i5 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 12 'add' 'add_ln308' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %for.inc.i12.split, void %for.inc15.i.preheader.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 13 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_17_cast = zext i5 %i_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 14 'zext' 'i_17_cast' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %i_17_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 15 'getelementptr' 'state_addr' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 16 'load' 'state_load' <Predicate = (!icmp_ln308)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 %i_17_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 17 'getelementptr' 'roundKey_addr' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 18 'load' 'roundKey_load' <Predicate = (!icmp_ln308)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln308 = store i5 %add_ln308, i5 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 19 'store' 'store_ln308' <Predicate = (!icmp_ln308)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln308)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln307 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:307]   --->   Operation 20 'specloopname' 'specloopname_ln307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 21 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%roundKey_load = load i4 %roundKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 22 'load' 'roundKey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.99ns)   --->   "%xor_ln309 = xor i8 %roundKey_load, i8 %state_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 23 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln309 = store i8 %xor_ln309, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309]   --->   Operation 24 'store' 'store_ln309' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln308 = br void %for.inc.i12" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308]   --->   Operation 25 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln308', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308) [11]  (1.78 ns)
	'store' operation ('store_ln308', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308) of variable 'add_ln308', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:308 on local variable 'i' [22]  (1.59 ns)

 <State 2>: 5.63ns
The critical path consists of the following:
	'load' operation ('state_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309) on array 'state' [17]  (2.32 ns)
	'xor' operation ('xor_ln309', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309) [20]  (0.99 ns)
	'store' operation ('store_ln309', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309) of variable 'xor_ln309', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:309 on array 'state' [21]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
