0.6
2019.1
May 24 2019
14:51:52
/home/nsh1/4BitCounter/4BitCounter.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/nsh1/4BitCounter/4BitCounter.srcs/sim_1/imports/new/tb_counter4bit.sv,1733813742,systemVerilog,,,,tb_counter4bit,,,,,,,,
/home/nsh1/4BitCounter/4BitCounter.srcs/sources_1/imports/Downloads/counter_4bitOne.sv,1733813655,systemVerilog,,/home/nsh1/4BitCounter/4BitCounter.srcs/sources_1/imports/Downloads/d_flipflop.sv,,counter_4bit,,,,,,,,
/home/nsh1/4BitCounter/4BitCounter.srcs/sources_1/imports/Downloads/d_flipflop.sv,1733813811,systemVerilog,,/home/nsh1/4BitCounter/4BitCounter.srcs/sources_1/imports/Downloads/d_latch_asyn_rstn.sv,,d_flipflop,,,,,,,,
/home/nsh1/4BitCounter/4BitCounter.srcs/sources_1/imports/Downloads/d_latch_asyn_rstn.sv,1733813411,systemVerilog,,/home/nsh1/4BitCounter/4BitCounter.srcs/sources_1/imports/Downloads/mux2x1.sv,,d_latch_asyn_rstn,,,,,,,,
/home/nsh1/4BitCounter/4BitCounter.srcs/sources_1/imports/Downloads/mux2x1.sv,1733812489,systemVerilog,,/home/nsh1/4BitCounter/4BitCounter.srcs/sim_1/imports/new/tb_counter4bit.sv,,mux2x1,,,,,,,,
