#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu May  9 23:20:25 2024
# Process ID: 446505
# Current directory: /home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.runs/synth_1
# Command line: vivado -log Master_Protocol.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Master_Protocol.tcl
# Log file: /home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.runs/synth_1/Master_Protocol.vds
# Journal file: /home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.runs/synth_1/vivado.jou
# Running On: saker-V1-10, OS: Linux, CPU Frequency: 900.038 MHz, CPU Physical cores: 2, Host memory: 8187 MB
#-----------------------------------------------------------
source Master_Protocol.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2610.109 ; gain = 5.965 ; free physical = 912 ; free virtual = 8218
Command: synth_design -top Master_Protocol -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 446738
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2610.109 ; gain = 0.000 ; free physical = 195 ; free virtual = 6604
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Master_Protocol' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:46]
INFO: [Synth 8-3491] module 'Protocol_FSM' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Protocol.vhd:36' bound to instance 'protocolfsm' of component 'Protocol_FSM' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Protocol_FSM' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Protocol.vhd:53]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Protocol.vhd:82]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Protocol.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Protocol_FSM' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Protocol.vhd:53]
INFO: [Synth 8-3491] module 'Initial' declared at '/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initial.vhd:34' bound to instance 'initmap' of component 'Initial' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:201]
INFO: [Synth 8-638] synthesizing module 'Initial' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initial.vhd:48]
INFO: [Synth 8-3491] module 'Timer60' declared at '/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/timer60actual.vhd:32' bound to instance 'Timmer60' of component 'Timer60' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initial.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Timer60' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/timer60actual.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Timer60' (0#1) [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/timer60actual.vhd:39]
INFO: [Synth 8-3491] module 'Timmer480' declared at '/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Timmer60.vhd:34' bound to instance 'Timer480' of component 'Timmer480' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initial.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Timmer480' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Timmer60.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Timmer480' (0#1) [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Timmer60.vhd:41]
INFO: [Synth 8-3491] module 'Initialization' declared at '/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initialization.vhd:34' bound to instance 'init' of component 'Initialization' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initial.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Initialization' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initialization.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Initialization' (0#1) [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initialization.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Initial' (0#1) [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initial.vhd:48]
INFO: [Synth 8-3491] module 'Write8bit' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd:5' bound to instance 'Write8bmap' of component 'Write8bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Write8bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd:22]
INFO: [Synth 8-3491] module 'Writebit' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:5' bound to instance 'write8bitfsm' of component 'Writebit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Writebit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:25]
INFO: [Synth 8-226] default block is never used [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:61]
WARNING: [Synth 8-614] signal 'bit_index' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:59]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:59]
WARNING: [Synth 8-614] signal 'done_60us' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:59]
INFO: [Synth 8-226] default block is never used [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:116]
WARNING: [Synth 8-614] signal 'bit_index' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'Writebit' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:25]
INFO: [Synth 8-3491] module 'Write_1bit' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd:8' bound to instance 'writeval1' of component 'Write_1bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Write_1bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd:21]
INFO: [Synth 8-226] default block is never used [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Write_1bit' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write1.vhd:21]
INFO: [Synth 8-3491] module 'Write_0bit' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd:8' bound to instance 'writeval0' of component 'Write_0bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Write_0bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd:21]
INFO: [Synth 8-226] default block is never used [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Write_0bit' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/write0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Write8bit' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Write8bit_struct.vhd:22]
INFO: [Synth 8-3491] module 'Read_Struct' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read_Struct.vhd:34' bound to instance 'read8_bitval' of component 'Read_Struct' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Read_Struct' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read_Struct.vhd:52]
INFO: [Synth 8-3491] module 'Read1bit' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:35' bound to instance 'read8_bitval' of component 'Read1bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read_Struct.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Read1bit' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:55]
WARNING: [Synth 8-614] signal 'start_reading' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:87]
WARNING: [Synth 8-614] signal 'count_8bit' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:87]
WARNING: [Synth 8-614] signal 'timer_1us_done' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:87]
WARNING: [Synth 8-614] signal 'timer_15us_done' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:87]
WARNING: [Synth 8-614] signal 'Read_wire' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:87]
WARNING: [Synth 8-614] signal 'timer_60us_done' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:87]
WARNING: [Synth 8-614] signal 'count_8bit' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'Read1bit' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:55]
INFO: [Synth 8-3491] module 'Temp_Memory' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Temp_mem.vhd:25' bound to instance 'MEM_data' of component 'Temp_Memory' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read_Struct.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Temp_Memory' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Temp_mem.vhd:37]
WARNING: [Synth 8-614] signal 'mem_val' is read in the process but is not in the sensitivity list [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Temp_mem.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Temp_Memory' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Temp_mem.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Read_Struct' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read_Struct.vhd:52]
INFO: [Synth 8-3491] module 'Timers' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timers.vhd:34' bound to instance 'Timer_control' of component 'Timers' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Timers' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timers.vhd:51]
INFO: [Synth 8-3491] module 'Timer_1us' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/timer_1us.vhd:36' bound to instance 'oneus_timer' of component 'Timer_1us' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timers.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Timer_1us' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/timer_1us.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Timer_1us' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/timer_1us.vhd:43]
INFO: [Synth 8-3491] module 'Timer_15us' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_15us.vhd:36' bound to instance 'fifteenus_timer' of component 'Timer_15us' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timers.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Timer_15us' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_15us.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Timer_15us' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_15us.vhd:43]
INFO: [Synth 8-3491] module 'Timer_60us' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_60us.vhd:57' bound to instance 'sixtyus_timer' of component 'Timer_60us' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timers.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Timer_60us' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_60us.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Timer_60us' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timer_60us.vhd:64]
INFO: [Synth 8-3491] module 'Timer_800ms' declared at '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/timer800ms.vhd:35' bound to instance 'eighthundred_ms_timer' of component 'Timer_800ms' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timers.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Timer_800ms' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/timer800ms.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Timer_800ms' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/timer800ms.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Timers' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Timers.vhd:51]
INFO: [Synth 8-3491] module 'TriState_buffer' declared at '/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/TriState_buffer.vhd:34' bound to instance 'tristate_buff' of component 'TriState_buffer' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:257]
INFO: [Synth 8-638] synthesizing module 'TriState_buffer' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/TriState_buffer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'TriState_buffer' (0#1) [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/TriState_buffer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Master_Protocol' (0#1) [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Master_Protocol.vhd:46]
WARNING: [Synth 8-7129] Port d_read in module Temp_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_writing1 in module Writebit is either unconnected or has no load
WARNING: [Synth 8-7129] Port done_writing0 in module Writebit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2610.109 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2610.109 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2610.109 ; gain = 0.000 ; free physical = 1119 ; free virtual = 7537
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.109 ; gain = 0.000 ; free physical = 1118 ; free virtual = 7536
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Master_Protocol_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Master_Protocol_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 1038 ; free virtual = 7470
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 1037 ; free virtual = 7469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 873 ; free virtual = 7455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 868 ; free virtual = 7456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 865 ; free virtual = 7456
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'Protocol_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'Initialization'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Writebit'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Write_1bit'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Write_0bit'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Read1bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                    init |                          0000010 |                              001
                  wr_rom |                          0000100 |                              010
                 ask_val |                          0001000 |                              101
                  read_t |                          0010000 |                              110
                  wr_seq |                          0100000 |                              011
                  conv_t |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'Protocol_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Protocol.vhd:146]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nstate_reg' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initialization.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nstate_reg' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initialization.vhd:62]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
               master_tx |                              001 |                              001
                 wait_rx |                              010 |                              010
               master_rx |                              011 |                              011
                slave_tx |                              100 |                              100
                slave_pr |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'sequential' in module 'Initialization'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nstate_reg' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initialization.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'en_timer480_reg' [/home/saker/MASTER SATCOM/Vivado/digital_final/digital_fial.srcs/sources_1/new/Initialization.vhd:136]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 start_s |                              001 |                              001
           transmit_data |                              010 |                              010
                 write_1 |                              011 |                              100
                  wait_p |                              100 |                              101
                 write_0 |                              101 |                              011
                wait_1us |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Writebit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:119]
WARNING: [Synth 8-327] inferring latch for variable 'bit_index_reg' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/writebit.vhd:118]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 start_w |                               01 |                               01
                 write_1 |                               10 |                               10
                  done_w |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Write_1bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 start_w |                               01 |                               01
                 write_0 |                               10 |                               10
                  done_w |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Write_0bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
                pulldown |                              001 |                             0001
               wait_15us |                              010 |                             0010
               read_line |                              011 |                             0011
                   out_0 |                              100 |                             0100
                   out_1 |                              101 |                             0101
               wait_slot |                              110 |                             0110
              wait_slot2 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Read1bit'
WARNING: [Synth 8-327] inferring latch for variable 'write_mem_reg' [/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.srcs/sources_1/new/Read1bit.vhd:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 449 ; free virtual = 7461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 19    
	   7 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (protocolfsm/FSM_onehot_present_state_reg[6]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (protocolfsm/FSM_onehot_present_state_reg[5]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (protocolfsm/FSM_onehot_present_state_reg[4]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (protocolfsm/FSM_onehot_present_state_reg[3]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (protocolfsm/FSM_onehot_present_state_reg[0]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (protocolfsm/count_reg[1]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (protocolfsm/count_reg[0]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (Write8bmap/write8bitfsm/done_reg) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (Write8bmap/write8bitfsm/bit_index_reg[2]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (Write8bmap/writeval1/FSM_sequential_current_state_reg[1]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (Write8bmap/writeval1/FSM_sequential_current_state_reg[0]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (Write8bmap/writeval0/FSM_sequential_current_state_reg[1]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (Write8bmap/writeval0/FSM_sequential_current_state_reg[0]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (read8_bitval/read8_bitval/write_mem_reg) is unused and will be removed from module Master_Protocol.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 586 ; free virtual = 7633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:32 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 323 ; free virtual = 7404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 316 ; free virtual = 7399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (read8_bitval/read8_bitval/FSM_sequential_current_state_reg[2]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (read8_bitval/read8_bitval/FSM_sequential_current_state_reg[1]) is unused and will be removed from module Master_Protocol.
WARNING: [Synth 8-3332] Sequential element (read8_bitval/read8_bitval/FSM_sequential_current_state_reg[0]) is unused and will be removed from module Master_Protocol.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 313 ; free virtual = 7397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 293 ; free virtual = 7387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 293 ; free virtual = 7387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 293 ; free virtual = 7387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 293 ; free virtual = 7387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 293 ; free virtual = 7387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 293 ; free virtual = 7387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |    27|
|5     |LUT3   |    10|
|6     |LUT4   |    21|
|7     |LUT5   |     9|
|8     |LUT6   |    30|
|9     |FDCE   |    63|
|10    |FDPE   |     1|
|11    |LD     |     9|
|12    |IBUF   |     3|
|13    |OBUF   |    10|
|14    |OBUFT  |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.125 ; gain = 32.016 ; free physical = 293 ; free virtual = 7387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:41 . Memory (MB): peak = 2642.125 ; gain = 0.000 ; free physical = 337 ; free virtual = 7431
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:49 . Memory (MB): peak = 2642.133 ; gain = 32.016 ; free physical = 337 ; free virtual = 7431
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.133 ; gain = 0.000 ; free physical = 337 ; free virtual = 7434
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.133 ; gain = 0.000 ; free physical = 319 ; free virtual = 7426
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 8 instances
  LD => LDCE (inverted pins: G): 1 instance 

Synth Design complete, checksum: dac6375f
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:07 . Memory (MB): peak = 2642.133 ; gain = 32.023 ; free physical = 502 ; free virtual = 7602
INFO: [Common 17-1381] The checkpoint '/home/saker/MASTER SATCOM/Vivado/DS18S20_Onewire/digital_thermometer_sem2/digital_thermometer_sem2.runs/synth_1/Master_Protocol.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Master_Protocol_utilization_synth.rpt -pb Master_Protocol_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 23:23:17 2024...
