command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4105759	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_compute_eflags_z_0.c								
ANR	4105760	Function	gen_compute_eflags_z	1:0:0:635							
ANR	4105761	FunctionDef	"gen_compute_eflags_z (DisasContext * s , TCGv reg , bool inv)"		4105760	0					
ANR	4105762	CompoundStatement		3:0:71:635	4105760	0					
ANR	4105763	SwitchStatement	switch ( s -> cc_op )		4105760	0					
ANR	4105764	Condition	s -> cc_op	5:12:86:93	4105760	0	True				
ANR	4105765	PtrMemberAccess	s -> cc_op		4105760	0					
ANR	4105766	Identifier	s		4105760	0					
ANR	4105767	Identifier	cc_op		4105760	1					
ANR	4105768	CompoundStatement		3:22:24:24	4105760	1					
ANR	4105769	Label	case CC_OP_DYNAMIC :	7:4:103:121	4105760	0	True				
ANR	4105770	Identifier	CC_OP_DYNAMIC		4105760	0					
ANR	4105771	ExpressionStatement	gen_compute_eflags ( s )	9:8:132:153	4105760	1	True				
ANR	4105772	CallExpression	gen_compute_eflags ( s )		4105760	0					
ANR	4105773	Callee	gen_compute_eflags		4105760	0					
ANR	4105774	Identifier	gen_compute_eflags		4105760	0					
ANR	4105775	ArgumentList	s		4105760	1					
ANR	4105776	Argument	s		4105760	0					
ANR	4105777	Identifier	s		4105760	0					
ANR	4105778	Label	case CC_OP_EFLAGS :	13:4:184:201	4105760	2	True				
ANR	4105779	Identifier	CC_OP_EFLAGS		4105760	0					
ANR	4105780	ExpressionStatement	"tcg_gen_shri_tl ( reg , cpu_cc_src , 6 )"	15:8:212:247	4105760	3	True				
ANR	4105781	CallExpression	"tcg_gen_shri_tl ( reg , cpu_cc_src , 6 )"		4105760	0					
ANR	4105782	Callee	tcg_gen_shri_tl		4105760	0					
ANR	4105783	Identifier	tcg_gen_shri_tl		4105760	0					
ANR	4105784	ArgumentList	reg		4105760	1					
ANR	4105785	Argument	reg		4105760	0					
ANR	4105786	Identifier	reg		4105760	0					
ANR	4105787	Argument	cpu_cc_src		4105760	1					
ANR	4105788	Identifier	cpu_cc_src		4105760	0					
ANR	4105789	Argument	6		4105760	2					
ANR	4105790	PrimaryExpression	6		4105760	0					
ANR	4105791	ExpressionStatement	"tcg_gen_andi_tl ( reg , reg , 1 )"	17:8:258:286	4105760	4	True				
ANR	4105792	CallExpression	"tcg_gen_andi_tl ( reg , reg , 1 )"		4105760	0					
ANR	4105793	Callee	tcg_gen_andi_tl		4105760	0					
ANR	4105794	Identifier	tcg_gen_andi_tl		4105760	0					
ANR	4105795	ArgumentList	reg		4105760	1					
ANR	4105796	Argument	reg		4105760	0					
ANR	4105797	Identifier	reg		4105760	0					
ANR	4105798	Argument	reg		4105760	1					
ANR	4105799	Identifier	reg		4105760	0					
ANR	4105800	Argument	1		4105760	2					
ANR	4105801	PrimaryExpression	1		4105760	0					
ANR	4105802	IfStatement	if ( inv )		4105760	5					
ANR	4105803	Condition	inv	19:12:301:303	4105760	0	True				
ANR	4105804	Identifier	inv		4105760	0					
ANR	4105805	CompoundStatement		17:17:234:234	4105760	1					
ANR	4105806	ExpressionStatement	"tcg_gen_xori_tl ( reg , reg , 1 )"	21:12:321:349	4105760	0	True				
ANR	4105807	CallExpression	"tcg_gen_xori_tl ( reg , reg , 1 )"		4105760	0					
ANR	4105808	Callee	tcg_gen_xori_tl		4105760	0					
ANR	4105809	Identifier	tcg_gen_xori_tl		4105760	0					
ANR	4105810	ArgumentList	reg		4105760	1					
ANR	4105811	Argument	reg		4105760	0					
ANR	4105812	Identifier	reg		4105760	0					
ANR	4105813	Argument	reg		4105760	1					
ANR	4105814	Identifier	reg		4105760	0					
ANR	4105815	Argument	1		4105760	2					
ANR	4105816	PrimaryExpression	1		4105760	0					
ANR	4105817	BreakStatement	break ;	25:8:371:376	4105760	6	True				
ANR	4105818	Label	default :	27:4:383:390	4105760	7	True				
ANR	4105819	Identifier	default		4105760	0					
ANR	4105820	CompoundStatement		31:12:397:447	4105760	8					
ANR	4105821	IdentifierDeclStatement	int size = ( s -> cc_op - CC_OP_ADDB ) & 3 ;	31:12:416:454	4105760	0	True				
ANR	4105822	IdentifierDecl	size = ( s -> cc_op - CC_OP_ADDB ) & 3		4105760	0					
ANR	4105823	IdentifierDeclType	int		4105760	0					
ANR	4105824	Identifier	size		4105760	1					
ANR	4105825	AssignmentExpression	size = ( s -> cc_op - CC_OP_ADDB ) & 3		4105760	2		=			
ANR	4105826	Identifier	size		4105760	0					
ANR	4105827	BitAndExpression	( s -> cc_op - CC_OP_ADDB ) & 3		4105760	1		&			
ANR	4105828	AdditiveExpression	s -> cc_op - CC_OP_ADDB		4105760	0		-			
ANR	4105829	PtrMemberAccess	s -> cc_op		4105760	0					
ANR	4105830	Identifier	s		4105760	0					
ANR	4105831	Identifier	cc_op		4105760	1					
ANR	4105832	Identifier	CC_OP_ADDB		4105760	1					
ANR	4105833	PrimaryExpression	3		4105760	1					
ANR	4105834	IdentifierDeclStatement	"TCGv t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false ) ;"	33:12:469:519	4105760	1	True				
ANR	4105835	IdentifierDecl	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4105760	0					
ANR	4105836	IdentifierDeclType	TCGv		4105760	0					
ANR	4105837	Identifier	t0		4105760	1					
ANR	4105838	AssignmentExpression	"t0 = gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4105760	2		=			
ANR	4105839	Identifier	t0		4105760	0					
ANR	4105840	CallExpression	"gen_ext_tl ( reg , cpu_cc_dst , size , false )"		4105760	1					
ANR	4105841	Callee	gen_ext_tl		4105760	0					
ANR	4105842	Identifier	gen_ext_tl		4105760	0					
ANR	4105843	ArgumentList	reg		4105760	1					
ANR	4105844	Argument	reg		4105760	0					
ANR	4105845	Identifier	reg		4105760	0					
ANR	4105846	Argument	cpu_cc_dst		4105760	1					
ANR	4105847	Identifier	cpu_cc_dst		4105760	0					
ANR	4105848	Argument	size		4105760	2					
ANR	4105849	Identifier	size		4105760	0					
ANR	4105850	Argument	false		4105760	3					
ANR	4105851	Identifier	false		4105760	0					
ANR	4105852	ExpressionStatement	"tcg_gen_setcondi_tl ( inv ? TCG_COND_NE : TCG_COND_EQ , reg , t0 , 0 )"	35:12:534:598	4105760	2	True				
ANR	4105853	CallExpression	"tcg_gen_setcondi_tl ( inv ? TCG_COND_NE : TCG_COND_EQ , reg , t0 , 0 )"		4105760	0					
ANR	4105854	Callee	tcg_gen_setcondi_tl		4105760	0					
ANR	4105855	Identifier	tcg_gen_setcondi_tl		4105760	0					
ANR	4105856	ArgumentList	inv ? TCG_COND_NE : TCG_COND_EQ		4105760	1					
ANR	4105857	Argument	inv ? TCG_COND_NE : TCG_COND_EQ		4105760	0					
ANR	4105858	ConditionalExpression	inv ? TCG_COND_NE : TCG_COND_EQ		4105760	0					
ANR	4105859	Condition	inv		4105760	0					
ANR	4105860	Identifier	inv		4105760	0					
ANR	4105861	Identifier	TCG_COND_NE		4105760	1					
ANR	4105862	Identifier	TCG_COND_EQ		4105760	2					
ANR	4105863	Argument	reg		4105760	1					
ANR	4105864	Identifier	reg		4105760	0					
ANR	4105865	Argument	t0		4105760	2					
ANR	4105866	Identifier	t0		4105760	0					
ANR	4105867	Argument	0		4105760	3					
ANR	4105868	PrimaryExpression	0		4105760	0					
ANR	4105869	BreakStatement	break ;	39:8:620:625	4105760	9	True				
ANR	4105870	ReturnType	static void		4105760	1					
ANR	4105871	Identifier	gen_compute_eflags_z		4105760	2					
ANR	4105872	ParameterList	"DisasContext * s , TCGv reg , bool inv"		4105760	3					
ANR	4105873	Parameter	DisasContext * s	1:33:33:47	4105760	0	True				
ANR	4105874	ParameterType	DisasContext *		4105760	0					
ANR	4105875	Identifier	s		4105760	1					
ANR	4105876	Parameter	TCGv reg	1:50:50:57	4105760	1	True				
ANR	4105877	ParameterType	TCGv		4105760	0					
ANR	4105878	Identifier	reg		4105760	1					
ANR	4105879	Parameter	bool inv	1:60:60:67	4105760	2	True				
ANR	4105880	ParameterType	bool		4105760	0					
ANR	4105881	Identifier	inv		4105760	1					
ANR	4105882	CFGEntryNode	ENTRY		4105760		True				
ANR	4105883	CFGExitNode	EXIT		4105760		True				
ANR	4105884	Symbol	s -> cc_op		4105760						
ANR	4105885	Symbol	TCG_COND_NE		4105760						
ANR	4105886	Symbol	false		4105760						
ANR	4105887	Symbol	TCG_COND_EQ		4105760						
ANR	4105888	Symbol	gen_ext_tl		4105760						
ANR	4105889	Symbol	inv		4105760						
ANR	4105890	Symbol	s		4105760						
ANR	4105891	Symbol	size		4105760						
ANR	4105892	Symbol	reg		4105760						
ANR	4105893	Symbol	CC_OP_ADDB		4105760						
ANR	4105894	Symbol	cpu_cc_src		4105760						
ANR	4105895	Symbol	t0		4105760						
ANR	4105896	Symbol	* s		4105760						
ANR	4105897	Symbol	cpu_cc_dst		4105760						
