Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 14 13:22:37 2024
| Host         : haolaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_t_timing_summary_routed.rpt -pb stopwatch_t_timing_summary_routed.pb -rpx stopwatch_t_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_t
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: an_refreshrate_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: an_refreshrate_reg[23]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.218        0.000                      0                  154        0.217        0.000                      0                  154        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.218        0.000                      0                  154        0.217        0.000                      0                  154        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.058ns (24.712%)  route 3.223ns (75.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.457     7.477    seconds_counter[3]_i_11_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.326     7.803 f  seconds_counter[3]_i_5/O
                         net (fo=10, routed)          1.011     8.815    d2/clk_100M_counter_reg[13]_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  d2/tens_counter[3]_i_1/O
                         net (fo=4, routed)           0.478     9.416    d2_n_6
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.841    clk_100M_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    tens_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.058ns (24.712%)  route 3.223ns (75.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.457     7.477    seconds_counter[3]_i_11_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.326     7.803 f  seconds_counter[3]_i_5/O
                         net (fo=10, routed)          1.011     8.815    d2/clk_100M_counter_reg[13]_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  d2/tens_counter[3]_i_1/O
                         net (fo=4, routed)           0.478     9.416    d2_n_6
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.841    clk_100M_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    tens_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.058ns (24.712%)  route 3.223ns (75.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.457     7.477    seconds_counter[3]_i_11_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.326     7.803 f  seconds_counter[3]_i_5/O
                         net (fo=10, routed)          1.011     8.815    d2/clk_100M_counter_reg[13]_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  d2/tens_counter[3]_i_1/O
                         net (fo=4, routed)           0.478     9.416    d2_n_6
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.841    clk_100M_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    tens_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.058ns (24.712%)  route 3.223ns (75.288%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.457     7.477    seconds_counter[3]_i_11_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.326     7.803 f  seconds_counter[3]_i_5/O
                         net (fo=10, routed)          1.011     8.815    d2/clk_100M_counter_reg[13]_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  d2/tens_counter[3]_i_1/O
                         net (fo=4, routed)           0.478     9.416    d2_n_6
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.841    clk_100M_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  tens_counter_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X58Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    tens_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_minutes_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.058ns (25.559%)  route 3.081ns (74.441%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.823     7.844    seconds_counter[3]_i_11_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I1_O)        0.326     8.170 f  minutes_counter[3]_i_6/O
                         net (fo=4, routed)           0.167     8.336    d2/clk_100M_counter_reg[13]
    SLICE_X61Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.460 r  d2/tens_minutes_counter[3]_i_1/O
                         net (fo=4, routed)           0.814     9.274    d2_n_5
    SLICE_X59Y81         FDRE                                         r  tens_minutes_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498    14.839    clk_100M_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  tens_minutes_counter_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X59Y81         FDRE (Setup_fdre_C_R)       -0.429    14.633    tens_minutes_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_minutes_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.058ns (26.462%)  route 2.940ns (73.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.823     7.844    seconds_counter[3]_i_11_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I1_O)        0.326     8.170 f  minutes_counter[3]_i_6/O
                         net (fo=4, routed)           0.167     8.336    d2/clk_100M_counter_reg[13]
    SLICE_X61Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.460 r  d2/tens_minutes_counter[3]_i_1/O
                         net (fo=4, routed)           0.673     9.133    d2_n_5
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.841    clk_100M_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    tens_minutes_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_minutes_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.058ns (26.462%)  route 2.940ns (73.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.823     7.844    seconds_counter[3]_i_11_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I1_O)        0.326     8.170 f  minutes_counter[3]_i_6/O
                         net (fo=4, routed)           0.167     8.336    d2/clk_100M_counter_reg[13]
    SLICE_X61Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.460 r  d2/tens_minutes_counter[3]_i_1/O
                         net (fo=4, routed)           0.673     9.133    d2_n_5
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.841    clk_100M_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    tens_minutes_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_minutes_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.058ns (26.462%)  route 2.940ns (73.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 r  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.823     7.844    seconds_counter[3]_i_11_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I1_O)        0.326     8.170 f  minutes_counter[3]_i_6/O
                         net (fo=4, routed)           0.167     8.336    d2/clk_100M_counter_reg[13]
    SLICE_X61Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.460 r  d2/tens_minutes_counter[3]_i_1/O
                         net (fo=4, routed)           0.673     9.133    d2_n_5
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.500    14.841    clk_100M_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X59Y82         FDRE (Setup_fdre_C_R)       -0.429    14.635    tens_minutes_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.058ns (25.391%)  route 3.109ns (74.609%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 f  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.457     7.477    seconds_counter[3]_i_11_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.326     7.803 r  seconds_counter[3]_i_5/O
                         net (fo=10, routed)          0.783     8.586    d2/clk_100M_counter_reg[13]_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.124     8.710 r  d2/seconds_counter[3]_i_1/O
                         net (fo=4, routed)           0.592     9.302    d2_n_4
    SLICE_X60Y81         FDRE                                         r  seconds_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498    14.839    clk_100M_IBUF_BUFG
    SLICE_X60Y81         FDRE                                         r  seconds_counter_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X60Y81         FDRE (Setup_fdre_C_CE)      -0.169    14.893    seconds_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 clk_100M_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_minutes_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.058ns (25.621%)  route 3.071ns (74.379%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.614     5.135    clk_100M_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk_100M_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  clk_100M_counter_reg[7]/Q
                         net (fo=5, routed)           1.278     6.869    clk_100M_counter_reg_n_0_[7]
    SLICE_X62Y82         LUT4 (Prop_lut4_I0_O)        0.152     7.021 f  seconds_counter[3]_i_11/O
                         net (fo=2, routed)           0.823     7.844    seconds_counter[3]_i_11_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I1_O)        0.326     8.170 r  minutes_counter[3]_i_6/O
                         net (fo=4, routed)           0.448     8.617    d2/clk_100M_counter_reg[13]
    SLICE_X60Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.741 r  d2/tens_minutes_counter[3]_i_2/O
                         net (fo=4, routed)           0.523     9.264    d2_n_1
    SLICE_X59Y81         FDRE                                         r  tens_minutes_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.498    14.839    clk_100M_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  tens_minutes_counter_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X59Y81         FDRE (Setup_fdre_C_CE)      -0.205    14.857    tens_minutes_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tens_minutes_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_minutes_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    clk_100M_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  tens_minutes_counter_reg[2]/Q
                         net (fo=4, routed)           0.082     1.679    tens_minutes_counter_reg_n_0_[2]
    SLICE_X59Y82         LUT4 (Prop_lut4_I1_O)        0.099     1.778 r  tens_minutes_counter[3]_i_3/O
                         net (fo=1, routed)           0.000     1.778    tens_minutes_counter[3]_i_3_n_0
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    clk_100M_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y82         FDRE (Hold_fdre_C_D)         0.092     1.561    tens_minutes_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 d0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.467    d0/clk_100M_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  d0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  d0/Q_reg/Q
                         net (fo=1, routed)           0.170     1.779    d2/Q_reg_0
    SLICE_X61Y80         FDRE                                         r  d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    d2/clk_100M_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  d2/Q_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.066     1.533    d2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 an_refreshrate_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_refreshrate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    clk_100M_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  an_refreshrate_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  an_refreshrate_reg[15]/Q
                         net (fo=1, routed)           0.108     1.721    an_refreshrate_reg_n_0_[15]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  an_refreshrate_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    an_refreshrate_reg[12]_i_1_n_4
    SLICE_X65Y85         FDRE                                         r  an_refreshrate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.986    clk_100M_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  an_refreshrate_reg[15]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     1.577    an_refreshrate_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 an_refreshrate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_refreshrate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    clk_100M_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  an_refreshrate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  an_refreshrate_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    an_refreshrate_reg_n_0_[3]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  an_refreshrate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    an_refreshrate_reg[0]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  an_refreshrate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.983    clk_100M_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  an_refreshrate_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.575    an_refreshrate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 an_refreshrate_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_refreshrate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    clk_100M_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  an_refreshrate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  an_refreshrate_reg[7]/Q
                         net (fo=1, routed)           0.108     1.720    an_refreshrate_reg_n_0_[7]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  an_refreshrate_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    an_refreshrate_reg[4]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  an_refreshrate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    clk_100M_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  an_refreshrate_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    an_refreshrate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 an_refreshrate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_refreshrate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    clk_100M_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  an_refreshrate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  an_refreshrate_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    an_refreshrate_reg_n_0_[11]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  an_refreshrate_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    an_refreshrate_reg[8]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  an_refreshrate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.857     1.985    clk_100M_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  an_refreshrate_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.105     1.577    an_refreshrate_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 tens_minutes_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tens_minutes_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    clk_100M_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  tens_minutes_counter_reg[1]/Q
                         net (fo=4, routed)           0.179     1.790    tens_minutes_counter_reg_n_0_[1]
    SLICE_X59Y82         LUT4 (Prop_lut4_I2_O)        0.042     1.832 r  tens_minutes_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    tens_minutes_counter[2]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    clk_100M_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  tens_minutes_counter_reg[2]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y82         FDRE (Hold_fdre_C_D)         0.107     1.576    tens_minutes_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 an_refreshrate_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_refreshrate_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.590     1.473    clk_100M_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  an_refreshrate_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  an_refreshrate_reg[20]/Q
                         net (fo=1, routed)           0.105     1.719    an_refreshrate_reg_n_0_[20]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  an_refreshrate_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    an_refreshrate_reg[20]_i_1_n_7
    SLICE_X65Y87         FDRE                                         r  an_refreshrate_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     1.987    clk_100M_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  an_refreshrate_reg[20]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     1.578    an_refreshrate_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 an_refreshrate_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_refreshrate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    clk_100M_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  an_refreshrate_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  an_refreshrate_reg[12]/Q
                         net (fo=1, routed)           0.105     1.718    an_refreshrate_reg_n_0_[12]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  an_refreshrate_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    an_refreshrate_reg[12]_i_1_n_7
    SLICE_X65Y85         FDRE                                         r  an_refreshrate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.986    clk_100M_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  an_refreshrate_reg[12]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y85         FDRE (Hold_fdre_C_D)         0.105     1.577    an_refreshrate_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 an_refreshrate_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_refreshrate_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    clk_100M_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  an_refreshrate_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  an_refreshrate_reg[16]/Q
                         net (fo=1, routed)           0.105     1.718    an_refreshrate_reg_n_0_[16]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  an_refreshrate_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    an_refreshrate_reg[16]_i_1_n_7
    SLICE_X65Y86         FDRE                                         r  an_refreshrate_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.986    clk_100M_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  an_refreshrate_reg[16]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    an_refreshrate_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82   an_refreshrate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   an_refreshrate_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84   an_refreshrate_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   an_refreshrate_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   an_refreshrate_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   an_refreshrate_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   an_refreshrate_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   an_refreshrate_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y86   an_refreshrate_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   an_refreshrate_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   an_refreshrate_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   an_refreshrate_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   an_refreshrate_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   an_refreshrate_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   an_refreshrate_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   an_refreshrate_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   an_refreshrate_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   an_refreshrate_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y87   an_refreshrate_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   clk_100M_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   clk_100M_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   clk_100M_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   clk_100M_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   clk_100M_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   clk_100M_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   clk_100M_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   clk_100M_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   clk_100M_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   clk_100M_counter_reg[6]/C



