#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20a56d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x209f2f0 .scope module, "tb" "tb" 3 90;
 .timescale -12 -12;
L_0x20a3510 .functor NOT 1, L_0x210ecb0, C4<0>, C4<0>, C4<0>;
L_0x20a4230 .functor XOR 19, L_0x210e950, L_0x210ea80, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x20a4730 .functor XOR 19, L_0x20a4230, L_0x210eb70, C4<0000000000000000000>, C4<0000000000000000000>;
v0x20fc2f0_0 .net *"_ivl_10", 18 0, L_0x210eb70;  1 drivers
v0x20fc3f0_0 .net *"_ivl_12", 18 0, L_0x20a4730;  1 drivers
v0x20fc4d0_0 .net *"_ivl_2", 18 0, L_0x210e8b0;  1 drivers
v0x20fc590_0 .net *"_ivl_4", 18 0, L_0x210e950;  1 drivers
v0x20fc670_0 .net *"_ivl_6", 18 0, L_0x210ea80;  1 drivers
v0x20fc7a0_0 .net *"_ivl_8", 18 0, L_0x20a4230;  1 drivers
v0x20fc880_0 .var "clk", 0 0;
v0x20fc920_0 .net "ena_dut", 3 1, L_0x210e2f0;  1 drivers
v0x20fc9e0_0 .net "ena_ref", 3 1, L_0x210db40;  1 drivers
v0x20fca80_0 .net "q_dut", 15 0, v0x20fbe80_0;  1 drivers
v0x20fcb20_0 .net "q_ref", 15 0, v0x20f9b40_0;  1 drivers
v0x20fcbf0_0 .net "reset", 0 0, v0x20faa80_0;  1 drivers
v0x20fcc90_0 .var/2u "stats1", 223 0;
v0x20fcd50_0 .var/2u "strobe", 0 0;
v0x20fce10_0 .net "tb_match", 0 0, L_0x210ecb0;  1 drivers
v0x20fcee0_0 .net "tb_mismatch", 0 0, L_0x20a3510;  1 drivers
v0x20fcf80_0 .net "wavedrom_enable", 0 0, v0x20fac20_0;  1 drivers
v0x20fd160_0 .net "wavedrom_title", 511 0, v0x20facc0_0;  1 drivers
L_0x210e8b0 .concat [ 16 3 0 0], v0x20f9b40_0, L_0x210db40;
L_0x210e950 .concat [ 16 3 0 0], v0x20f9b40_0, L_0x210db40;
L_0x210ea80 .concat [ 16 3 0 0], v0x20fbe80_0, L_0x210e2f0;
L_0x210eb70 .concat [ 16 3 0 0], v0x20f9b40_0, L_0x210db40;
L_0x210ecb0 .cmp/eeq 19, L_0x210e8b0, L_0x20a4730;
S_0x20baf60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x209f2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "ena";
    .port_info 3 /OUTPUT 16 "q";
v0x20a9800_0 .net *"_ivl_1", 11 0, L_0x20fd260;  1 drivers
v0x20a3580_0 .net *"_ivl_10", 0 0, L_0x210d590;  1 drivers
v0x20a3880_0 .net *"_ivl_13", 3 0, L_0x210d730;  1 drivers
L_0x7f7b7854f0a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x20a3b80_0 .net/2u *"_ivl_14", 3 0, L_0x7f7b7854f0a8;  1 drivers
v0x20a4380_0 .net *"_ivl_16", 0 0, L_0x210d800;  1 drivers
L_0x7f7b7854f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x20a4840_0 .net/2u *"_ivl_18", 0 0, L_0x7f7b7854f0f0;  1 drivers
L_0x7f7b7854f018 .functor BUFT 1, C4<100110011001>, C4<0>, C4<0>, C4<0>;
v0x20f94d0_0 .net/2u *"_ivl_2", 11 0, L_0x7f7b7854f018;  1 drivers
v0x20f95b0_0 .net *"_ivl_4", 0 0, L_0x210d380;  1 drivers
v0x20f9670_0 .net *"_ivl_7", 7 0, L_0x210d4f0;  1 drivers
L_0x7f7b7854f060 .functor BUFT 1, C4<10011001>, C4<0>, C4<0>, C4<0>;
v0x20f97e0_0 .net/2u *"_ivl_8", 7 0, L_0x7f7b7854f060;  1 drivers
v0x20f98c0_0 .net "clk", 0 0, v0x20fc880_0;  1 drivers
v0x20f9980_0 .net "ena", 3 1, L_0x210db40;  alias, 1 drivers
v0x20f9a60_0 .net "enable", 3 0, L_0x210d960;  1 drivers
v0x20f9b40_0 .var "q", 15 0;
v0x20f9c20_0 .net "reset", 0 0, v0x20faa80_0;  alias, 1 drivers
E_0x20b8980 .event posedge, v0x20f98c0_0;
L_0x20fd260 .part v0x20f9b40_0, 0, 12;
L_0x210d380 .cmp/eq 12, L_0x20fd260, L_0x7f7b7854f018;
L_0x210d4f0 .part v0x20f9b40_0, 0, 8;
L_0x210d590 .cmp/eq 8, L_0x210d4f0, L_0x7f7b7854f060;
L_0x210d730 .part v0x20f9b40_0, 0, 4;
L_0x210d800 .cmp/eq 4, L_0x210d730, L_0x7f7b7854f0a8;
L_0x210d960 .concat [ 1 1 1 1], L_0x7f7b7854f0f0, L_0x210d800, L_0x210d590, L_0x210d380;
L_0x210db40 .part L_0x210d960, 1, 3;
S_0x20bb140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 13, 3 13 0, S_0x20baf60;
 .timescale -12 -12;
v0x20a9390_0 .var/2s "i", 31 0;
S_0x20f9d60 .scope module, "stim1" "stimulus_gen" 3 129, 3 23 0, S_0x209f2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
    .port_info 4 /INPUT 1 "tb_match";
v0x20fa9e0_0 .net "clk", 0 0, v0x20fc880_0;  alias, 1 drivers
v0x20faa80_0 .var "reset", 0 0;
v0x20fab50_0 .net "tb_match", 0 0, L_0x210ecb0;  alias, 1 drivers
v0x20fac20_0 .var "wavedrom_enable", 0 0;
v0x20facc0_0 .var "wavedrom_title", 511 0;
E_0x20b7ba0/0 .event negedge, v0x20f98c0_0;
E_0x20b7ba0/1 .event posedge, v0x20f98c0_0;
E_0x20b7ba0 .event/or E_0x20b7ba0/0, E_0x20b7ba0/1;
S_0x20f9fe0 .scope task, "reset_test" "reset_test" 3 31, 3 31 0, S_0x20f9d60;
 .timescale -12 -12;
v0x20fa220_0 .var/2u "arfail", 0 0;
v0x20fa300_0 .var "async", 0 0;
v0x20fa3c0_0 .var/2u "datafail", 0 0;
v0x20fa460_0 .var/2u "srfail", 0 0;
E_0x20b7310 .event negedge, v0x20f98c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x20b8980;
    %wait E_0x20b8980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20faa80_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8980;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x20b7310;
    %load/vec4 v0x20fab50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20fa3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20faa80_0, 0;
    %wait E_0x20b8980;
    %load/vec4 v0x20fab50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20fa220_0, 0, 1;
    %wait E_0x20b8980;
    %load/vec4 v0x20fab50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x20fa460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20faa80_0, 0;
    %load/vec4 v0x20fa460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 45 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x20fa220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x20fa300_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x20fa3c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x20fa300_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 47 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x20fa520 .scope task, "wavedrom_start" "wavedrom_start" 3 58, 3 58 0, S_0x20f9d60;
 .timescale -12 -12;
v0x20fa720_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20fa800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 61, 3 61 0, S_0x20f9d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20fae70 .scope module, "top_module1" "top_module" 3 139, 4 1 0, S_0x209f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "ena";
    .port_info 3 /OUTPUT 16 "q";
L_0x20a37b0 .functor AND 1, L_0x210dff0, L_0x210e160, C4<1>, C4<1>;
L_0x20a3a70 .functor AND 1, L_0x210e5a0, L_0x210e6e0, C4<1>, C4<1>;
v0x20fb130_0 .net *"_ivl_11", 3 0, L_0x210df50;  1 drivers
L_0x7f7b7854f180 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x20fb230_0 .net/2u *"_ivl_12", 3 0, L_0x7f7b7854f180;  1 drivers
v0x20fb310_0 .net *"_ivl_14", 0 0, L_0x210dff0;  1 drivers
v0x20fb3e0_0 .net *"_ivl_17", 0 0, L_0x210e160;  1 drivers
v0x20fb4c0_0 .net *"_ivl_19", 0 0, L_0x20a37b0;  1 drivers
v0x20fb5d0_0 .net *"_ivl_24", 3 0, L_0x210e470;  1 drivers
L_0x7f7b7854f1c8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x20fb6b0_0 .net/2u *"_ivl_25", 3 0, L_0x7f7b7854f1c8;  1 drivers
v0x20fb790_0 .net *"_ivl_27", 0 0, L_0x210e5a0;  1 drivers
v0x20fb850_0 .net *"_ivl_3", 3 0, L_0x210dcd0;  1 drivers
v0x20fb9c0_0 .net *"_ivl_30", 0 0, L_0x210e6e0;  1 drivers
v0x20fbaa0_0 .net *"_ivl_32", 0 0, L_0x20a3a70;  1 drivers
L_0x7f7b7854f138 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x20fbb60_0 .net/2u *"_ivl_4", 3 0, L_0x7f7b7854f138;  1 drivers
v0x20fbc40_0 .net *"_ivl_6", 0 0, L_0x210de10;  1 drivers
v0x20fbd00_0 .net "clk", 0 0, v0x20fc880_0;  alias, 1 drivers
v0x20fbda0_0 .net "ena", 3 1, L_0x210e2f0;  alias, 1 drivers
v0x20fbe80_0 .var "q", 15 0;
v0x20fbf60_0 .net "reset", 0 0, v0x20faa80_0;  alias, 1 drivers
E_0x209b9f0 .event posedge, v0x20f9c20_0, v0x20f98c0_0;
L_0x210dcd0 .part v0x20fbe80_0, 0, 4;
L_0x210de10 .cmp/eq 4, L_0x210dcd0, L_0x7f7b7854f138;
L_0x210df50 .part v0x20fbe80_0, 4, 4;
L_0x210dff0 .cmp/eq 4, L_0x210df50, L_0x7f7b7854f180;
L_0x210e160 .part L_0x210e2f0, 0, 1;
L_0x210e2f0 .concat8 [ 1 1 1 0], L_0x210de10, L_0x20a37b0, L_0x20a3a70;
L_0x210e470 .part v0x20fbe80_0, 8, 4;
L_0x210e5a0 .cmp/eq 4, L_0x210e470, L_0x7f7b7854f1c8;
L_0x210e6e0 .part L_0x210e2f0, 1, 1;
S_0x20fc0d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 147, 3 147 0, S_0x209f2f0;
 .timescale -12 -12;
E_0x20dbca0 .event anyedge, v0x20fcd50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20fcd50_0;
    %nor/r;
    %assign/vec4 v0x20fcd50_0, 0;
    %wait E_0x20dbca0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20f9d60;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20faa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x20fa300_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x20f9fe0;
    %join;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8980;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_0x20b7310;
    %pushi/vec4 12, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8980;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %wait E_0x20b7310;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20fa800;
    %join;
    %pushi/vec4 71, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8980;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %wait E_0x20b7310;
    %pushi/vec4 16, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8980;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %wait E_0x20b7310;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20fa800;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b7ba0;
    %vpi_func 3 81 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x20faa80_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 19590, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8980;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20faa80_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8980;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x20baf60;
T_5 ;
    %wait E_0x20b8980;
    %fork t_1, S_0x20bb140;
    %jmp t_0;
    .scope S_0x20bb140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20a9390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20a9390_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x20f9c20_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.5, 8;
    %load/vec4 v0x20f9b40_0;
    %load/vec4 v0x20a9390_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v0x20f9a60_0;
    %load/vec4 v0x20a9390_0;
    %part/s 1;
    %and;
T_5.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.5;
    %jmp/0xz  T_5.3, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x20a9390_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x20f9b40_0, 4, 5;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x20f9a60_0;
    %load/vec4 v0x20a9390_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x20f9b40_0;
    %load/vec4 v0x20a9390_0;
    %muli 4, 0, 32;
    %part/s 4;
    %addi 1, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x20a9390_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x20f9b40_0, 4, 5;
T_5.7 ;
T_5.4 ;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a9390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20a9390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20baf60;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20fae70;
T_6 ;
    %wait E_0x209b9f0;
    %load/vec4 v0x20fbf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x20fbe80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 0, 2;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 0, 2;
    %addi 1, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
T_6.3 ;
    %load/vec4 v0x20fbda0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 4, 4;
    %addi 1, 0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
T_6.7 ;
T_6.4 ;
    %load/vec4 v0x20fbda0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 8, 5;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 8, 5;
    %addi 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
T_6.11 ;
T_6.8 ;
    %load/vec4 v0x20fbda0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 12, 5;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x20fbe80_0;
    %parti/s 4, 12, 5;
    %addi 1, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x20fbe80_0, 4, 5;
T_6.15 ;
T_6.12 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x209f2f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fc880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fcd50_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x209f2f0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x20fc880_0;
    %inv;
    %store/vec4 v0x20fc880_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x209f2f0;
T_9 ;
    %vpi_call/w 3 121 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 122 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20fa9e0_0, v0x20fcee0_0, v0x20fc880_0, v0x20fcbf0_0, v0x20fc9e0_0, v0x20fc920_0, v0x20fcb20_0, v0x20fca80_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x209f2f0;
T_10 ;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 157 "$display", "Hint: Output '%s' has no mismatches.", "ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.3 ;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 161 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 162 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x209f2f0;
T_11 ;
    %wait E_0x20b7ba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20fcc90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fcc90_0, 4, 32;
    %load/vec4 v0x20fce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fcc90_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20fcc90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fcc90_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x20fc9e0_0;
    %load/vec4 v0x20fc9e0_0;
    %load/vec4 v0x20fc920_0;
    %xor;
    %load/vec4 v0x20fc9e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fcc90_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fcc90_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x20fcb20_0;
    %load/vec4 v0x20fcb20_0;
    %load/vec4 v0x20fca80_0;
    %xor;
    %load/vec4 v0x20fcb20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fcc90_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x20fcc90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20fcc90_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/countbcd/countbcd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/countbcd/iter0/response0/top_module.sv";
