Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/heman/Downloads/XILINX/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s example -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/Simulation/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VITISplay/using_axi_master/Simulation/AESL_axi_master_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_a
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/VITISplay/using_axi_master/Simulation/AESL_axi_master_a.v:201]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/VITISplay/using_axi_master/Simulation/AESL_axi_master_a.v:202]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/VITISplay/using_axi_master/Simulation/AESL_axi_master_a.v:203]
ERROR: [VRFC 10-8530] module 'AESL_axi_master_a' is ignored due to previous errors [D:/VITISplay/using_axi_master/Simulation/AESL_axi_master_a.v:9]
