Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LALO-PC
Date:        Fri Jun 15 16:22:40 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch bcd00_bcd_synplify.tcl
ProductType: synplify_pro




log file: "F:\bcd00\bcd\bcd00_bcd.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Jun 15 16:22:42 2018

Return Code: 0
Run Time:00h:00m:01s
Copied F:\bcd00\bcd\bcd00_bcd.srr to F:\bcd00\bcd\bcd00_bcd.srf
log file: "F:\bcd00\bcd\bcd00_bcd.srr"
Running: bcd in foreground

Running proj_1|bcd

Running: compile (Compile) on proj_1|bcd
# Fri Jun 15 16:22:42 2018

Running: compile_flow (Compile Process) on proj_1|bcd
# Fri Jun 15 16:22:42 2018

Running: compiler (Compile Input) on proj_1|bcd
# Fri Jun 15 16:22:42 2018
Copied F:\bcd00\bcd\synwork\bcd00_bcd_comp.srs to F:\bcd00\bcd\bcd00_bcd.srs

compiler completed
# Fri Jun 15 16:22:55 2018

Return Code: 0
Run Time:00h:00m:13s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|bcd
# Fri Jun 15 16:22:55 2018

multi_srs_gen completed
# Fri Jun 15 16:22:56 2018

Return Code: 0
Run Time:00h:00m:01s
Copied F:\bcd00\bcd\synwork\bcd00_bcd_mult.srs to F:\bcd00\bcd\bcd00_bcd.srs
Copied F:\bcd00\bcd\bcd00_bcd.srr to F:\bcd00\bcd\bcd00_bcd.srf
Complete: Compile Process on proj_1|bcd

Running: premap (Pre-mapping) on proj_1|bcd
# Fri Jun 15 16:22:56 2018

premap completed with warnings
# Fri Jun 15 16:23:00 2018

Return Code: 1
Run Time:00h:00m:04s
Complete: Compile on proj_1|bcd

Running: map (Map) on proj_1|bcd
# Fri Jun 15 16:23:00 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|bcd
# Fri Jun 15 16:23:00 2018
Copied F:\bcd00\bcd\synwork\bcd00_bcd_m.srm to F:\bcd00\bcd\bcd00_bcd.srm

fpga_mapper completed with warnings
# Fri Jun 15 16:23:12 2018

Return Code: 1
Run Time:00h:00m:12s
Complete: Map on proj_1|bcd
Copied F:\bcd00\bcd\bcd00_bcd.srr to F:\bcd00\bcd\bcd00_bcd.srf
Complete: Logic Synthesis on proj_1|bcd
TCL script complete: "bcd00_bcd_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
F:\bcd00\bcd\proj_1.prj
batch mode default:no
