
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.512830                       # Number of seconds simulated
sim_ticks                                512829705000                       # Number of ticks simulated
final_tick                               512829705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 838088                       # Simulator instruction rate (inst/s)
host_op_rate                                  1123926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              282768616                       # Simulator tick rate (ticks/s)
host_mem_usage                               14403092                       # Number of bytes of host memory used
host_seconds                                  1813.61                       # Real time elapsed on the host
sim_insts                                  1519958421                       # Number of instructions simulated
sim_ops                                    2038354563                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu0.inst     3111248172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      768596289                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst     3375785772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      664096945                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7919727178                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst   3111248172                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst   3375785772                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    6487033944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data    576399743                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data    526797756                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1103197499                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst       777812043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data       205669145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       755071443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data       166024237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1904576868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data      148562824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data      131699439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          280262263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        6066825189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data        1498735899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        6582664263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1294965831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           15443191182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   6066825189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   6582664263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      12649489452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data       1123959352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data       1027237211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2151196563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       6066825189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       2622695251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       6582664263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       2322203042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          17594387745                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                  17594582718                       # Throughput (bytes/s)
system.membus.data_through_bus             9023024665                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls             7000064                       # Number of system calls
system.cpu0.numCycles                      1025659411                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  777011954                       # Number of instructions committed
system.cpu0.committedOps                   1024859322                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            906302720                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1275179                       # Number of float alu accesses
system.cpu0.num_func_calls                   45103997                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    123331980                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   906302720                       # number of integer instructions
system.cpu0.num_fp_insts                      1275179                       # number of float instructions
system.cpu0.num_int_register_reads         4549533771                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         945267419                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             4050336                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            2850189                       # number of times the floating registers were written
system.cpu0.num_mem_refs                    386334160                       # number of memory refs
system.cpu0.num_load_insts                  229520623                       # Number of load instructions
system.cpu0.num_store_insts                 156813537                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                1025659411                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                      1031509410                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  742946467                       # Number of instructions committed
system.cpu1.committedOps                   1013495241                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            927795681                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu1.num_func_calls                   92274576                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     98074512                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   927795681                       # number of integer instructions
system.cpu1.num_fp_insts                           16                       # number of float instructions
system.cpu1.num_int_register_reads         4392804522                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         944995457                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                    295123677                       # number of memory refs
system.cpu1.num_load_insts                  165949237                       # Number of load instructions
system.cpu1.num_store_insts                 129174440                       # Number of store instructions
system.cpu1.num_idle_cycles              39417.548770                       # Number of idle cycles
system.cpu1.num_busy_cycles              1031469992.451230                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999962                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000038                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
