============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 16 2022  08:51:04 pm
  Module:                 mtm_riscv_chip
  Library domain:         WC_tc
    Domain index:         0
    Technology libraries: tcbn40lpbwpwc 120
                          ts1n40lpb4096x32m4m_ss0p99v125c v1.0
                          tpfn40lpgv2od3wc1 120a
  Library domain:         WCL_tc
    Domain index:         1
    Technology libraries: tcbn40lpbwpwcl 120
                          ts1n40lpb4096x32m4m_ss0p99vm40c v1.0
                          tpfn40lpgv2od3wcl1 120a
  Library domain:         WCZ_tc
    Domain index:         2
    Technology libraries: tcbn40lpbwpwcz 120
                          ts1n40lpb4096x32m4m_ss0p99v0c v1.0
                          tpfn40lpgv2od3wcz1 120a
  Library domain:         ML_tc
    Domain index:         3
    Technology libraries: tcbn40lpbwpml 120
                          ts1n40lpb4096x32m4m_ff1p21v125c v1.0
                          tpfn40lpgv2od3ml1 120a
  Library domain:         LT_tc
    Domain index:         4
    Technology libraries: tcbn40lpbwplt 120
                          ts1n40lpb4096x32m4m_ff1p21vm40c v1.0
                          tpfn40lpgv2od3lt1 120a
  Operating conditions:   WCCOM 
  Operating conditions:   WCLCOM 
  Operating conditions:   WCZCOM 
  Operating conditions:   MLCOM 
  Operating conditions:   LTCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 16 2022  08:51:04 pm
  Module:                 mtm_riscv_chip
  Library domain:         WC_tc
    Domain index:         0
    Technology libraries: tcbn40lpbwpwc 120
                          ts1n40lpb4096x32m4m_ss0p99v125c v1.0
                          tpfn40lpgv2od3wc1 120a
  Library domain:         WCL_tc
    Domain index:         1
    Technology libraries: tcbn40lpbwpwcl 120
                          ts1n40lpb4096x32m4m_ss0p99vm40c v1.0
                          tpfn40lpgv2od3wcl1 120a
  Library domain:         WCZ_tc
    Domain index:         2
    Technology libraries: tcbn40lpbwpwcz 120
                          ts1n40lpb4096x32m4m_ss0p99v0c v1.0
                          tpfn40lpgv2od3wcz1 120a
  Library domain:         ML_tc
    Domain index:         3
    Technology libraries: tcbn40lpbwpml 120
                          ts1n40lpb4096x32m4m_ff1p21v125c v1.0
                          tpfn40lpgv2od3ml1 120a
  Library domain:         LT_tc
    Domain index:         4
    Technology libraries: tcbn40lpbwplt 120
                          ts1n40lpb4096x32m4m_ff1p21vm40c v1.0
                          tpfn40lpgv2od3lt1 120a
  Operating conditions:   WCCOM 
  Operating conditions:   WCLCOM 
  Operating conditions:   WCZCOM 
  Operating conditions:   MLCOM 
  Operating conditions:   LTCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Aug 16 2022  08:51:04 pm
  Module:                 mtm_riscv_chip
  Library domain:         WC_tc
    Domain index:         0
    Technology libraries: tcbn40lpbwpwc 120
                          ts1n40lpb4096x32m4m_ss0p99v125c v1.0
                          tpfn40lpgv2od3wc1 120a
  Library domain:         WCL_tc
    Domain index:         1
    Technology libraries: tcbn40lpbwpwcl 120
                          ts1n40lpb4096x32m4m_ss0p99vm40c v1.0
                          tpfn40lpgv2od3wcl1 120a
  Library domain:         WCZ_tc
    Domain index:         2
    Technology libraries: tcbn40lpbwpwcz 120
                          ts1n40lpb4096x32m4m_ss0p99v0c v1.0
                          tpfn40lpgv2od3wcz1 120a
  Library domain:         ML_tc
    Domain index:         3
    Technology libraries: tcbn40lpbwpml 120
                          ts1n40lpb4096x32m4m_ff1p21v125c v1.0
                          tpfn40lpgv2od3ml1 120a
  Library domain:         LT_tc
    Domain index:         4
    Technology libraries: tcbn40lpbwplt 120
                          ts1n40lpb4096x32m4m_ff1p21vm40c v1.0
                          tpfn40lpgv2od3lt1 120a
  Operating conditions:   WCCOM 
  Operating conditions:   WCLCOM 
  Operating conditions:   WCZCOM 
  Operating conditions:   MLCOM 
  Operating conditions:   LTCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

