{
    "DESIGN_NAME": "seq_gcd",
    "VERILOG_FILES": "dir::seq_gcd.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "FP_PDN_SKIPTRIM": true,
    "pdk::sky130*": {
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 80
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 80
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 80
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 80,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 80
        }
    },
    "pdk::gf180mcuC": {
        "CLOCK_PERIOD": 120,
        "FP_CORE_UTIL": 40,
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
