<!DOCTYPE HTML>
<html lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    

    <title>Phani Jayanth Jonnalagedda</title>
    
    <link rel="stylesheet" type="text/css" href="stylesheet.css">
    <link href="css/bootstrap.min.css" rel="stylesheet" media="screen">
    <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.4.1/css/bootstrap.min.css">
    <script src="https://ajax.googleapis.com/ajax/libs/jquery/3.5.1/jquery.min.js"></script>
    <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.4.1/js/bootstrap.min.js"></script>

    <meta name="author" content="Phani Jayanth Jonnalagedda">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="Description" content="Phani Jayanth Jonnalagedda | Senior Undergraduate at IIT Madras in Electrical Engineering, Research Intern at SHAKTI Lab, Research Intern at CANDLE Lab IIT Roorkee, Hardware Engineering Intern at Qualcomm">
    <meta name="keywords" content="Phani Jayanth Jonnalagedda. SHAKTI Lab, CANDLE Research Lab, IIT Madras, IITM, Computer Architecture, Parallel Processing, Vector Processing, Deep Learning, In-Memory Computing">

    <!-- <link rel="stylesheet" type="text/css" href="stylesheet.css"> -->
    <link rel="icon" type="image/png" href="images/profilepic.png">
</head>
<body class="bg_colour">
    <table border=0 class="bg_colour" style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
        <tr style="padding:0px">
            <td style="padding:0px">
                
                <!-- Name tab -->
                <table border=0 class="bg_colour" style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
                    
                    
                    <tr style="padding:0px">
                        <td style="padding:2.5%;width:20%;max-width:20%">
                            <a href="images/profilepic.png"><img style="width:100%;max-width:100%" alt="profile photo" src="images/profilepic.png" class="img-circle"></a>
                        </td>
                        <td style="padding:2.5%;width:60%;vertical-align:middle">
                            <p style="text-align:center">
                                <h1  style="text-align:center"><name>Phani Jayanth Jonnalagedda</name></h1>
                            </p>
                            <p style="text-align:center">
                            <!-- &nbsp|&nbsp
                            <a href="#about" onclick=Expand("about")>News</a> -->
                            &nbsp|&nbsp
                            <a href="#experience" onclick=Expand("experience")>Experience</a>
                            &nbsp|&nbsp
                            <a href="#publications" onclick=Expand("publications")>Publications</a>
                            &nbsp|&nbsp
                            <a href="#projects" onclick=Expand("projects")>Projects</a>
                            &nbsp|&nbsp
                            <a href="#hobbies" onclick=Expand("hobbies")>Hobbies</a>
                            &nbsp|&nbsp
                            <a href="mailto:jayanthjonnalagedda@gmail.com">Contact</a>
                            &nbsp|&nbsp
                            </p>
                        </td>
                        <td style="padding:2.5%;width:10%;max-width:10%">
                        </td>
                    </tr>
                    <!-- <tr>
                    <td colspan="2">
                        <p style="text-align:center">
                            &nbsp|&nbsp
                            <a href="#news" onclick=Expand("news")>News</a>
                            &nbsp|&nbsp
                            <a href="#experience" onclick=Expand("experience")>Experience</a>
                            &nbsp|&nbsp
                            <a href="#publications" onclick=Expand("publications")>Publications</a>
                            &nbsp|&nbsp
                            <a href="#projects" onclick=Expand("projects")>Projects</a>
                            &nbsp|&nbsp
                            <a href="#contact" onclick=Expand("contact")>Contact</a>
                            &nbsp|&nbsp
                        </p>
                    </td>
                    </tr> -->
                </tbody></table>


                <!-- About section, quick links -->

                <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
                    <tr style="padding:0px">
                        <td style="padding:2.5%;width:63%;vertical-align:middle">
                            <p>
                                I am a Senior Undergraduate in Electrical Engineering with Minor in Computing at the Indian Institute of Technology Madras (IITM).
                            </p>
                            <p>
                                My research interests lie in Computer Architecture, Parallel Processing, Hardware Accelerators, In-Memory Computing, and Deep Learning.
                            </p>
                            <p>
                                Recent explosive growth in data availability ignited the need for robust and efficient architectures, confronting the age-old Von Neumann Bottleneck. 
                                Research in Processor and Memory Technologies, Domain-Specific Architectures, 3D ICs, and more, collaboratively address these challenges.
                                I am highly interested in exploring and contributing to such exciting challenges.
                            </p>
                            <p>
                                My current research works are 'Extending RISCV Vector ISA Support to SHAKTI C-Class Processor' in SHAKTI Lab, IITM under Prof. Kamakoti Veezhinathan for my Undergraduate Thesis. 
                                I am currently studing and implementing configurable Vector Functional Units. 
                                I am also working with Prof. Sparsh Mittal at CANDLE Lab, IIT Roorkee on 'Adding Matrix-Multiply Support to RISCV ISA'. 
                                We aim to augment Matrix-Multiply Extensions and Approximate Instructions to RISCV ISA to accelerate AI-related Workloads, 
                                offering improved performance over RISCV Scalar and Vector-based implementations.
                            </p>
                            <p style="text-align:center">
                                &nbsp~&nbsp
                                <a href="mailto:jayanthjonnalagedda@gmail.com" target="_blank">Email</a> &nbsp|&nbsp
                                <a href="data/CV_Jayanth.pdf" target="_blank" >CV</a> &nbsp|&nbsp
                                <a href="data/Resume.pdf" target="_blank" >Resume</a> &nbsp|&nbsp
                                <a href="https://scholar.google.com/citations?user=-c4dXM8AAAAJ&hl=en" target="_blank" >Google Scholar</a> &nbsp|&nbsp
                                <a href="https://github.com/Jayanth2209" target="_blank" >Github</a> &nbsp|&nbsp
                                <a href="https://www.linkedin.com/in/jay2209/" target="_blank">LinkedIn</a> &nbsp|&nbsp
                                <a href="https://twitter.com/JayanthJonnala1" target="_blank">Twitter</a>
                                &nbsp~&nbsp
                            </p>
                        </td>
                    </tr>
                </tbody></table>
                <hr class="soft">
                

<!-- Experience -->

                <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-experience" id="experience"><heading>Experience</heading></button>
                <div id="content-experience" class="collapse in">

                <table border=0 class="bg_colour" style="padding:20px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/shaktilogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big>Undergraduate Thesis</big> </papertitle> <papertitle ><big> | SHAKTI Lab, IITM</big></papertitle>
                            <br>
                            Nov 2022 - Present
                            <br>
                            <br>
                            <p>
                                Working under Prof. Kamakoti Veezhinathan on 'Extending RISCV Vector ISA Support to the SHAKTI C-Class Microprocessor'. 
                                Engineering configurable Vector Functional Units to integrate in the processor pipeline.
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/iitrlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big>Research Intern</big> </papertitle> <papertitle ><big> | CANDLE Research Lab, IIT Roorkee</big></papertitle>
                            <br>
                            Sep 2022 - Present
                            <br>
                            <br>
                            <p>
                                Working under Prof. Sparsh Mittal on 'Adding Matrix-Multiply Support to RISCV ISA'. 
                                Aiming to implement Matrix-Multiply Extensions and Approximate Instructions to accelerate AI-related Workloads. 
                                Benchmarking against RISCV Scalar and Vector-based implementations; simulating using Gem5 and Spike.
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/qualcommlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big>Hardware Engineering Intern</big> </papertitle> <papertitle ><big> | Qualcomm, Bengaluru, India</big></papertitle>
                            <br>
                            May 2022 - Aug 2022
                            <br>
                            <br>
                            <p>
                                Worked on power optimization in the GPU submodules as a member of the GPU Design Team. 
                                Developed a Python-based framework to perform retention flop list analysis to identify potential redundant flops. 
                                Can be deployed over any design submodule and serves as a novel power curtailment technique.
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/shaktilogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big>Project Intern</big> </papertitle> <papertitle><big> | SHAKTI Lab, IITM</big></papertitle>
                            <br>
                            Mar 2022 - May 2022
                            <br>
                            <br>
                            <p>
                                Implemented Discrete Cosine Transform (DCT) in Hardware using Bluespec Verilog to accelerate H.264 Video Codec Module in the SHAKTI C-Class Processor. 
                                Reduced the computational latency by employing Butterfly architecture-based fast DCT algorithm. 
                                Fastened the implementation with a cosine look-up table and fixed-point operations, meeting the design requirements. 
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/iitrlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big>Research Intern</big> </papertitle> <papertitle><big> | CANDLE Research Lab, IIT Roorkee</big></papertitle>
                            <br>
                            Aug 2021 - Jan 2022
                            <br>
                            <br>
                            <p>
                                Studied the Hardware Security aspects of Deep Neural Networks, specifically Adversarial Robustness of Vision Transformers to attacks like FGSM, One-Pixel, and Bit-Flips. 
                                Performed Literature Review in 'Deep Learning for Underwater Image classification' published in 2022 IEEE Transactions on Neural Networks and Learning Systems.
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/elecclublogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big>Core Member</big> </papertitle> <papertitle><big> | Electronics Club, CFI, IITM</big></papertitle>
                            <br>
                            Apr 2020 - Apr 2022
                            <br>
                            <br>
                            <p>
                                Managed a 3-Tier Team of 50+ Electronics Enthusiasts and organized several club sessions and activites across campus. 
                                <b>Project Head</b> for the Mountable Heads-up Display for Helmets project that assists bikers in hassle-free navigation through traffic. 
                                Taught 40+ participants the concepts of Parallel Programming (OpenMP), CUDA, and RTOS at Shaastra (Annual Technical Fest of IITM) 2022.
                            </p>
                        </td>
                    </tr>

                </tbody></table>
                <hr class="soft">


<!-- Publications -->

                <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-publications" id="publications"><heading>Publications</heading></button>
                <div id="content-publications" class="collapse in">

                <table border=0 class="bg_colour" style="padding:20px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

                    <tr>
                        <td>
                            S. Mittal, S. Srivastava, and <b>J. P. Jayanth</b>, "A Survey of Deep Learning Techniques for Underwater Image Classification," in IEEE Transactions on Neural Networks and Learning Systems <a href="https://doi.org/10.1109/tnnls.2022.3143887" target="_blank" >DOI</a>
                        </td>
                    </tr>

                </tbody></table>
                </div>
                <hr class="soft">



<!-- Projects -->

                <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-projects" id="projects"><heading>Projects</heading></button>
                <div id="content-projects" class="collapse in">
    
                <table border=0 class="bg_colour" style="padding:20px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/iitmlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big>In-Memory Computing Engine</big> </papertitle> <papertitle ><big> | Guide: Prof. Janakiraman V</big></papertitle>
                            <br>
                            Apr 2022 - Jun 2022
                            <br>
                            <br>
                            <p>
                                Designed an SRAM-based IMC Engine that performs Multiply and Accumulate with a MAC range of 128. 
                                Constructed carefully-sized Charge and Current-based SRAM Cells (with Decoupled Read-Write). 
                                Achieved 98% accuracy with IMC Engine tuned on MNIST Dataset, employing 8-bit fixed-point inputs and weights.
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/iitmlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big> Accelerating Static Mandelbrot Fractal Image Generation</big> </papertitle> <papertitle ><big> | Guide: Prof. Nitin Chandrachoodan</big></papertitle>
                            <br>
                            Apr 2022 - May 2022
                            <br>
                            <br>
                            <p>
                                Accelerated the static Mandelbrot Fractal Image Generation on an FPGA using HLS C. 
                                Attained 3X Speedup over C-based software implementation, analyzing several HLS Pragmas and parameters like word lengths, memory types, and data I/O. 
                                Utilized PYNQ framework to interface PYNQ-Z1 FPGA and AXI4 Stream Protocol for data I/O.
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/iitmlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big> Accelerating the AES Algorithm</big> </papertitle> <papertitle ><big> | Computer Organization Course</big></papertitle>
                            <br>
                            Nov 2021 - Dec 2021
                            <br>
                            <br>
                            <p>
                                Achieved 2X Speedup on accelerating the Advanced Encryption Standard (AES) algorithm on an Artix 7 FPGA using Verilog HDL. 
                                Interfaced the design with Microblaze Soft IP Core on Xilinx Vivado, providing I/O through C code using Vitis IDE.
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/iitmlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big> Designing an 8-bit Carry Save Multiplier</big> </papertitle> <papertitle ><big> | Digital IC Course</big></papertitle>
                            <br>
                            Nov 2021 - Dec 2021
                            <br>
                            <br>
                            <p>
                                Designed the Schematic and Layout of an 8-bit CSM, with and without pipelining on GNU Electric. 
                                Simulated and Validated the DRC & LVS clean design using LTSpice and performed RC Extraction on the complete layout for critical path delay analysis. 
                            </p>
                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/riscvlogo.png' width="120">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle style="color:gray"><big> Pipelined RISCV 32-bit Processor</big> </papertitle> <papertitle ><big> | Personal Project (Team of 2)</big></papertitle>
                            <br>
                            Sep 2021
                            <br>
                            <br>
                            <p>
                                Built a 5-Stage pipelined RISCV ISA-based 32-bit Processor with Hazard Detection and Data Forwarding Units, coded using Verilog HDL.
                            </p>
                        </td>
                    </tr>
                    
                </tbody></table>
                <hr class="soft">

<!-- Hobbies -->

                    <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-hobbies" id="hobbies"><heading>Hobbies</heading></button>
                    <div id="content-hobbies" class="collapse in">

                    <table border=0 class="bg_colour" style="padding:20px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

                        <tr>
                            <td>
                                I love to draw and paint, my favourite mediums being Oils, Acrylics, Charcoal, and Pastels. Find some of my artwork below:
                                <img src='images/waterfall.jpeg' width="120">
                                <img src='images/finch.jpeg' width="120">
                                <img src='images/lilacs.jpeg' width="120">
                                <img src='images/cityscape.jpeg' width="120">
                                <img src='images/silhouette.jpeg' width="120">
                                <img src='images/roses.jpeg' width="120">
                            </td>
                        </tr>

                        <tr>
                            <td>
                                I also enjoy reading and listening to music. My recent reads are 'The Family Upstairs' by Lisa Jewell and 'Yolk' by Mary. H. K. Choi.
                            </td>
                        </tr>

                    </tbody></table>
                    </div>
                    <hr class="soft">

            </td>
        </tr>
        <tr>
            <td>
                <p>Website Template Credits to Rishab Khincha: <a href="https://github.com/rishabkhincha/rishabkhincha.github.io" target="_blank">Source Code</a>.</p>
            </td>
        </tr>
        <tr>
            <td>
                <p></p>
            </td>
        </tr>
    </table>

</body>

</html>
