

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Tue Jul  9 15:58:52 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  301|  301|  301|  301|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   18|   18|         2|          -|          -|     9|    no    |
        |- Loop 2  |  144|  144|        16|          -|          -|     9|    no    |
        |- Loop 3  |  135|  135|        15|          -|          -|     9|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|     40|    686|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      9|   1114|   2301|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     38|    -|
|Register         |        -|      -|    353|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      9|   1507|   3025|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|     11|      4|     17|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3hbi_U37  |lenet_fadd_32ns_3hbi  |        0|      2|  227|  404|    0|
    |lenet_fdiv_32ns_3ibs_U38  |lenet_fdiv_32ns_3ibs  |        0|      0|  563|  991|    0|
    |lenet_fexp_32ns_3jbC_U39  |lenet_fexp_32ns_3jbC  |        0|      7|  324|  906|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      9| 1114| 2301|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |add_ln949_fu_398_p2     |     +    |      0|   0|  17|           6|          17|
    |add_ln958_fu_440_p2     |     +    |      0|   0|  32|           6|          32|
    |add_ln964_fu_509_p2     |     +    |      0|   0|   8|           8|           8|
    |i_1_fu_243_p2           |     +    |      0|   0|   6|           1|           4|
    |i_2_fu_556_p2           |     +    |      0|   0|   6|           4|           1|
    |i_fu_208_p2             |     +    |      0|   0|   6|           4|           1|
    |lsb_index_fu_325_p2     |     +    |      0|   0|  32|           6|          32|
    |m_2_fu_469_p2           |     +    |      0|   0|  32|          32|          32|
    |sub_ln944_fu_316_p2     |     -    |      0|   0|  32|           5|          32|
    |sub_ln947_fu_351_p2     |     -    |      0|   0|   7|           4|           5|
    |sub_ln958_fu_451_p2     |     -    |      0|   0|  32|           5|          32|
    |sub_ln964_fu_504_p2     |     -    |      0|   0|   8|           3|           8|
    |tmp_V_3_fu_253_p2       |     -    |      0|   0|  17|          17|          17|
    |tmp_V_fu_272_p2         |     -    |      0|   0|  17|           1|          17|
    |a_fu_378_p2             |    and   |      0|   0|   1|           1|           1|
    |and_ln949_fu_411_p2     |    and   |      0|   0|   1|           1|           1|
    |p_Result_4_fu_367_p2    |    and   |      0|   0|  17|          17|          17|
    |l_fu_304_p3             |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln1494_fu_218_p2   |   icmp   |      0|   0|   7|          16|          16|
    |icmp_ln243_fu_197_p2    |   icmp   |      0|   0|   2|           4|           4|
    |icmp_ln249_fu_232_p2    |   icmp   |      0|   0|   2|           4|           4|
    |icmp_ln255_fu_545_p2    |   icmp   |      0|   0|   2|           4|           4|
    |icmp_ln935_fu_258_p2    |   icmp   |      0|   0|   7|          16|          16|
    |icmp_ln947_1_fu_372_p2  |   icmp   |      0|   0|   8|          17|           1|
    |icmp_ln947_fu_341_p2    |   icmp   |      0|   0|  12|          31|           1|
    |icmp_ln958_fu_431_p2    |   icmp   |      0|   0|  12|          32|           1|
    |lshr_ln947_fu_361_p2    |   lshr   |      0|   0|  50|           2|          17|
    |lshr_ln958_fu_445_p2    |   lshr   |      0|   0|  85|          32|          32|
    |or_ln949_fu_417_p2      |    or    |      0|   0|   1|           1|           1|
    |grp_fu_192_p1           |  select  |      0|   0|  32|           1|           1|
    |m_1_fu_462_p3           |  select  |      0|   0|  32|           1|          32|
    |select_ln245_fu_224_p3  |  select  |      0|   0|  16|           1|          16|
    |select_ln964_fu_496_p3  |  select  |      0|   0|   7|           1|           7|
    |tmp_V_4_fu_278_p3       |  select  |      0|   0|  17|           1|          17|
    |shl_ln958_fu_456_p2     |    shl   |      0|   0|  85|          32|          32|
    |xor_ln949_fu_392_p2     |    xor   |      0|   0|   2|           1|           2|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0|  40| 686|         350|         461|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |FC2_out_V_address0  |   3|          4|    4|         16|
    |ap_NS_fsm           |  11|         36|    1|         36|
    |i1_0_reg_160        |   3|          2|    4|          8|
    |i2_0_reg_171        |   3|          2|    4|          8|
    |i_0_reg_137         |   3|          2|    4|          8|
    |out_r_Addr_A_orig   |   3|          4|   32|        128|
    |out_r_Din_A         |   3|          3|   32|         96|
    |out_r_WEN_A         |   3|          2|    4|          8|
    |p_Val2_1_reg_127    |   3|          2|   16|         32|
    |sum_0_reg_148       |   3|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  38|         59|  133|        404|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  35|   0|   35|          0|
    |i1_0_reg_160         |   4|   0|    4|          0|
    |i2_0_reg_171         |   4|   0|    4|          0|
    |i_0_reg_137          |   4|   0|    4|          0|
    |i_1_reg_603          |   4|   0|    4|          0|
    |i_2_reg_680          |   4|   0|    4|          0|
    |i_reg_575            |   4|   0|    4|          0|
    |icmp_ln935_reg_608   |   1|   0|    1|          0|
    |icmp_ln958_reg_646   |   1|   0|    1|          0|
    |l_reg_625            |  32|   0|   32|          0|
    |or_ln_reg_641        |   1|   0|   32|         31|
    |out_addr_reg_675     |   4|   0|    4|          0|
    |out_load_reg_685     |  32|   0|   32|          0|
    |p_Result_6_reg_613   |   1|   0|    1|          0|
    |p_Result_8_reg_651   |  32|   0|   32|          0|
    |p_Val2_1_reg_127     |  16|   0|   16|          0|
    |rhs_V_reg_580        |  17|   0|   17|          0|
    |sub_ln944_reg_635    |  32|   0|   32|          0|
    |sum_0_reg_148        |  32|   0|   32|          0|
    |tmp_1_reg_661        |  32|   0|   32|          0|
    |tmp_V_4_reg_618      |  17|   0|   17|          0|
    |tmp_reg_690          |  32|   0|   32|          0|
    |trunc_ln943_reg_630  |   8|   0|    8|          0|
    |zext_ln251_reg_593   |   4|   0|   64|         60|
    +---------------------+----+----+-----+-----------+
    |Total                | 353|   0|  444|         91|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    softmax   | return value |
|ap_done             | out |    1| ap_ctrl_hs |    softmax   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    softmax   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    softmax   | return value |
|out_r_Addr_A        | out |   32|    bram    |     out_r    |     array    |
|out_r_EN_A          | out |    1|    bram    |     out_r    |     array    |
|out_r_WEN_A         | out |    4|    bram    |     out_r    |     array    |
|out_r_Din_A         | out |   32|    bram    |     out_r    |     array    |
|out_r_Dout_A        |  in |   32|    bram    |     out_r    |     array    |
|FC2_out_V_address0  | out |    4|  ap_memory |   FC2_out_V  |     array    |
|FC2_out_V_ce0       | out |    1|  ap_memory |   FC2_out_V  |     array    |
|FC2_out_V_q0        |  in |   16|  ap_memory |   FC2_out_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 21 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 5 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 36 [2/2] (1.75ns)   --->   "%max_val_V = load i16* getelementptr inbounds ([10 x i16]* @FC2_out_V, i64 0, i64 0), align 16" [function.cpp:240]   --->   Operation 36 'load' 'max_val_V' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %out_r, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str117, [1 x i8]* @p_str117, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str117) nounwind"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.75ns)   --->   "%max_val_V = load i16* getelementptr inbounds ([10 x i16]* @FC2_out_V, i64 0, i64 0), align 16" [function.cpp:240]   --->   Operation 38 'load' 'max_val_V' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:243]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i16 [ %max_val_V, %0 ], [ %select_ln245, %._crit_edge ]"   --->   Operation 40 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 1, %0 ], [ %i, %._crit_edge ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.96ns)   --->   "%icmp_ln243 = icmp eq i4 %i_0, -6" [function.cpp:243]   --->   Operation 42 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln243, label %.preheader89.preheader, label %._crit_edge" [function.cpp:243]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i4 %i_0 to i64" [function.cpp:245]   --->   Operation 45 'zext' 'zext_ln245' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%FC2_out_V_addr = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln245" [function.cpp:245]   --->   Operation 46 'getelementptr' 'FC2_out_V_addr' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.75ns)   --->   "%max_val_V_1 = load i16* %FC2_out_V_addr, align 2" [function.cpp:245]   --->   Operation 47 'load' 'max_val_V_1' <Predicate = (!icmp_ln243)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/1] (0.99ns)   --->   "%i = add i4 %i_0, 1" [function.cpp:243]   --->   Operation 48 'add' 'i' <Predicate = (!icmp_ln243)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_1 to i17" [function.cpp:251]   --->   Operation 49 'sext' 'rhs_V' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.46ns)   --->   "br label %.preheader89" [function.cpp:249]   --->   Operation 50 'br' <Predicate = (icmp_ln243)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 51 [1/2] (1.75ns)   --->   "%max_val_V_1 = load i16* %FC2_out_V_addr, align 2" [function.cpp:245]   --->   Operation 51 'load' 'max_val_V_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_4 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln1494 = icmp sgt i16 %max_val_V_1, %p_Val2_1" [function.cpp:245]   --->   Operation 52 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.62ns)   --->   "%select_ln245 = select i1 %icmp_ln1494, i16 %max_val_V_1, i16 %p_Val2_1" [function.cpp:245]   --->   Operation 53 'select' 'select_ln245' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:243]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.75>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ 0.000000e+00, %.preheader89.preheader ]"   --->   Operation 55 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_1, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ 1, %.preheader89.preheader ]"   --->   Operation 56 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.96ns)   --->   "%icmp_ln249 = icmp eq i4 %i1_0, -6" [function.cpp:249]   --->   Operation 57 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 58 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln249, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [function.cpp:249]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i4 %i1_0 to i64" [function.cpp:251]   --->   Operation 60 'zext' 'zext_ln251' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%FC2_out_V_addr_1 = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln251" [function.cpp:251]   --->   Operation 61 'getelementptr' 'FC2_out_V_addr_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.75ns)   --->   "%p_Val2_s = load i16* %FC2_out_V_addr_1, align 2" [function.cpp:251]   --->   Operation 62 'load' 'p_Val2_s' <Predicate = (!icmp_ln249)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 63 [1/1] (0.99ns)   --->   "%i_1 = add i4 1, %i1_0" [function.cpp:249]   --->   Operation 63 'add' 'i_1' <Predicate = (!icmp_ln249)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:255]   --->   Operation 64 'br' <Predicate = (icmp_ln249)> <Delay = 0.46>

State 6 <SV = 4> <Delay = 8.27>
ST_6 : Operation 65 [1/2] (1.75ns)   --->   "%p_Val2_s = load i16* %FC2_out_V_addr_1, align 2" [function.cpp:251]   --->   Operation 65 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [function.cpp:251]   --->   Operation 66 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.54ns)   --->   "%tmp_V_3 = sub i17 %lhs_V, %rhs_V" [function.cpp:251]   --->   Operation 67 'sub' 'tmp_V_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (2.13ns)   --->   "%icmp_ln935 = icmp eq i16 %p_Val2_s, %p_Val2_1" [function.cpp:251]   --->   Operation 68 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_V_3, i32 16)" [function.cpp:251]   --->   Operation 69 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.55ns)   --->   "%tmp_V = sub i17 0, %tmp_V_3" [function.cpp:251]   --->   Operation 70 'sub' 'tmp_V' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.62ns)   --->   "%tmp_V_4 = select i1 %p_Result_6, i17 %tmp_V, i17 %tmp_V_3" [function.cpp:251]   --->   Operation 71 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_4, i32 16, i32 0) nounwind" [function.cpp:251]   --->   Operation 72 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s)" [function.cpp:251]   --->   Operation 73 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.79ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [function.cpp:251]   --->   Operation 74 'cttz' 'l' <Predicate = true> <Delay = 2.79> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [function.cpp:251]   --->   Operation 75 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.55>
ST_7 : Operation 76 [1/1] (1.89ns)   --->   "%sub_ln944 = sub nsw i32 17, %l" [function.cpp:251]   --->   Operation 76 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i17" [function.cpp:251]   --->   Operation 77 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.89ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [function.cpp:251]   --->   Operation 78 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [function.cpp:251]   --->   Operation 79 'partselect' 'tmp_4' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.96ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_4, 0" [function.cpp:251]   --->   Operation 80 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [function.cpp:251]   --->   Operation 81 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.02ns)   --->   "%sub_ln947 = sub i5 10, %trunc_ln947" [function.cpp:251]   --->   Operation 82 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i17" [function.cpp:251]   --->   Operation 83 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i17 -1, %zext_ln947" [function.cpp:251]   --->   Operation 84 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_4 = and i17 %tmp_V_4, %lshr_ln947" [function.cpp:251]   --->   Operation 85 'and' 'p_Result_4' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (2.18ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i17 %p_Result_4, 0" [function.cpp:251]   --->   Operation 86 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [function.cpp:251]   --->   Operation 87 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [function.cpp:251]   --->   Operation 88 'bitselect' 'tmp_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_5, true" [function.cpp:251]   --->   Operation 89 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.55ns)   --->   "%add_ln949 = add i17 -24, %trunc_ln944" [function.cpp:251]   --->   Operation 90 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_4, i17 %add_ln949)" [function.cpp:251]   --->   Operation 91 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [function.cpp:251]   --->   Operation 92 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [function.cpp:251]   --->   Operation 93 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [function.cpp:251]   --->   Operation 94 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.80>
ST_7 : Operation 95 [1/1] (1.96ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [function.cpp:251]   --->   Operation 95 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 8.24>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%m = zext i17 %tmp_V_4 to i32" [function.cpp:251]   --->   Operation 96 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.89ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [function.cpp:251]   --->   Operation 97 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [function.cpp:251]   --->   Operation 98 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (1.89ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [function.cpp:251]   --->   Operation 99 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [function.cpp:251]   --->   Operation 100 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [function.cpp:251]   --->   Operation 101 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (2.93ns) (out node of the LUT)   --->   "%m_2 = add i32 %m_1, %or_ln" [function.cpp:251]   --->   Operation 102 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 2.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%m_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)" [function.cpp:251]   --->   Operation 103 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%m_6 = zext i31 %m_5 to i32" [function.cpp:251]   --->   Operation 104 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)" [function.cpp:251]   --->   Operation 105 'bitselect' 'tmp_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.44ns)   --->   "%select_ln964 = select i1 %tmp_6, i8 127, i8 126" [function.cpp:251]   --->   Operation 106 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 7, %trunc_ln943" [function.cpp:251]   --->   Operation 107 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 108 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [function.cpp:251]   --->   Operation 108 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_6, i8 %add_ln964)" [function.cpp:251]   --->   Operation 109 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_6, i9 %tmp_3, i32 23, i32 31)" [function.cpp:251]   --->   Operation 110 'partset' 'p_Result_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 7.83>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_8 to float" [function.cpp:251]   --->   Operation 111 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.70ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [function.cpp:251]   --->   Operation 112 'select' 'select_ln935' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [8/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 113 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.12>
ST_10 : Operation 114 [7/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 114 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 7.12>
ST_11 : Operation 115 [6/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 115 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 10> <Delay = 7.12>
ST_12 : Operation 116 [5/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 116 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.12>
ST_13 : Operation 117 [4/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 117 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.12>
ST_14 : Operation 118 [3/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 118 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.12>
ST_15 : Operation 119 [2/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 119 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.12>
ST_16 : Operation 120 [1/8] (7.12ns)   --->   "%tmp_1 = call float @llvm.exp.f32(float %select_ln935)" [function.cpp:251]   --->   Operation 120 'fexp' 'tmp_1' <Predicate = true> <Delay = 7.12> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 7> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 15> <Delay = 8.58>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [10 x float]* %out_r, i64 0, i64 %zext_ln251" [function.cpp:251]   --->   Operation 121 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (1.75ns)   --->   "store float %tmp_1, float* %out_addr_1, align 4" [function.cpp:251]   --->   Operation 122 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_17 : Operation 123 [4/4] (8.58ns)   --->   "%sum = fadd float %sum_0, %tmp_1" [function.cpp:252]   --->   Operation 123 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 8.58>
ST_18 : Operation 124 [3/4] (8.58ns)   --->   "%sum = fadd float %sum_0, %tmp_1" [function.cpp:252]   --->   Operation 124 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 8.58>
ST_19 : Operation 125 [2/4] (8.58ns)   --->   "%sum = fadd float %sum_0, %tmp_1" [function.cpp:252]   --->   Operation 125 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 8.58>
ST_20 : Operation 126 [1/4] (8.58ns)   --->   "%sum = fadd float %sum_0, %tmp_1" [function.cpp:252]   --->   Operation 126 'fadd' 'sum' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader89" [function.cpp:249]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.75>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_2, %2 ], [ 1, %.preheader.preheader ]"   --->   Operation 128 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.96ns)   --->   "%icmp_ln255 = icmp eq i4 %i2_0, -6" [function.cpp:255]   --->   Operation 129 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 130 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %3, label %2" [function.cpp:255]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %i2_0 to i64" [function.cpp:257]   --->   Operation 132 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [10 x float]* %out_r, i64 0, i64 %zext_ln257" [function.cpp:257]   --->   Operation 133 'getelementptr' 'out_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_21 : Operation 134 [2/2] (1.75ns)   --->   "%out_load = load float* %out_addr, align 4" [function.cpp:257]   --->   Operation 134 'load' 'out_load' <Predicate = (!icmp_ln255)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_21 : Operation 135 [1/1] (0.99ns)   --->   "%i_2 = add i4 %i2_0, 1" [function.cpp:255]   --->   Operation 135 'add' 'i_2' <Predicate = (!icmp_ln255)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [function.cpp:259]   --->   Operation 136 'ret' <Predicate = (icmp_ln255)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.75>
ST_22 : Operation 137 [1/2] (1.75ns)   --->   "%out_load = load float* %out_addr, align 4" [function.cpp:257]   --->   Operation 137 'load' 'out_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 23 <SV = 6> <Delay = 7.19>
ST_23 : Operation 138 [12/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 138 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 7> <Delay = 7.19>
ST_24 : Operation 139 [11/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 139 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 7.19>
ST_25 : Operation 140 [10/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 140 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 7.19>
ST_26 : Operation 141 [9/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 141 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 7.19>
ST_27 : Operation 142 [8/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 142 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 7.19>
ST_28 : Operation 143 [7/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 143 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.19>
ST_29 : Operation 144 [6/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 144 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.19>
ST_30 : Operation 145 [5/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 145 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 7.19>
ST_31 : Operation 146 [4/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 146 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.19>
ST_32 : Operation 147 [3/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 147 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 7.19>
ST_33 : Operation 148 [2/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 148 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 7.19>
ST_34 : Operation 149 [1/12] (7.19ns)   --->   "%tmp = fdiv float %out_load, %sum_0" [function.cpp:257]   --->   Operation 149 'fdiv' 'tmp' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 1.75>
ST_35 : Operation 150 [1/1] (1.75ns)   --->   "store float %tmp, float* %out_addr, align 4" [function.cpp:257]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:255]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ FC2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000]
max_val_V         (load             ) [ 001110000000000000000000000000000000]
br_ln243          (br               ) [ 001110000000000000000000000000000000]
p_Val2_1          (phi              ) [ 000111111111111111111000000000000000]
i_0               (phi              ) [ 000100000000000000000000000000000000]
icmp_ln243        (icmp             ) [ 000110000000000000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000000000000]
br_ln243          (br               ) [ 000000000000000000000000000000000000]
zext_ln245        (zext             ) [ 000000000000000000000000000000000000]
FC2_out_V_addr    (getelementptr    ) [ 000010000000000000000000000000000000]
i                 (add              ) [ 001110000000000000000000000000000000]
rhs_V             (sext             ) [ 000001111111111111111000000000000000]
br_ln249          (br               ) [ 000111111111111111111000000000000000]
max_val_V_1       (load             ) [ 000000000000000000000000000000000000]
icmp_ln1494       (icmp             ) [ 000000000000000000000000000000000000]
select_ln245      (select           ) [ 001110000000000000000000000000000000]
br_ln243          (br               ) [ 001110000000000000000000000000000000]
sum_0             (phi              ) [ 000001111111111111111111111111111111]
i1_0              (phi              ) [ 000001000000000000000000000000000000]
icmp_ln249        (icmp             ) [ 000001111111111111111000000000000000]
empty_17          (speclooptripcount) [ 000000000000000000000000000000000000]
br_ln249          (br               ) [ 000000000000000000000000000000000000]
zext_ln251        (zext             ) [ 000000111111111111000000000000000000]
FC2_out_V_addr_1  (getelementptr    ) [ 000000100000000000000000000000000000]
i_1               (add              ) [ 000101111111111111111000000000000000]
br_ln255          (br               ) [ 000001111111111111111111111111111111]
p_Val2_s          (load             ) [ 000000000000000000000000000000000000]
lhs_V             (sext             ) [ 000000000000000000000000000000000000]
tmp_V_3           (sub              ) [ 000000000000000000000000000000000000]
icmp_ln935        (icmp             ) [ 000000011100000000000000000000000000]
p_Result_6        (bitselect        ) [ 000000011000000000000000000000000000]
tmp_V             (sub              ) [ 000000000000000000000000000000000000]
tmp_V_4           (select           ) [ 000000011000000000000000000000000000]
p_Result_s        (partselect       ) [ 000000000000000000000000000000000000]
p_Result_7        (bitconcatenate   ) [ 000000000000000000000000000000000000]
l                 (cttz             ) [ 000000010000000000000000000000000000]
trunc_ln943       (trunc            ) [ 000000011000000000000000000000000000]
sub_ln944         (sub              ) [ 000000001000000000000000000000000000]
trunc_ln944       (trunc            ) [ 000000000000000000000000000000000000]
lsb_index         (add              ) [ 000000000000000000000000000000000000]
tmp_4             (partselect       ) [ 000000000000000000000000000000000000]
icmp_ln947        (icmp             ) [ 000000000000000000000000000000000000]
trunc_ln947       (trunc            ) [ 000000000000000000000000000000000000]
sub_ln947         (sub              ) [ 000000000000000000000000000000000000]
zext_ln947        (zext             ) [ 000000000000000000000000000000000000]
lshr_ln947        (lshr             ) [ 000000000000000000000000000000000000]
p_Result_4        (and              ) [ 000000000000000000000000000000000000]
icmp_ln947_1      (icmp             ) [ 000000000000000000000000000000000000]
a                 (and              ) [ 000000000000000000000000000000000000]
tmp_5             (bitselect        ) [ 000000000000000000000000000000000000]
xor_ln949         (xor              ) [ 000000000000000000000000000000000000]
add_ln949         (add              ) [ 000000000000000000000000000000000000]
p_Result_3        (bitselect        ) [ 000000000000000000000000000000000000]
and_ln949         (and              ) [ 000000000000000000000000000000000000]
or_ln949          (or               ) [ 000000000000000000000000000000000000]
or_ln             (bitconcatenate   ) [ 000000001000000000000000000000000000]
icmp_ln958        (icmp             ) [ 000000001000000000000000000000000000]
m                 (zext             ) [ 000000000000000000000000000000000000]
add_ln958         (add              ) [ 000000000000000000000000000000000000]
lshr_ln958        (lshr             ) [ 000000000000000000000000000000000000]
sub_ln958         (sub              ) [ 000000000000000000000000000000000000]
shl_ln958         (shl              ) [ 000000000000000000000000000000000000]
m_1               (select           ) [ 000000000000000000000000000000000000]
m_2               (add              ) [ 000000000000000000000000000000000000]
m_5               (partselect       ) [ 000000000000000000000000000000000000]
m_6               (zext             ) [ 000000000000000000000000000000000000]
tmp_6             (bitselect        ) [ 000000000000000000000000000000000000]
select_ln964      (select           ) [ 000000000000000000000000000000000000]
sub_ln964         (sub              ) [ 000000000000000000000000000000000000]
add_ln964         (add              ) [ 000000000000000000000000000000000000]
tmp_3             (bitconcatenate   ) [ 000000000000000000000000000000000000]
p_Result_8        (partset          ) [ 000000000100000000000000000000000000]
bitcast_ln739     (bitcast          ) [ 000000000000000000000000000000000000]
select_ln935      (select           ) [ 000000000011111110000000000000000000]
tmp_1             (fexp             ) [ 000000000000000001111000000000000000]
out_addr_1        (getelementptr    ) [ 000000000000000000000000000000000000]
store_ln251       (store            ) [ 000000000000000000000000000000000000]
sum               (fadd             ) [ 000101111111111111111000000000000000]
br_ln249          (br               ) [ 000101111111111111111000000000000000]
i2_0              (phi              ) [ 000000000000000000000100000000000000]
icmp_ln255        (icmp             ) [ 000000000000000000000111111111111111]
empty_18          (speclooptripcount) [ 000000000000000000000000000000000000]
br_ln255          (br               ) [ 000000000000000000000000000000000000]
zext_ln257        (zext             ) [ 000000000000000000000000000000000000]
out_addr          (getelementptr    ) [ 000000000000000000000011111111111111]
i_2               (add              ) [ 000001000000000000000111111111111111]
ret_ln259         (ret              ) [ 000000000000000000000000000000000000]
out_load          (load             ) [ 000000000000000000000001111111111110]
tmp               (fdiv             ) [ 000000000000000000000000000000000001]
store_ln257       (store            ) [ 000000000000000000000000000000000000]
br_ln255          (br               ) [ 000001000000000000000111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FC2_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC2_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_V/1 max_val_V_1/3 p_Val2_s/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="FC2_out_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FC2_out_V_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="FC2_out_V_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FC2_out_V_addr_1/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="out_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="12"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/17 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln251/17 out_load/21 store_ln257/35 "/>
</bind>
</comp>

<comp id="119" class="1004" name="out_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/21 "/>
</bind>
</comp>

<comp id="127" class="1005" name="p_Val2_1_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="1"/>
<pin id="129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_1_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="16" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="sum_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="sum_0_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i1_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i1_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i2_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i2_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/21 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="12"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/17 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="3"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln243_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln245_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="rhs_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln1494_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln245_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="1"/>
<pin id="228" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln245/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln249_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln251_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="lhs_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_V_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="2"/>
<pin id="256" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_3/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln935_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="2"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="17" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_V_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="17" slack="0"/>
<pin id="275" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_V_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="17" slack="0"/>
<pin id="281" dir="0" index="2" bw="17" slack="0"/>
<pin id="282" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="17" slack="0"/>
<pin id="288" dir="0" index="1" bw="17" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="1" slack="0"/>
<pin id="291" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Result_7_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="17" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="l_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln943_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sub_ln944_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln944_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lsb_index_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="0" index="3" bw="6" slack="0"/>
<pin id="336" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln947_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="0"/>
<pin id="343" dir="0" index="1" bw="31" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln947_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sub_ln947_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln947_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="lshr_ln947_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Result_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="17" slack="1"/>
<pin id="369" dir="0" index="1" bw="17" slack="0"/>
<pin id="370" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln947_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="a_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln949_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln949_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="17" slack="0"/>
<pin id="401" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Result_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="17" slack="1"/>
<pin id="407" dir="0" index="2" bw="17" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln949_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln949_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln958_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="m_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="17" slack="2"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln958_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="lshr_ln958_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="17" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln958_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shl_ln958_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="17" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="m_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="m_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="m_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="31" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="m_6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="31" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln964_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln964_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="8" slack="2"/>
<pin id="507" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln964_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="2"/>
<pin id="518" dir="0" index="2" bw="8" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_Result_8_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="31" slack="0"/>
<pin id="525" dir="0" index="2" bw="9" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="0" index="4" bw="6" slack="0"/>
<pin id="528" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bitcast_ln739_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln935_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="3"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln255_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="4" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/21 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln257_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/21 "/>
</bind>
</comp>

<comp id="556" class="1004" name="i_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/21 "/>
</bind>
</comp>

<comp id="562" class="1005" name="max_val_V_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_val_V "/>
</bind>
</comp>

<comp id="570" class="1005" name="FC2_out_V_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="1"/>
<pin id="572" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="FC2_out_V_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="0"/>
<pin id="577" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="580" class="1005" name="rhs_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="17" slack="2"/>
<pin id="582" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="585" class="1005" name="select_ln245_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln245 "/>
</bind>
</comp>

<comp id="593" class="1005" name="zext_ln251_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="12"/>
<pin id="595" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln251 "/>
</bind>
</comp>

<comp id="598" class="1005" name="FC2_out_V_addr_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="1"/>
<pin id="600" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="FC2_out_V_addr_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="i_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_ln935_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_Result_6_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="2"/>
<pin id="615" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_V_4_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="17" slack="1"/>
<pin id="620" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="625" class="1005" name="l_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="630" class="1005" name="trunc_ln943_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="2"/>
<pin id="632" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="635" class="1005" name="sub_ln944_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="641" class="1005" name="or_ln_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="646" class="1005" name="icmp_ln958_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="651" class="1005" name="p_Result_8_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="656" class="1005" name="select_ln935_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="sum_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="675" class="1005" name="out_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="1"/>
<pin id="677" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="680" class="1005" name="i_2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="out_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="136"><net_src comp="130" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="148" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="148" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="141" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="141" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="212"><net_src comp="141" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="130" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="84" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="127" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="84" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="127" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="164" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="164" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="164" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="84" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="84" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="127" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="253" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="253" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="264" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="253" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="278" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="286" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="296" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="316" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="316" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="341" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="325" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="60" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="321" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="398" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="392" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="378" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="325" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="10" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="66" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="437" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="437" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="445" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="456" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="469" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="474" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="469" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="70" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="496" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="509" pin="2"/><net_sink comp="515" pin=2"/></net>

<net id="529"><net_src comp="78" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="484" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="515" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="522" pin=4"/></net>

<net id="542"><net_src comp="24" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="544"><net_src comp="537" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="549"><net_src comp="175" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="16" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="175" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="560"><net_src comp="175" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="14" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="84" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="573"><net_src comp="90" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="578"><net_src comp="208" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="583"><net_src comp="214" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="588"><net_src comp="224" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="596"><net_src comp="238" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="601"><net_src comp="98" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="606"><net_src comp="243" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="611"><net_src comp="258" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="616"><net_src comp="264" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="621"><net_src comp="278" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="628"><net_src comp="304" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="633"><net_src comp="312" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="638"><net_src comp="316" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="644"><net_src comp="423" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="649"><net_src comp="431" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="654"><net_src comp="522" pin="5"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="659"><net_src comp="537" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="664"><net_src comp="192" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="670"><net_src comp="182" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="678"><net_src comp="119" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="683"><net_src comp="556" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="688"><net_src comp="113" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="693"><net_src comp="187" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {17 35 }
	Port: FC2_out_V | {}
 - Input state : 
	Port: softmax : out_r | {21 22 }
	Port: softmax : FC2_out_V | {1 2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln243 : 1
		br_ln243 : 2
		zext_ln245 : 1
		FC2_out_V_addr : 2
		max_val_V_1 : 3
		i : 1
		rhs_V : 1
	State 4
		icmp_ln1494 : 1
		select_ln245 : 2
	State 5
		icmp_ln249 : 1
		br_ln249 : 2
		zext_ln251 : 1
		FC2_out_V_addr_1 : 2
		p_Val2_s : 3
		i_1 : 1
	State 6
		lhs_V : 1
		tmp_V_3 : 2
		icmp_ln935 : 1
		p_Result_6 : 3
		tmp_V : 3
		tmp_V_4 : 4
		p_Result_s : 5
		p_Result_7 : 6
		l : 7
		trunc_ln943 : 8
	State 7
		trunc_ln944 : 1
		lsb_index : 1
		tmp_4 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_4 : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_5 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_3 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln : 6
		icmp_ln958 : 2
	State 8
		lshr_ln958 : 1
		shl_ln958 : 1
		m_1 : 2
		m_2 : 3
		m_5 : 4
		m_6 : 5
		tmp_6 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_3 : 7
		p_Result_8 : 8
	State 9
		select_ln935 : 1
		tmp_1 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln251 : 1
	State 18
	State 19
	State 20
	State 21
		icmp_ln255 : 1
		br_ln255 : 2
		zext_ln257 : 1
		out_addr : 2
		out_load : 3
		i_2 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fdiv   |      grp_fu_187     |    0    |   563   |   991   |
|----------|---------------------|---------|---------|---------|
|   fexp   |      grp_fu_192     |    7    |   324   |   906   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_182     |    2    |   227   |   404   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_208      |    0    |    0    |    6    |
|          |      i_1_fu_243     |    0    |    0    |    6    |
|          |   lsb_index_fu_325  |    0    |    0    |    32   |
|    add   |   add_ln949_fu_398  |    0    |    0    |    17   |
|          |   add_ln958_fu_440  |    0    |    0    |    32   |
|          |      m_2_fu_469     |    0    |    0    |    32   |
|          |   add_ln964_fu_509  |    0    |    0    |    8    |
|          |      i_2_fu_556     |    0    |    0    |    6    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_V_3_fu_253   |    0    |    0    |    16   |
|          |     tmp_V_fu_272    |    0    |    0    |    17   |
|    sub   |   sub_ln944_fu_316  |    0    |    0    |    32   |
|          |   sub_ln947_fu_351  |    0    |    0    |    7    |
|          |   sub_ln958_fu_451  |    0    |    0    |    32   |
|          |   sub_ln964_fu_504  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          | select_ln245_fu_224 |    0    |    0    |    16   |
|          |    tmp_V_4_fu_278   |    0    |    0    |    17   |
|  select  |      m_1_fu_462     |    0    |    0    |    32   |
|          | select_ln964_fu_496 |    0    |    0    |    8    |
|          | select_ln935_fu_537 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   lshr   |  lshr_ln947_fu_361  |    0    |    0    |    12   |
|          |  lshr_ln958_fu_445  |    0    |    0    |    85   |
|----------|---------------------|---------|---------|---------|
|    shl   |   shl_ln958_fu_456  |    0    |    0    |    85   |
|----------|---------------------|---------|---------|---------|
|   cttz   |       l_fu_304      |    0    |    40   |    36   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln243_fu_197  |    0    |    0    |    2    |
|          |  icmp_ln1494_fu_218 |    0    |    0    |    7    |
|          |  icmp_ln249_fu_232  |    0    |    0    |    2    |
|   icmp   |  icmp_ln935_fu_258  |    0    |    0    |    7    |
|          |  icmp_ln947_fu_341  |    0    |    0    |    12   |
|          | icmp_ln947_1_fu_372 |    0    |    0    |    8    |
|          |  icmp_ln958_fu_431  |    0    |    0    |    12   |
|          |  icmp_ln255_fu_545  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  p_Result_4_fu_367  |    0    |    0    |    17   |
|    and   |       a_fu_378      |    0    |    0    |    1    |
|          |   and_ln949_fu_411  |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln949_fu_392  |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    or    |   or_ln949_fu_417   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln245_fu_203  |    0    |    0    |    0    |
|          |  zext_ln251_fu_238  |    0    |    0    |    0    |
|   zext   |  zext_ln947_fu_357  |    0    |    0    |    0    |
|          |       m_fu_437      |    0    |    0    |    0    |
|          |      m_6_fu_484     |    0    |    0    |    0    |
|          |  zext_ln257_fu_551  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     rhs_V_fu_214    |    0    |    0    |    0    |
|          |     lhs_V_fu_249    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_Result_6_fu_264  |    0    |    0    |    0    |
| bitselect|     tmp_5_fu_384    |    0    |    0    |    0    |
|          |  p_Result_3_fu_404  |    0    |    0    |    0    |
|          |     tmp_6_fu_488    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_Result_s_fu_286  |    0    |    0    |    0    |
|partselect|     tmp_4_fu_331    |    0    |    0    |    0    |
|          |      m_5_fu_474     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_Result_7_fu_296  |    0    |    0    |    0    |
|bitconcatenate|     or_ln_fu_423    |    0    |    0    |    0    |
|          |     tmp_3_fu_515    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln943_fu_312 |    0    |    0    |    0    |
|   trunc  |  trunc_ln944_fu_321 |    0    |    0    |    0    |
|          |  trunc_ln947_fu_347 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  partset |  p_Result_8_fu_522  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    9    |   1154  |   2948  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|FC2_out_V_addr_1_reg_598|    4   |
| FC2_out_V_addr_reg_570 |    4   |
|      i1_0_reg_160      |    4   |
|      i2_0_reg_171      |    4   |
|       i_0_reg_137      |    4   |
|       i_1_reg_603      |    4   |
|       i_2_reg_680      |    4   |
|        i_reg_575       |    4   |
|   icmp_ln935_reg_608   |    1   |
|   icmp_ln958_reg_646   |    1   |
|        l_reg_625       |   32   |
|    max_val_V_reg_562   |   16   |
|      or_ln_reg_641     |   32   |
|    out_addr_reg_675    |    4   |
|    out_load_reg_685    |   32   |
|   p_Result_6_reg_613   |    1   |
|   p_Result_8_reg_651   |   32   |
|    p_Val2_1_reg_127    |   16   |
|      rhs_V_reg_580     |   17   |
|  select_ln245_reg_585  |   16   |
|  select_ln935_reg_656  |   32   |
|    sub_ln944_reg_635   |   32   |
|      sum_0_reg_148     |   32   |
|       sum_reg_667      |   32   |
|      tmp_1_reg_661     |   32   |
|     tmp_V_4_reg_618    |   17   |
|       tmp_reg_690      |   32   |
|   trunc_ln943_reg_630  |    8   |
|   zext_ln251_reg_593   |   64   |
+------------------------+--------+
|          Total         |   513  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   5  |  16  |   80   ||    4    |
| grp_access_fu_113 |  p0  |   3  |   4  |   12   ||    3    |
| grp_access_fu_113 |  p1  |   2  |  32  |   64   ||    3    |
|   sum_0_reg_148   |  p0  |   2  |  32  |   64   ||    3    |
|     grp_fu_192    |  p1  |   2  |  32  |   64   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   284  ||  3.676  ||    16   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |  1154  |  2948  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   16   |
|  Register |    -   |    -   |   513  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    3   |  1667  |  2964  |
+-----------+--------+--------+--------+--------+
