Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 21 17:57:57 2021
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   971 |
|    Minimum number of control sets                        |   971 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2786 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   971 |
| >= 0 to < 4        |   102 |
| >= 4 to < 6        |   152 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |   161 |
| >= 10 to < 12      |    62 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |    23 |
| >= 16              |   380 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12880 |         3470 |
| No           | No                    | Yes                    |             154 |           73 |
| No           | Yes                   | No                     |            1645 |          630 |
| Yes          | No                    | No                     |            7008 |         2045 |
| Yes          | No                    | Yes                    |             604 |          179 |
| Yes          | Yes                   | No                     |            5395 |         1562 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                             Clock Signal                                            |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                                                          Set/Reset Signal                                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                               | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/src_in[7]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/read_length[7]_i_1_n_0                                                                                                                                                                             | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/read_length[5]_i_1_n_0                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rid[4]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/s00_axi_bid[4]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/in0                       |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                            | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/p_0_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[9]_0[0]                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[9]_0[0]                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/s00_axi_rid[4]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/out_valid_int_reg_i_2_n_0 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut              |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/CLR                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                    | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut               |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/CLR                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_EdgeTrigger_IL/EdgeTriggerEventOut               |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/CLR                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_sys_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                           |                1 |              1 |         1.00 |
|  design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet__0                                 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/s00_axi_rid[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[4]_i_1_n_0                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_sys_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_sys_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_bid[4]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                           | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/s00_axi_bid[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/gen_master_slots[9].reg_slice_mi/reset                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/s00_axi_bid[4]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/bus2ip_wrce_int[0]                                                                                                             | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/slave_counter[10]_i_1_n_0                                                                                                                                                                                                            | design_1_i/IIC/AXI4_AXIToIIC_0/U0/slave_counter[8]_i_1_n_0                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/dest_req                                                                                                                                                               | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Redo_Calibration_reg_n_0                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Redo_Calibration_reg_n_0                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Redo_Calibration_reg_n_0                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/p_0_in                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_ch_b[3]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tlast1                                                                                                                                                                                    | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/StretchedEventOut                   | design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/load                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/substream_ended[0]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                          | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                      | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/cmd[3]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/tsg[3]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_ch_a[3]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/m_axi_arlen[3]_i_2_n_0                                                                                                                                                                             | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/m_axi_arlen[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/StretchedEventOut                   | design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/load                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i___0_n_0                      |                1 |              4 |         4.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i___0_n_0                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/tsg[3]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/cmd[3]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_ch_b[3]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_ch_a[3]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                        |                2 |              4 |         2.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i___0_n_0                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/FSM_sequential_state[3]_i_1_n_0               | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Redo_Calibration_reg_n_0                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/FSM_sequential_state[3]_i_1_n_0               | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Redo_Calibration_reg_n_0                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                              | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/FSM_sequential_state[3]_i_1_n_0              | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Redo_Calibration_reg_n_0                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut                  | design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/load                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                             | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/bursts_remaining                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/burst_bytes_remaining[3]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/state_0                                                                                                                                                                                            | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/error_handler_inst/rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/state_after_ack                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/m_axis_spi_tuser[4]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_after_write[4]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/verify_counter                                                                                                                                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/verify_counter[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/m00_axi_araddr[8]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/m_axi_awlen[3]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                           | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                  | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                          | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                         | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/error_handler_inst/force_s_tready_i_1_n_0                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/areset_reg                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/arb_gnt_r[3]_i_1_n_0                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                           | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                    | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                              |                                                                                                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/read_length[7]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                     |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/E[0]                                         |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[44]_i_1_n_0                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/m_axi_awaddr[6]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[2].simple_log2_inst/p_0_in                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                    | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCCounter_0/U0/axihandler/s00_axi_awready_int_i_2_n_0                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/E[0]                                                                      | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                          | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[1].simple_log2_inst/p_0_in                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                        |                2 |              5 |         2.50 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[44]_i_1_n_0                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                2 |              5 |         2.50 |
|  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Stretcher_IL/StretchedEventOut                   |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Stretcher_IL/StretchedEventOut                   |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Stretcher_IL/StretchedEventOut                  |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[0].simple_log2_inst/p_0_in                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                    | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/state_after_verify[4]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                    | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/AR[0]                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                         | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/m00_axis_tvalid_reg_0[0]                                                                                                                                           | design_1_i/TDC_Calib/TDC/Sync/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/AR[0]                                                                                                                                                                                                              |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                     |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[23]_i_1_n_0                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[23]_i_1_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                       | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg_0                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/rst                                                                                                                                                                                                                      |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/m_axi_wdata_int[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/SR[0]                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/slave_addr[6]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/return_set_slave[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                          | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/return_tx_empty[7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                   | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I/m_axis_tkeep_int                                                                                                                                              | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I/m_axis_tdata_int[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/rdata_len[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I/zero_counter0                                                                                                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I/zero_counter[7]_i_1_n_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/pages_remaining[7]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/m_axis_spi_tdata_int[7]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                           | design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wea[0]                                                                                                                                                                               | design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I/tail_aligner/axis_slice_register_inst/m_axis_tdata[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/bytes_remaining[7]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I/m_axis_tkeep_int                                                                                                                                              | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I/m_axis_tdata_int[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I/tail_aligner/axis_slice_register_inst/m_axis_tdata[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I/zero_counter0                                                                                                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I/zero_counter[7]_i_1_n_0                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/slave_reg[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/slave_counter[10]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I/zero_counter0                                                                                                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I/zero_counter[7]_i_1_n_0                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I/m_axis_tkeep_int                                                                                                                                              | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I/m_axis_tdata_int[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/tx_data[7]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I/tail_aligner/axis_slice_register_inst/m_axis_tdata[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                   | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I/zero_counter0                                                                                                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I/zero_counter[7]_i_1_n_0                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                              | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I/m_axis_tkeep_int                                                                                                                                              | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I/m_axis_tdata_int[7]_i_1_n_0                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                            | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/commit                                                                                                                                                           | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                   | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I/tail_aligner/axis_slice_register_inst/m_axis_tdata[7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_1                                                                                                              | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/Bus2IP_Reset_i_reg                                                   |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/status_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/m00_axis_tdata[7]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/arlen[7]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/full_int_reg_4[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/full_int_reg_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/full_int_reg_2[0]                                                                                                                            | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/read_index[5]_i_1__0_n_0                                                                                                                     | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/internal_write_index0                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                              | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/full_int_reg_2[0]                                                                                                                            | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/full_int_reg_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/read_length_local[7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                          | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/read_index[5]_i_1_n_0                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/internal_write_index0                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/m_axis_tdest[7]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                             |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                         | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                             | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[23]_i_1_n_0                                                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_7                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/internal_write_index0                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/read_index[5]_i_1__2_n_0                                                                                                                     | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/E[0]                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/full_int_reg_2[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/full_int_reg_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/commit_reg_n_0                                                                                                                                                   | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[15]_i_1_n_0                                                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/commit_reg_n_0                                                                                                                                                   | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[31]_i_2_n_0                                                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[7]_i_1_n_0                                                                                                                                                                          | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                             | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                    | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/tdest_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[31]_i_1_n_0                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[39]_i_1_n_0                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[31]_i_1_n_0                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/ft_clk_design_1_clk_wiz_1_0_en_clk                                       |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   | design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/SI_counter[7]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   | design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/out_SI                                                                                                                                                                                        | design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/SI_counter[7]_i_1__0_n_0                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                              | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0                | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                            | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/window[39]_i_1_n_0                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                          | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                       | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/commit_reg_n_0                                                                                                                                                   | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/internal_write_index0                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/read_index[5]_i_1__1_n_0                                                                                                                     | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/E[0]                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/full_int_reg_2[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/full_int_reg_3[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/arlen                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/ReceiverData_S2MM_inst/m_axis_tdest0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]           | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                          | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int0             |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]           | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/MUX_sel_signal[31]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/MUX_sel_signal[23]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/MUX_sel_signal[15]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/MUX_sel_signal[3]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                         | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                    | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                          | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                     | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/arlen[7]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                       | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                       | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                             | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int0            |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/ReceiverData_MM2S_inst/m_axis_tdest0                                                                                                                                                                                | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/ReceiverData_MM2S_inst/m_axis_tdest[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                          | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int0             |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                    | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                             | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axis_interconnect_0/xbar/inst/areset_r                                                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0  |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                                                                   | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                               |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[1].pwm_breath_inst/pwm_inst/ton_reg[8]_i_1__0_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0  |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/prev_page_addr[22]_i_1_n_0                                                                                                                                                                     | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/prev_page_addr[31]_i_1_n_0                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/dummy_counter[8]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[0].pwm_breath_inst/pwm_inst/ton_reg[8]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[2].pwm_breath_inst/pwm_inst/ton_reg[8]_i_1__1_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/barrel_cntr                                                                                 | design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/SR[0]                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/axi_awready0                                                                                                                                                                                           | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/tlast_generator_int/SR[0]                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/p_0_in                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/addrb0                                        |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_addra_driver_reg0           | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_addra_driver_reg[9]_i_1_n_0                            |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_addra[9]_i_1_n_0             |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_addra[9]_i_1_n_0            |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/axi_awready0                                                                                                                                                                                           | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_addra[9]_i_1_n_0             |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/axi_arready0                                                                                                                                                                                           | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                       | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                         | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                         | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/boot_delay_cnt_reg0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/axi_arready0                                                                                                                                                                                           | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                             | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                             | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/state                                                                                                                                                                                                                                | design_1_i/IIC/AXI4_AXIToIIC_0/U0/s00_axi_awready_i_1_n_0                                                                                                                                                                                                                                         |                8 |             10 |         1.25 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/addrb0                                       |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/addrb0                                        |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_addra_driver_reg0           | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_addra_driver_reg[9]_i_1_n_0                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/p_0_in                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/p_0_in                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_addra_driver_reg0          | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_addra_driver_reg[9]_i_1_n_0                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/araddr_next[11]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[0].pwm_breath_inst/pwm_lut_in[10]_i_1_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/awaddr[11]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[1].pwm_breath_inst/pwm_lut_in[10]_i_1_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[2].pwm_breath_inst/pwm_lut_in[10]_i_1_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/E[0]                                                                                                                                                                                          | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/rst                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/awaddr[11]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/araddr_next[11]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   |                                                                                                                                                                                                                                                                        | design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/output_counter_current[10]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/output_counter[10]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_64_127_0_2_i_1__2_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/return_read[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |               11 |             12 |         1.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_192_255_0_2_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                    | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                              | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_64_127_0_2_i_1__1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_192_255_0_2_i_1__1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_0_63_0_2_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_128_191_0_2_i_1__1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/flash_page_validCount                                                                                                                                                                            | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/flash_page_validFlag[0]_i_2_n_0                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_0_63_0_2_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_64_127_0_2_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_128_191_0_2_i_1__0_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_192_255_0_2_i_1__0_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_0_63_0_2_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_posted_to_axi_2_reg[0]                                                                         | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]  | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                        |                4 |             12 |         3.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]  | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_64_127_0_2_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_0_63_0_2_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                           | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.bb_async_fifo_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_128_191_0_2_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/ReceiverData_S2MM_inst/peripherals_aresetn                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_192_255_0_2_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/ReceiverData_MM2S_inst/peripherals_aresetn                                                                                                                                                                                                     |                8 |             12 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/fifo_data_reg_128_191_0_2_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/araddr_next[13]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   |                                                                                                                                                                                                                                                                        | design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/IIC/AXI4_AXIToIIC_0/U0/s00_axi_awready_i_1_n_0                                                                                                                                                                                                                                         |               12 |             13 |         1.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/addr_counter[12]_i_1_n_0                                                                                                                                                                | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/AR[0]                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/awaddr                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/rst                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter[12]_i_1__0_n_0                                                                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/AR[0]                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/addr_counter[12]_i_1__0_n_0                                                                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/AR[0]                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/addr_counter[12]_i_1_n_0                                                                                                                                                                | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/AR[0]                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                           |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/s00_axi_rdata[30]_i_2_n_0                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/s00_axi_rdata[30]_i_1_n_0                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_2_n_0                                                                                                                                                                       | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[23]_i_1_n_0                                                                                                                                                                                                  |                8 |             13 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                       | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                              | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                      | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                      | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/M_AXI_MM2S_rlast                                                                                    |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_2[0]                                                                                                           | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                  |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                      | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/peripherals_aresetn[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                       | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                  |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/m00_axi_awaddr[8]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                      | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/slice_regs_inst.aw_slice_regs_inst/m_addr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                  | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                   |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                   | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/slice_regs_inst.aw_slice_regs_inst/m_addr[11]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                   | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   | design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/count_var18_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I/stream_history_fifo/peripherals_aresetn                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_dina_driver_reg0            | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_dina_driver_reg[15]_i_1_n_0                            |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/p_0_in0_out[24]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/p_0_in0_out[16]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/p_0_in0_out[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_dina_driver_reg0            | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_dina_driver_reg[15]_i_1_n_0                            |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_woffset[15]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   | design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/count_var1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_dina_driver_reg0           | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CharactCurveSPRAM_dina_driver_reg[15]_i_1_n_0                           |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/p_0_in0_out[8]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_woffset[15]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/overflow_valid                                                                                                                                                     | design_1_i/TDC_Calib/TDC/Sync/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                             | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                            | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/slice_regs_inst.aw_slice_regs_inst/m_addr[13]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                        |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/belt_b_valid7_out                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/belt_a_overflow                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                   |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                   | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/belt_b_valid7_out                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/belt_b_overflow                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/belt_b_overflow                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/belt_a_overflow                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_2_n_0                                                                                                                                                                       | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_1_n_0                                                                                                                                                                                                  |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/E[0]                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/Inst_TreeAdderWrapper_TA/Gen_Step_TA[1].Inst_Step_TA/m00_axis_subint_tvalid   |                                                                                                                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/E[0]                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata0_n_0                                                                                      |                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                             | design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                      |                5 |             18 |         3.60 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/Inst_TreeAdderWrapper_TA/Gen_Step_TA[1].Inst_Step_TA/m00_axis_subint_tvalid    |                                                                                                                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_IperDecoder_0/U0/Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/Inst_TreeAdderWrapper_TA/Gen_Step_TA[1].Inst_Step_TA/m00_axis_subint_tvalid    |                                                                                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   | design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                             | design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                      |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata0_n_0                                                                                     |                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/E[0]                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata0_n_0                                                                                      |                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/QSPI_write_cursor                                                                                                                                                                                | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/m00_axis_tdata1_i_1_n_0                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                       |                                                                                                                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en  | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0  |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]           |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en  | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0  |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                     | design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                 | design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]           |                                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                 | design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                              | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_3[0]                                                                                                 |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                     | design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/word_counter0                                                                                                                                                                               | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/word_counter[20]_i_1_n_0                                                                                                                                                                                               |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/wtt_reg0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_4[0]                                                                                                 |                                                                                                                                                                                                                                                                                                   |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/slice_regs_inst.ar_slice_regs_inst/m_addr[11]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                             |                                                                                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/m_axis_mm2s_cmd_tdata[23]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_din[93]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                             |                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                         | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/m_axis_s2mm_cmd_tdata[23]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                   | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/slice_regs_inst.ar_slice_regs_inst/m_addr[11]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_din[94]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                      | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/write_addr[21]_i_2_n_0                                                                                                                                                                         | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/write_addr[21]_i_1_n_0                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/spi_commands_inst/prev_page_addr[22]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               10 |             23 |         2.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample0                                |                                                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample0                                |                                                                                                                                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample0                               |                                                                                                                                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL0                                    | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL[23]_i_1_n_0                                                    |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/consecutive_NewSample_addr0                   |                                                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dina0                                         | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_dina[23]_i_1_n_0                                        |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL0                                   | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL[23]_i_1_n_0                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_OverflowCounter_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt                                                                                                      |                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_multicobs_upsizer_0/U0/upsize_buffer[23]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_OverflowCounter_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt                                                                                                     |                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/consecutive_NewSample_addr0                  |                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dina0                                        | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_dina[23]_i_1_n_0                                       |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL0                                   |                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL0                                    |                                                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/fifo_extractor_inst/out_data0                                                                                                                                                                                                              | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/rst                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/slice_regs_inst.ar_slice_regs_inst/m_addr[13]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_OverflowCounter_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt                                                                                                      |                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/consecutive_NewSample_addr0                   |                                                                                                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL0                                    |                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dina0                                         | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_dina[23]_i_1_n_0                                        |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL0                                    | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/dnlOLD_PL[23]_i_1_n_0                                                    |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/pointer[0]_i_1_n_0                                                                                                                                                                                                      | design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/pointer0                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int0             | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int_i_1_n_0                                 |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Inserter_inst/Super_Sampler_inst/data_A[28]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Inserter_inst/Super_Sampler_inst/data_B[28]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int0            | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int_i_1_n_0                                |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/inlOLD_PL0                                    |                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_OverflowCounter_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                              | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/emergencySample0                                                                                                     |                                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/inlOLD_PL0                                   |                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_OverflowCounter_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0                                                                                                         |                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                            | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/emergencySample0                                                                                                      |                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4Stream_MuxDebugg_0/U0/CT_MUX.Inst_Mux_pipeline_CT/Gen_Step[0].Gen_Mux_Step[0].Inst_Mux/p_0_in                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/emergencySample0                                                                                                      |                                                                                                                                                                                                                                                                                                   |               11 |             25 |         2.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_OverflowCounter_0/U0/Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int0             | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/CalibTableSDPRAM_debug_valid_int_i_1_n_0                                 |                4 |             25 |         6.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/inlOLD_PL0                                    |                                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                   |                                                                                                                                                                                                                                                                                                   |                4 |             26 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[1].countersArray_reg[1]0                                                                                                                                                                   | design_1_i/BeltBus_LedCounter_0/U0/countersArray[2]                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[0].countersArray_reg[0]0                                                                                                                                                                   | design_1_i/BeltBus_LedCounter_0/U0/countersArray[2]                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[2].countersArray_reg[2]0                                                                                                                                                                   | design_1_i/BeltBus_LedCounter_0/U0/countersArray[2]                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/sel                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Inserter_inst/Super_Sampler_inst/data_A[28]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                                                   |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Inserter_inst/Super_Sampler_inst/data_B[28]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                                                   |                8 |             26 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/qspi_programmer_0/U0/error_handler_inst/rst                                                                                                                                                                                                                      |               18 |             26 |         1.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/max_bin_value0_carry__2_n_2                                                                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/max_bin_value[26]_i_1__0_n_0                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |               13 |             27 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/max_bin_value0_carry__2_n_2                                                                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/max_bin_value[26]_i_1_n_0                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/max_bin_value0_carry__2_n_2                                                                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/max_bin_value[26]_i_1_n_0                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/max_bin_value0_carry__2_n_2                                                                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/max_bin_value[26]_i_1__0_n_0                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                            | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I/stream_history_fifo/AR[0]                                                                                                                                                                   |               15 |             27 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                         |                                                                                                                                                                                                                                                                                                   |                5 |             27 |         5.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/generate_beltbus_breathing.generate_leds[0].pwm_breath_inst/pwm_inst/E[0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                            | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                5 |             27 |         5.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                         |                                                                                                                                                                                                                                                                                                   |                5 |             27 |         5.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Inserter_inst/Super_Sampler_inst/data_A[28]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                                                   |                9 |             27 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Inserter_inst/Super_Sampler_inst/data_B[28]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                                                   |                9 |             27 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                               | design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                      |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                           | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         |                                                                                                                                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                          | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |               10 |             31 |         3.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                       | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         |                                                                                                                                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                         | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                   |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                          | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                    |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                        |                                                                                                                                                                                                                                                                                                   |                6 |             31 |         5.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_wpos[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/fifo_extractor_inst/out_data0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/tlast_generator_int/timeout_countdown_1                                                                                                                                                                                                    | design_1_i/BeltBus_TTM_0/U0/tlast_generator_int/SR[0]                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/IIC/AXI4_AXIToIIC_0/U0/s00_axi_rdata[31]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/tlast_generator_int/word_count_0                                                                                                                                                                                                           | design_1_i/BeltBus_TTM_0/U0/tlast_generator_int/SR[0]                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]  |                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/s00_axi_rdata[31]_i_2_n_0                                                                                                                                                                                       | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/s00_axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/E[1]                                                                                                                                                                                                     | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/axi4_inst/loss_counter_lsb[31]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]_1[1]                                                                                                                                                       | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]_1[0]                                                                                                                                                       | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]  |                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/E[0]                                                                                                                                                                                                     | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                             | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[4]_i_1_n_0                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                           | design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_CoarseExtensionCore_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_multicobs_upsizer_0/U0/m_axis_tdata[31]_i_2_n_0                                                                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_multicobs_upsizer_0/U0/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][0][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[1][4][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_time_trigger[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/axihandler/s00_axi_rdata0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/data_fifo_out_reg[31]_i_2_n_0_BUFG                  |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/meta_fifo_out_reg[31]_i_2_n_0_BUFG                  |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[0][0][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I/stream_history_fifo/E[0]                                                                                                                                         | design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/crc_generator_inst/crc_value[31]_i_1_n_0                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter                                                                                                                                                                                                         | design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/pointer0                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/p_7_in                                                                                                                                                                                        | design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/SS[0]                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_meas_trigger[63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_meas_trigger[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/slv_reg_rden                                                                                                                                                                                           | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_wpos[31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_time_trigger[63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/counters/countersArray_reg[0]0                                                                                                                                                                                                      | design_1_i/BeltBus_TDCCounter_0/U0/counters/masterCounter0                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_time_trigger[63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/buff_time_trigger[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/start                                                                                                                          | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_meas_trigger[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/axilite_controller_inst/buff_meas_trigger[63]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/counters/countersArray_reg[2]0                                                                                                                                                                                                      | design_1_i/BeltBus_TDCCounter_0/U0/counters/masterCounter0                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]_1[1]                                                                                                                                                       | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/counters/countersArray_reg[1]0                                                                                                                                                                                                      | design_1_i/BeltBus_TDCCounter_0/U0/counters/masterCounter0                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]_1[0]                                                                                                                                                       | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/slv_reg_rden                                                                                                                                                                                           | design_1_i/BeltBus_TDCHistogrammer_0/U0/axilite_controller_inst/SR[0]                                                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/counters/intTime1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/counters/masterCounter[0]_i_1_n_0                                                                                                                                                                                                   | design_1_i/BeltBus_TDCCounter_0/U0/counters/masterCounter0                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/E[1]                                                                                                                                                                                                     | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/E[0]                                                                                                                                                                                                     | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/AR[0]                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/axihandler/intTime0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_data_reg_out_en                  |                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[0][3][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[0][4][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/ReceiverData_S2MM_inst/m_axis_tdata0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/m_axis_mm2s_cmd_tdata[63]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/ReceiverData_MM2S_inst/m_axis_tdata_int0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[0][2][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[0][1][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[1][0][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/m_axis_s2mm_cmd_tdata[63]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[1][1][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_din[52]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_din[52]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[1][2][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][4][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][3][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][2][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][1][7]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[1][3][0]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/tstamp_b[32]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/tstamp_b[32]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                       | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                   |                                                                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_TDEST_filter_0/U0/m_axis_tdata[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               15 |             34 |         2.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff0                          |                                                                                                                                                                                                                                                                                                   |               15 |             34 |         2.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_5[0]                                                                                                 |                                                                                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff0                         |                                                                                                                                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                 |                                                                                                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                   |                                                                                                                                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                 |                                                                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                               | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                         | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |               10 |             34 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                                                                   |                                                                                                                                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |               10 |             34 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_reg0                           | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM[23]_i_1_n_0                              |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                      |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_reg0                          | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM[23]_i_1_n_0                             |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff0                          |                                                                                                                                                                                                                                                                                                   |               13 |             34 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_reg0                           | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM[23]_i_1_n_0                              |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_i                                                                                                                                     | design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                          |                                                                                                                                                                                                                                                                                                   |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]_0                                                                          |                                                                                                                                                                                                                                                                                                   |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                             | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                             |                6 |             36 |         6.00 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   | design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_i                                                                                                                                     | design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/slice_regs_inst.w_slice_regs_inst/m_addr[31]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                8 |             37 |         4.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/slice_regs_inst.w_slice_regs_inst/m_addr[31]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                8 |             37 |         4.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                               | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |               13 |             39 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                               |               12 |             39 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/p_0_in                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               18 |             40 |         2.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/SenderCommand_S2MM_inst/FIFO_CMD_din[92]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                7 |             40 |         5.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               12 |             40 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/E[0]                                                                                                                                                               | design_1_i/TDC_Calib/TDC/Sync/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                          |               15 |             40 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_Synchronizer_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                 |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/extender_counters[0][39]_i_1_n_0                                                                                                                                                                                     | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/rst                                                                                                                                                                                                                                             |                8 |             40 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/extender_counters[1]_0                                                                                                                                                                                               | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/rst                                                                                                                                                                                                                                             |                9 |             40 |         4.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/extender_counters[2][39]_i_1_n_0                                                                                                                                                                                     | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/rst                                                                                                                                                                                                                                             |               11 |             40 |         3.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |               13 |             41 |         3.15 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                                   |               14 |             41 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/IIC/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                      |               15 |             41 |         2.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                               |                                                                                                                                                                                                                                                                                                   |               11 |             41 |         3.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_1                                                                                               |                                                                                                                                                                                                                                                                                                   |               14 |             41 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/FIFO_CMD_din[94]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                7 |             41 |         5.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |               13 |             42 |         3.23 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                                   |                6 |             42 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                                   |                6 |             42 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                      | design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                            |               12 |             43 |         3.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                      | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                             |                8 |             45 |         5.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                           | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                |                8 |             45 |         5.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                        |               11 |             46 |         4.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                   |                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                   |                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                  |                                                                                                                                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                    |                                                                                                                                                                                                                                                                                                   |                7 |             55 |         7.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                    |                                                                                                                                                                                                                                                                                                   |                7 |             55 |         7.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                                                                  |               20 |             56 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/SenderCommand_MM2S_inst/UniqueID_aux0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |               16 |             63 |         3.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sub_valid                                                                                                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/clear                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/time_passed_reg[0]_i_2_n_2                                                                                                                                                                                | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/clear                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/counter_cdc_inst/counter_cdc/dest_hsdata_en                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/counter_cdc_inst/src_send01_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/overflow                                                                                                                                                                                               | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/rst                                                                                                                                                                                                                                             |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/time_passed_reg[0]_i_2_n_2                                                                                                                                                                                | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/clear                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/counter_cdc_inst/counter_cdc/dest_req                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/counter_cdc_inst/counter_cdc/p_0_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][63]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sub_valid                                                                                                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/clear                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/axihandler/Command_valid_int022_out                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[1][63]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[2][63]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/BitstreamUpdater_QSPI/AXI4_BitstreamUpdater_0/U0/axi4_inst/flash_page_validFlag[0]_i_2_n_0                                                                                                                                                                                             |               23 |             64 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/beltbus_extender_inst/out_ts0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               18 |             66 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata[63]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               16 |             66 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/first_event_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               16 |             66 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_LedCounter_0/U0/resetCounters                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |               17 |             78 |         4.59 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/ch_valid                                                                                                                                                           | design_1_i/TDC_Calib/TDC/Sync/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                          |               16 |             80 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/valid                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               12 |             80 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               13 |             83 |         6.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/single_positive_subtractor_inst.subtractor_inst/sync_stages_valid_reg0                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               14 |             83 |         5.93 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                              |               41 |             85 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/axihandler/Counters_value_latch0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               19 |             96 |         5.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff0                          | design_1_i/TDC_Calib/TDC/Ch2/BeltBus_TDL_Channel_2/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff[9]_i_1_n_0                                           |               24 |             97 |         4.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff0                          | design_1_i/TDC_Calib/TDC/Ch1/BeltBus_TDL_Channel_1/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff[9]_i_1_n_0                                           |               22 |             97 |         4.41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff0                         | design_1_i/TDC_Calib/TDC/Sync/BeltBus_TDL_Channel_0/AXI4Stream_MagicCalibrator_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NewSample_addr_buff[9]_i_1_n_0                                          |               25 |             97 |         3.88 |
|  design_1_i/clk_wiz_1/inst/ft_clk                                                                   |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               31 |            111 |         3.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                            |               38 |            113 |         2.97 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                                        |               34 |            115 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/valid                                                                                                                                                              | design_1_i/TDC_Calib/TDC/Sync/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                          |               36 |            120 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                |               28 |            123 |         4.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 | design_1_i/BeltBus_TDCCounter_0/U0/counters/latch_countersArray_reg[0]0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               24 |            128 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               34 |            131 |         3.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |              962 |           3231 |         3.36 |
|  design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_O[0]                                                    |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |             2413 |           9330 |         3.87 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


