{
  "sha": "c2e5c986b3825c16a578e5bf84aa412eec276dc7",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YzJlNWM5ODZiMzgyNWMxNmE1NzhlNWJmODRhYTQxMmVlYzI3NmRjNw==",
  "commit": {
    "author": {
      "name": "Sudakshina Das",
      "email": "sudi.das@arm.com",
      "date": "2020-04-20T09:58:16Z"
    },
    "committer": {
      "name": "Sudakshina Das",
      "email": "sudi.das@arm.com",
      "date": "2020-04-20T09:58:16Z"
    },
    "message": "[AArch64, Binutils] Add missing TSB instruction\n\nThis patch implements the TSB instructions:\nhttps://developer.arm.com/docs/ddi0596/f/base-instructions-alphabetic-order/\ntsb-csync-trace-synchronization-barrier\nSince TSB and PSB both use the same (and only) argument \"CSYNC\", this patch\nreuses it for TSB. However, the same argument would imply different value\nfor CRm:Op2 which are anyway fixed values, so I have diverted the\ninserter/extracter function to dummy versions instead of the \"hint\" version.\nThe operand checker part still uses the existing infratructure for\nAARCH64_OPND_BARRIER_PSB to make sure the operand is parsed correctly.\n\ngas/ChangeLog:\n\n2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n\n\t* config/tc-aarch64.c (parse_barrier_psb): Update error messages\n\tto include TSB.\n\t* testsuite/gas/aarch64/system-2.d: Update -march and new tsb tests.\n\t* testsuite/gas/aarch64/system-2.s: Add new tsb tests.\n\t* testsuite/gas/aarch64/system.d: Update.\n\nopcodes/ChangeLog:\n\n2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n\n\t* aarch64-asm.c (aarch64_ins_none): New.\n\t* aarch64-asm.h (ins_none): New declaration.\n\t* aarch64-dis.c (aarch64_ext_none): New.\n\t* aarch64-dis.h (ext_none): New declaration.\n\t* aarch64-opc.c (aarch64_print_operand): Update case for\n\tAARCH64_OPND_BARRIER_PSB.\n\t* aarch64-tbl.h (aarch64_opcode_table): Add tsb.\n\t(AARCH64_OPERANDS): Update inserter/extracter for\n\tAARCH64_OPND_BARRIER_PSB to use new dummy functions.\n\t* aarch64-asm-2.c: Regenerated.\n\t* aarch64-dis-2.c: Regenerated.\n\t* aarch64-opc-2.c: Regenerated.",
    "tree": {
      "sha": "a3164a12168f5db7c0145d75fc0255a4de02bc23",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/a3164a12168f5db7c0145d75fc0255a4de02bc23"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/c2e5c986b3825c16a578e5bf84aa412eec276dc7",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/c2e5c986b3825c16a578e5bf84aa412eec276dc7",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/c2e5c986b3825c16a578e5bf84aa412eec276dc7",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/c2e5c986b3825c16a578e5bf84aa412eec276dc7/comments",
  "author": {
    "login": "sudakshina-das-arm",
    "id": 28538945,
    "node_id": "MDQ6VXNlcjI4NTM4OTQ1",
    "avatar_url": "https://avatars.githubusercontent.com/u/28538945?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/sudakshina-das-arm",
    "html_url": "https://github.com/sudakshina-das-arm",
    "followers_url": "https://api.github.com/users/sudakshina-das-arm/followers",
    "following_url": "https://api.github.com/users/sudakshina-das-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/sudakshina-das-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/sudakshina-das-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/sudakshina-das-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/sudakshina-das-arm/orgs",
    "repos_url": "https://api.github.com/users/sudakshina-das-arm/repos",
    "events_url": "https://api.github.com/users/sudakshina-das-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/sudakshina-das-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "sudakshina-das-arm",
    "id": 28538945,
    "node_id": "MDQ6VXNlcjI4NTM4OTQ1",
    "avatar_url": "https://avatars.githubusercontent.com/u/28538945?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/sudakshina-das-arm",
    "html_url": "https://github.com/sudakshina-das-arm",
    "followers_url": "https://api.github.com/users/sudakshina-das-arm/followers",
    "following_url": "https://api.github.com/users/sudakshina-das-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/sudakshina-das-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/sudakshina-das-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/sudakshina-das-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/sudakshina-das-arm/orgs",
    "repos_url": "https://api.github.com/users/sudakshina-das-arm/repos",
    "events_url": "https://api.github.com/users/sudakshina-das-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/sudakshina-das-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/8a6e1d1d7f2fb09245fe42f7b8dc6d53f61df1d1"
    }
  ],
  "stats": {
    "total": 2832,
    "additions": 1447,
    "deletions": 1385
  },
  "files": [
    {
      "sha": "f821f3d53a0d433130b198c8087072144fc08da7",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -1,3 +1,11 @@\n+2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n+\n+\t* config/tc-aarch64.c (parse_barrier_psb): Update error messages\n+\tto include TSB.\n+\t* testsuite/gas/aarch64/system-2.d: Update -march and new tsb tests.\n+\t* testsuite/gas/aarch64/system-2.s: Add new tsb tests.\n+\t* testsuite/gas/aarch64/system.d: Update.\n+\n 2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n \n \t* testsuite/gas/aarch64/bti.d: Update -march option."
    },
    {
      "sha": "69ccc59e8744e0ba1b4bac75d78161684352d033",
      "filename": "gas/config/tc-aarch64.c",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/config/tc-aarch64.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/config/tc-aarch64.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-aarch64.c?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -4026,15 +4026,15 @@ parse_barrier_psb (char **str,\n   if (!o)\n     {\n       set_fatal_syntax_error\n-\t( _(\"unknown or missing option to PSB\"));\n+\t( _(\"unknown or missing option to PSB/TSB\"));\n       return PARSE_FAIL;\n     }\n \n   if (o->value != 0x11)\n     {\n       /* PSB only accepts option name 'CSYNC'.  */\n       set_syntax_error\n-\t(_(\"the specified option is not accepted for PSB\"));\n+\t(_(\"the specified option is not accepted for PSB/TSB\"));\n       return PARSE_FAIL;\n     }\n "
    },
    {
      "sha": "6e3a61c769204bee232d6bb8ecdede6960064ccc",
      "filename": "gas/testsuite/gas/aarch64/system-2.d",
      "status": "modified",
      "additions": 9,
      "deletions": 6,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/testsuite/gas/aarch64/system-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/testsuite/gas/aarch64/system-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/system-2.d?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -1,13 +1,16 @@\n-#as: -march=armv8.2-a+profile\n+#as: -march=armv8-a\n #objdump: -dr\n \n .*:     file format .*\n \n Disassembly of section \\.text:\n \n 0+ <.*>:\n-   0:\td503221f \tesb\n-   4:\td503221f \tesb\n-   8:\td503223f \tpsb\tcsync\n-   c:\td503223f \tpsb\tcsync\n-  10:\td503223f \tpsb\tcsync\n+.*:\td503221f \tesb\n+.*:\td503221f \tesb\n+.*:\td503223f \tpsb\tcsync\n+.*:\td503223f \tpsb\tcsync\n+.*:\td503223f \tpsb\tcsync\n+.*:\td503225f \ttsb\tcsync\n+.*:\td503225f \ttsb\tcsync\n+.*:\td503225f \ttsb\tcsync"
    },
    {
      "sha": "18c8707d82edfddca9b469f222104da364d3fbdb",
      "filename": "gas/testsuite/gas/aarch64/system-2.s",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/testsuite/gas/aarch64/system-2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/testsuite/gas/aarch64/system-2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/system-2.s?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -9,3 +9,8 @@\n \tpsb csync\n \tpsb CSYNC\n \thint #0x11\n+\n+\t/* Trace sync barrier.  */\n+\ttsb csync\n+\ttsb CSYNC\n+\thint #0x12"
    },
    {
      "sha": "20d5c2040942efbb78e758851ecaf95c30091d09",
      "filename": "gas/testsuite/gas/aarch64/system.d",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/testsuite/gas/aarch64/system.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/gas/testsuite/gas/aarch64/system.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/system.d?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -30,7 +30,7 @@ Disassembly of section \\.text:\n .*:\td50321ff \thint\t#0xf\n .*:\td503221f \t(hint\t#0x10|esb)\n .*:\td503223f \t(hint\t#0x11|psb\tcsync)\n-.*:\td503225f \thint\t#0x12\n+.*:\td503225f \t(hint\t#0x12|tsb\tcsync)\n .*:\td503227f \thint\t#0x13\n .*:\td503229f \t(hint\t#0x14|csdb)\n .*:\td50322bf \thint\t#0x15"
    },
    {
      "sha": "157a362b85d08ecc259a53e91f62ecee3e07095d",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -1,3 +1,18 @@\n+2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n+\n+\t* aarch64-asm.c (aarch64_ins_none): New.\n+\t* aarch64-asm.h (ins_none): New declaration.\n+\t* aarch64-dis.c (aarch64_ext_none): New.\n+\t* aarch64-dis.h (ext_none): New declaration.\n+\t* aarch64-opc.c (aarch64_print_operand): Update case for\n+\tAARCH64_OPND_BARRIER_PSB.\n+\t* aarch64-tbl.h (aarch64_opcode_table): Add tsb.\n+\t(AARCH64_OPERANDS): Update inserter/extracter for\n+\tAARCH64_OPND_BARRIER_PSB to use new dummy functions.\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Regenerated.\n+\t* aarch64-opc-2.c: Regenerated.\n+\n 2020-04-20  Sudakshina Das  <sudi.das@arm.com>\n \n \t* aarch64-tbl.h (aarch64_feature_bti, BTI, BTI_INSN): Remove."
    },
    {
      "sha": "bb2da48d346f3162822274166282bfae1ca20281",
      "filename": "opcodes/aarch64-asm-2.c",
      "status": "modified",
      "additions": 104,
      "deletions": 102,
      "changes": 206,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-asm-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-asm-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-asm-2.c?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -426,14 +426,15 @@ aarch64_find_real_opcode (const aarch64_opcode *opcode)\n     case 1183:\t/* movz */\n       value = 1183;\t/* --> movz.  */\n       break;\n-    case 1236:\t/* autibsp */\n-    case 1235:\t/* autibz */\n-    case 1234:\t/* autiasp */\n-    case 1233:\t/* autiaz */\n-    case 1232:\t/* pacibsp */\n-    case 1231:\t/* pacibz */\n-    case 1230:\t/* paciasp */\n-    case 1229:\t/* paciaz */\n+    case 1237:\t/* autibsp */\n+    case 1236:\t/* autibz */\n+    case 1235:\t/* autiasp */\n+    case 1234:\t/* autiaz */\n+    case 1233:\t/* pacibsp */\n+    case 1232:\t/* pacibz */\n+    case 1231:\t/* paciasp */\n+    case 1230:\t/* paciaz */\n+    case 1210:\t/* tsb */\n     case 1209:\t/* psb */\n     case 1208:\t/* esb */\n     case 1207:\t/* autib1716 */\n@@ -452,140 +453,140 @@ aarch64_find_real_opcode (const aarch64_opcode *opcode)\n     case 1193:\t/* hint */\n       value = 1193;\t/* --> hint.  */\n       break;\n-    case 1213:\t/* pssbb */\n-    case 1212:\t/* ssbb */\n-    case 1211:\t/* dsb */\n-      value = 1211;\t/* --> dsb.  */\n-      break;\n-    case 1224:\t/* cpp */\n-    case 1223:\t/* dvp */\n-    case 1222:\t/* cfp */\n-    case 1221:\t/* tlbi */\n-    case 1220:\t/* ic */\n-    case 1219:\t/* dc */\n-    case 1218:\t/* at */\n-    case 1217:\t/* sys */\n-      value = 1217;\t/* --> sys.  */\n-      break;\n-    case 2034:\t/* bic */\n-    case 1284:\t/* and */\n-      value = 1284;\t/* --> and.  */\n+    case 1214:\t/* pssbb */\n+    case 1213:\t/* ssbb */\n+    case 1212:\t/* dsb */\n+      value = 1212;\t/* --> dsb.  */\n+      break;\n+    case 1225:\t/* cpp */\n+    case 1224:\t/* dvp */\n+    case 1223:\t/* cfp */\n+    case 1222:\t/* tlbi */\n+    case 1221:\t/* ic */\n+    case 1220:\t/* dc */\n+    case 1219:\t/* at */\n+    case 1218:\t/* sys */\n+      value = 1218;\t/* --> sys.  */\n+      break;\n+    case 2035:\t/* bic */\n+    case 1285:\t/* and */\n+      value = 1285;\t/* --> and.  */\n       break;\n-    case 1267:\t/* mov */\n-    case 1286:\t/* and */\n-      value = 1286;\t/* --> and.  */\n-      break;\n-    case 1271:\t/* movs */\n-    case 1287:\t/* ands */\n-      value = 1287;\t/* --> ands.  */\n+    case 1268:\t/* mov */\n+    case 1287:\t/* and */\n+      value = 1287;\t/* --> and.  */\n       break;\n-    case 2035:\t/* cmple */\n-    case 1322:\t/* cmpge */\n-      value = 1322;\t/* --> cmpge.  */\n+    case 1272:\t/* movs */\n+    case 1288:\t/* ands */\n+      value = 1288;\t/* --> ands.  */\n       break;\n-    case 2038:\t/* cmplt */\n-    case 1325:\t/* cmpgt */\n-      value = 1325;\t/* --> cmpgt.  */\n+    case 2036:\t/* cmple */\n+    case 1323:\t/* cmpge */\n+      value = 1323;\t/* --> cmpge.  */\n       break;\n-    case 2036:\t/* cmplo */\n-    case 1327:\t/* cmphi */\n-      value = 1327;\t/* --> cmphi.  */\n+    case 2039:\t/* cmplt */\n+    case 1326:\t/* cmpgt */\n+      value = 1326;\t/* --> cmpgt.  */\n       break;\n-    case 2037:\t/* cmpls */\n-    case 1330:\t/* cmphs */\n-      value = 1330;\t/* --> cmphs.  */\n+    case 2037:\t/* cmplo */\n+    case 1328:\t/* cmphi */\n+      value = 1328;\t/* --> cmphi.  */\n       break;\n-    case 1264:\t/* mov */\n-    case 1352:\t/* cpy */\n-      value = 1352;\t/* --> cpy.  */\n+    case 2038:\t/* cmpls */\n+    case 1331:\t/* cmphs */\n+      value = 1331;\t/* --> cmphs.  */\n       break;\n-    case 1266:\t/* mov */\n+    case 1265:\t/* mov */\n     case 1353:\t/* cpy */\n       value = 1353;\t/* --> cpy.  */\n       break;\n-    case 2045:\t/* fmov */\n-    case 1269:\t/* mov */\n+    case 1267:\t/* mov */\n     case 1354:\t/* cpy */\n       value = 1354;\t/* --> cpy.  */\n       break;\n-    case 1259:\t/* mov */\n-    case 1366:\t/* dup */\n-      value = 1366;\t/* --> dup.  */\n+    case 2046:\t/* fmov */\n+    case 1270:\t/* mov */\n+    case 1355:\t/* cpy */\n+      value = 1355;\t/* --> cpy.  */\n       break;\n-    case 1261:\t/* mov */\n-    case 1258:\t/* mov */\n+    case 1260:\t/* mov */\n     case 1367:\t/* dup */\n       value = 1367;\t/* --> dup.  */\n       break;\n-    case 2044:\t/* fmov */\n-    case 1263:\t/* mov */\n+    case 1262:\t/* mov */\n+    case 1259:\t/* mov */\n     case 1368:\t/* dup */\n       value = 1368;\t/* --> dup.  */\n       break;\n-    case 1262:\t/* mov */\n-    case 1369:\t/* dupm */\n-      value = 1369;\t/* --> dupm.  */\n+    case 2045:\t/* fmov */\n+    case 1264:\t/* mov */\n+    case 1369:\t/* dup */\n+      value = 1369;\t/* --> dup.  */\n       break;\n-    case 2039:\t/* eon */\n-    case 1371:\t/* eor */\n-      value = 1371;\t/* --> eor.  */\n+    case 1263:\t/* mov */\n+    case 1370:\t/* dupm */\n+      value = 1370;\t/* --> dupm.  */\n       break;\n-    case 1272:\t/* not */\n-    case 1373:\t/* eor */\n-      value = 1373;\t/* --> eor.  */\n+    case 2040:\t/* eon */\n+    case 1372:\t/* eor */\n+      value = 1372;\t/* --> eor.  */\n       break;\n-    case 1273:\t/* nots */\n-    case 1374:\t/* eors */\n-      value = 1374;\t/* --> eors.  */\n+    case 1273:\t/* not */\n+    case 1374:\t/* eor */\n+      value = 1374;\t/* --> eor.  */\n       break;\n-    case 2040:\t/* facle */\n-    case 1379:\t/* facge */\n-      value = 1379;\t/* --> facge.  */\n+    case 1274:\t/* nots */\n+    case 1375:\t/* eors */\n+      value = 1375;\t/* --> eors.  */\n       break;\n-    case 2041:\t/* faclt */\n-    case 1380:\t/* facgt */\n-      value = 1380;\t/* --> facgt.  */\n+    case 2041:\t/* facle */\n+    case 1380:\t/* facge */\n+      value = 1380;\t/* --> facge.  */\n       break;\n-    case 2042:\t/* fcmle */\n-    case 1393:\t/* fcmge */\n-      value = 1393;\t/* --> fcmge.  */\n+    case 2042:\t/* faclt */\n+    case 1381:\t/* facgt */\n+      value = 1381;\t/* --> facgt.  */\n       break;\n-    case 2043:\t/* fcmlt */\n-    case 1395:\t/* fcmgt */\n-      value = 1395;\t/* --> fcmgt.  */\n+    case 2043:\t/* fcmle */\n+    case 1394:\t/* fcmge */\n+      value = 1394;\t/* --> fcmge.  */\n       break;\n-    case 1256:\t/* fmov */\n-    case 1401:\t/* fcpy */\n-      value = 1401;\t/* --> fcpy.  */\n+    case 2044:\t/* fcmlt */\n+    case 1396:\t/* fcmgt */\n+      value = 1396;\t/* --> fcmgt.  */\n       break;\n-    case 1255:\t/* fmov */\n-    case 1424:\t/* fdup */\n-      value = 1424;\t/* --> fdup.  */\n+    case 1257:\t/* fmov */\n+    case 1402:\t/* fcpy */\n+      value = 1402;\t/* --> fcpy.  */\n       break;\n-    case 1257:\t/* mov */\n-    case 1755:\t/* orr */\n-      value = 1755;\t/* --> orr.  */\n+    case 1256:\t/* fmov */\n+    case 1425:\t/* fdup */\n+      value = 1425;\t/* --> fdup.  */\n       break;\n-    case 2046:\t/* orn */\n+    case 1258:\t/* mov */\n     case 1756:\t/* orr */\n       value = 1756;\t/* --> orr.  */\n       break;\n-    case 1260:\t/* mov */\n-    case 1758:\t/* orr */\n-      value = 1758;\t/* --> orr.  */\n+    case 2047:\t/* orn */\n+    case 1757:\t/* orr */\n+      value = 1757;\t/* --> orr.  */\n       break;\n-    case 1270:\t/* movs */\n-    case 1759:\t/* orrs */\n-      value = 1759;\t/* --> orrs.  */\n+    case 1261:\t/* mov */\n+    case 1759:\t/* orr */\n+      value = 1759;\t/* --> orr.  */\n       break;\n-    case 1265:\t/* mov */\n-    case 1821:\t/* sel */\n-      value = 1821;\t/* --> sel.  */\n+    case 1271:\t/* movs */\n+    case 1760:\t/* orrs */\n+      value = 1760;\t/* --> orrs.  */\n       break;\n-    case 1268:\t/* mov */\n+    case 1266:\t/* mov */\n     case 1822:\t/* sel */\n       value = 1822;\t/* --> sel.  */\n       break;\n+    case 1269:\t/* mov */\n+    case 1823:\t/* sel */\n+      value = 1823;\t/* --> sel.  */\n+      break;\n     default: return NULL;\n     }\n \n@@ -771,6 +772,7 @@ aarch64_insert_operand (const aarch64_operand *self,\n     case 104:\n       return aarch64_ins_prfop (self, info, code, inst, errors);\n     case 105:\n+      return aarch64_ins_none (self, info, code, inst, errors);\n     case 106:\n       return aarch64_ins_hint (self, info, code, inst, errors);\n     case 107:"
    },
    {
      "sha": "b4846bf986ee9bbc0c3b0e3b73c1cc31e861ce18",
      "filename": "opcodes/aarch64-asm.c",
      "status": "modified",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-asm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-asm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-asm.c?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -78,6 +78,17 @@ insert_all_fields (const aarch64_operand *self, aarch64_insn *code,\n \n /* Operand inserters.  */\n \n+/* Insert nothing.  */\n+bfd_boolean\n+aarch64_ins_none (const aarch64_operand *self ATTRIBUTE_UNUSED,\n+\t\t  const aarch64_opnd_info *info ATTRIBUTE_UNUSED,\n+\t\t  aarch64_insn *code ATTRIBUTE_UNUSED,\n+\t\t  const aarch64_inst *inst ATTRIBUTE_UNUSED,\n+\t\t  aarch64_operand_error *errors ATTRIBUTE_UNUSED)\n+{\n+  return TRUE;\n+}\n+\n /* Insert register number.  */\n bfd_boolean\n aarch64_ins_regno (const aarch64_operand *self, const aarch64_opnd_info *info,"
    },
    {
      "sha": "d36befefc20e30836aca4a32b78c4ca0aec3f99b",
      "filename": "opcodes/aarch64-asm.h",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-asm.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-asm.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-asm.h?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -42,6 +42,7 @@ bfd_boolean aarch64_insert_operand (const aarch64_operand *,\n \t\t\t   aarch64_insn *, const aarch64_inst *, \\\n \t\t\t   aarch64_operand_error *)\n \n+AARCH64_DECL_OPD_INSERTER (ins_none);\n AARCH64_DECL_OPD_INSERTER (ins_regno);\n AARCH64_DECL_OPD_INSERTER (ins_reglane);\n AARCH64_DECL_OPD_INSERTER (ins_reglist);"
    },
    {
      "sha": "f026fe88ed732f4995920e596a2f5c7224bd9f7c",
      "filename": "opcodes/aarch64-dis-2.c",
      "status": "modified",
      "additions": 1265,
      "deletions": 1263,
      "changes": 2528,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-dis-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-dis-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis-2.c?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7"
    },
    {
      "sha": "6567880efbaaeea5e1f2aa026df99059e9bb7471",
      "filename": "opcodes/aarch64-dis.c",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis.c?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -251,6 +251,16 @@ get_expected_qualifier (const aarch64_inst *inst, int i)\n \n /* Operand extractors.  */\n \n+bfd_boolean\n+aarch64_ext_none (const aarch64_operand *self ATTRIBUTE_UNUSED,\n+\t\t  aarch64_opnd_info *info ATTRIBUTE_UNUSED,\n+\t\t  const aarch64_insn code ATTRIBUTE_UNUSED,\n+\t\t  const aarch64_inst *inst ATTRIBUTE_UNUSED,\n+\t\t  aarch64_operand_error *errors ATTRIBUTE_UNUSED)\n+{\n+  return TRUE;\n+}\n+\n bfd_boolean\n aarch64_ext_regno (const aarch64_operand *self, aarch64_opnd_info *info,\n \t\t   const aarch64_insn code,"
    },
    {
      "sha": "7c3cb39ef957bcdeaf1629f2fb2c82fe9b975112",
      "filename": "opcodes/aarch64-dis.h",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-dis.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-dis.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis.h?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -62,6 +62,7 @@ aarch64_extract_operand (const aarch64_operand *, aarch64_opnd_info *,\n \t\t\t   const aarch64_insn, const aarch64_inst *, \\\n \t\t\t   aarch64_operand_error *)\n \n+AARCH64_DECL_OPD_EXTRACTOR (ext_none);\n AARCH64_DECL_OPD_EXTRACTOR (ext_regno);\n AARCH64_DECL_OPD_EXTRACTOR (ext_regno_pair);\n AARCH64_DECL_OPD_EXTRACTOR (ext_regrt_sysins);"
    },
    {
      "sha": "f94621fbbd21288af6271bbc1a0886f2a6078f95",
      "filename": "opcodes/aarch64-opc-2.c",
      "status": "modified",
      "additions": 9,
      "deletions": 9,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-opc-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-opc-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc-2.c?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -129,7 +129,7 @@ const struct aarch64_operand aarch64_operands[] =\n   {AARCH64_OPND_CLASS_SYSTEM, \"BARRIER\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, \"a barrier option name\"},\n   {AARCH64_OPND_CLASS_SYSTEM, \"BARRIER_ISB\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, \"the ISB option name SY or an optional 4-bit unsigned immediate\"},\n   {AARCH64_OPND_CLASS_SYSTEM, \"PRFOP\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, \"a prefetch operation specifier\"},\n-  {AARCH64_OPND_CLASS_SYSTEM, \"BARRIER_PSB\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, \"the PSB option name CSYNC\"},\n+  {AARCH64_OPND_CLASS_SYSTEM, \"BARRIER_PSB\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, \"the PSB/TSB option name CSYNC\"},\n   {AARCH64_OPND_CLASS_SYSTEM, \"BTI\", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {}, \"BTI targets j/c/jc\"},\n   {AARCH64_OPND_CLASS_ADDRESS, \"SVE_ADDR_RI_S4x16\", 4 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_Rn}, \"an address with a 4-bit signed offset, multiplied by 16\"},\n   {AARCH64_OPND_CLASS_ADDRESS, \"SVE_ADDR_RI_S4x32\", 5 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_Rn}, \"an address with a 4-bit signed offset, multiplied by 32\"},\n@@ -309,17 +309,17 @@ static const unsigned op_enum_table [] =\n   391,\n   413,\n   415,\n-  1260,\n-  1265,\n-  1258,\n-  1257,\n   1261,\n-  1268,\n-  1270,\n+  1266,\n+  1259,\n+  1258,\n+  1262,\n+  1269,\n   1271,\n-  1267,\n-  1273,\n   1272,\n+  1268,\n+  1274,\n+  1273,\n   131,\n };\n "
    },
    {
      "sha": "54701ffa1b3c8d73fba30e03a4ba8e7d84cdaaeb",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -3762,6 +3762,9 @@ aarch64_print_operand (char *buf, size_t size, bfd_vma pc,\n       break;\n \n     case AARCH64_OPND_BARRIER_PSB:\n+      snprintf (buf, size, \"csync\");\n+      break;\n+\n     case AARCH64_OPND_BTI_TARGET:\n       if ((HINT_FLAG (opnd->hint_option->value) & HINT_OPD_F_NOPRINT) == 0)\n \tsnprintf (buf, size, \"%s\", opnd->hint_option->name);"
    },
    {
      "sha": "46c0386eedf97bf0a938c793dce3de68133d3eec",
      "filename": "opcodes/aarch64-tbl.h",
      "status": "modified",
      "additions": 3,
      "deletions": 2,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/c2e5c986b3825c16a578e5bf84aa412eec276dc7/opcodes/aarch64-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-tbl.h?ref=c2e5c986b3825c16a578e5bf84aa412eec276dc7",
      "patch": "@@ -3841,6 +3841,7 @@ struct aarch64_opcode aarch64_opcode_table[] =\n   CORE_INSN (\"autib1716\", 0xd50321df, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   CORE_INSN (\"esb\", 0xd503221f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n   CORE_INSN (\"psb\", 0xd503223f, 0xffffffff, ic_system, 0, OP1 (BARRIER_PSB), {}, F_ALIAS),\n+  CORE_INSN (\"tsb\", 0xd503225f, 0xffffffff, ic_system, 0, OP1 (BARRIER_PSB), {}, F_ALIAS),\n   CORE_INSN (\"clrex\", 0xd503305f, 0xfffff0ff, ic_system, 0, OP1 (UIMM4), {}, F_OPD0_OPT | F_DEFAULT (0xF)),\n   CORE_INSN (\"dsb\", 0xd503309f, 0xfffff0ff, ic_system, 0, OP1 (BARRIER), {}, F_HAS_ALIAS),\n   CORE_INSN (\"ssbb\", 0xd503309f, 0xffffffff, ic_system, 0, OP0 (), {}, F_ALIAS),\n@@ -5314,8 +5315,8 @@ struct aarch64_opcode aarch64_opcode_table[] =\n       \"the ISB option name SY or an optional 4-bit unsigned immediate\")\t\\\n     Y(SYSTEM, prfop, \"PRFOP\", 0, F(),\t\t\t\t\t\\\n       \"a prefetch operation specifier\")\t\t\t\t\t\\\n-    Y(SYSTEM, hint, \"BARRIER_PSB\", 0, F (),\t\t\t\t\\\n-      \"the PSB option name CSYNC\")\t\t\t\t\t\\\n+    Y(SYSTEM, none, \"BARRIER_PSB\", 0, F (),\t\t\t\t\\\n+      \"the PSB/TSB option name CSYNC\")\t\t\t\t\t\\\n     Y(SYSTEM, hint, \"BTI\", 0, F (),\t\t\t\t\t\\\n       \"BTI targets j/c/jc\")\t\t\t\t\t\t\\\n     Y(ADDRESS, sve_addr_ri_s4, \"SVE_ADDR_RI_S4x16\",\t\t\t\\"
    }
  ]
}