QR1_SQ1_Pos)</td></tr>
<tr class="separator:gab7d8280dceec8e6d639b833f4b95071b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2c76753c6a1f558daf51306509b1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae">ADC_SQR1_SQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ1_Pos)</td></tr>
<tr class="separator:ga9a2c76753c6a1f558daf51306509b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaea393f3c02ce20146925440868fb1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ2_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabaea393f3c02ce20146925440868fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2b8206a25c584cbb273c4e61ef983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a">ADC_SQR1_SQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga0b2b8206a25c584cbb273c4e61ef983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646e3fc05e4474a9752a5d6cda422a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39">ADC_SQR1_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a">ADC_SQR1_SQ2_Msk</a></td></tr>
<tr class="separator:ga646e3fc05e4474a9752a5d6cda422a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989924c002433367cc6f37b0c607b3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab">ADC_SQR1_SQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga989924c002433367cc6f37b0c607b3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7e21751a905a670a9063621539373b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b">ADC_SQR1_SQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:gacc7e21751a905a670a9063621539373b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e1157841449c278c8bd4934ec4753f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f">ADC_SQR1_SQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:gac4e1157841449c278c8bd4934ec4753f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553275f2c613beab2dd8831c13bcbdee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee">ADC_SQR1_SQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga553275f2c613beab2dd8831c13bcbdee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85137fd8238de4ec77ae677bbe4a744b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b">ADC_SQR1_SQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ2_Pos)</td></tr>
<tr class="separator:ga85137fd8238de4ec77ae677bbe4a744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cc76d373489a7be43052a7e61c0359"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ3_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab0cc76d373489a7be43052a7e61c0359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1874def095274f43aea19eb664d03ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab">ADC_SQR1_SQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:gab1874def095274f43aea19eb664d03ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9ed3df07ad839d62ce3077fe8b69fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe">ADC_SQR1_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab">ADC_SQR1_SQ3_Msk</a></td></tr>
<tr class="separator:ga9c9ed3df07ad839d62ce3077fe8b69fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568b56e302ddfbe111f40646687cff3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b">ADC_SQR1_SQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga568b56e302ddfbe111f40646687cff3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09654a4d05c16c32e00747df3b95f73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d">ADC_SQR1_SQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga09654a4d05c16c32e00747df3b95f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e3000a620505c83df4a22ce5999a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f">ADC_SQR1_SQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga43e3000a620505c83df4a22ce5999a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a69f9692300a6928f1849270dba9f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04">ADC_SQR1_SQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:ga7a69f9692300a6928f1849270dba9f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fd07904b3f9cb2b40aa07f76e16e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a">ADC_SQR1_SQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ3_Pos)</td></tr>
<tr class="separator:gab2fd07904b3f9cb2b40aa07f76e16e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4315d28d66e85ab77fa4f3a2410e7a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ4_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae4315d28d66e85ab77fa4f3a2410e7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d879e928740f53135ce2398a0cf2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb">ADC_SQR1_SQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga65d879e928740f53135ce2398a0cf2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddd593a7e2fa60d950beddca3b11b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e">ADC_SQR1_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb">ADC_SQR1_SQ4_Msk</a></td></tr>
<tr class="separator:ga2ddd593a7e2fa60d950beddca3b11b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb003f3b7e8d3a230cf4142073530a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4">ADC_SQR1_SQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga9eb003f3b7e8d3a230cf4142073530a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a1f4c32b74f4667792398a0d29136f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f">ADC_SQR1_SQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga44a1f4c32b74f4667792398a0d29136f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73931ce6ed6335310849923555adc310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310">ADC_SQR1_SQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga73931ce6ed6335310849923555adc310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e01f1894057870a05a1c9972d814a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a">ADC_SQR1_SQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga801e01f1894057870a05a1c9972d814a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fa5c7dca8607c798ab9c2f759707ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec">ADC_SQR1_SQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ4_Pos)</td></tr>
<tr class="separator:ga85fa5c7dca8607c798ab9c2f759707ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747326d08c8c3f116a2545fefcce364a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ5_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga747326d08c8c3f116a2545fefcce364a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5752b106218920c280051cc801f952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952">ADC_SQR2_SQ5_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga2b5752b106218920c280051cc801f952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfb1c31c13669683c09eed0907333c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0">ADC_SQR2_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952">ADC_SQR2_SQ5_Msk</a></td></tr>
<tr class="separator:ga5dfb1c31c13669683c09eed0907333c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac54c7cf718ace4ea1da71f92a7f7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9">ADC_SQR2_SQ5_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga2ac54c7cf718ace4ea1da71f92a7f7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca546c00944585ead8ac5cc31ca12e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5">ADC_SQR2_SQ5_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga8ca546c00944585ead8ac5cc31ca12e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f73b3de68f2443e1cff75b6a191654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654">ADC_SQR2_SQ5_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga26f73b3de68f2443e1cff75b6a191654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab3e92554b922734bd18089a6e8ad36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36">ADC_SQR2_SQ5_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga0ab3e92554b922734bd18089a6e8ad36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de0cbaeece893f7520c4461035e4e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70">ADC_SQR2_SQ5_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ5_Pos)</td></tr>
<tr class="separator:ga3de0cbaeece893f7520c4461035e4e70"><td c