Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Sun Aug 30 17:07:57 2020
| Host              : y-Blade-Stealth running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_bus_skew -warn_on_violation -file exdes_wrapper_bus_skew_postroute_physopted.rpt -pb exdes_wrapper_bus_skew_postroute_physopted.pb -rpx exdes_wrapper_bus_skew_postroute_physopted.rpx
| Design            : exdes_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   191       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.775      2.558
2   193       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.889      2.444
3   195       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.804      2.529
4   199       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              3.367       0.468      2.899
5   201       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              3.367       0.509      2.858
6   203       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.367       0.591      2.776
7   205       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.367       0.631      2.736
8   207       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.654      2.713
9   209       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.698      2.669
10  211       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.367       0.628      2.739
11  213       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.367       0.562      2.805
12  215       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.524      2.843
13  221       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.545      2.822
14  225       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.596      2.771
15  227       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.734      2.633
16  229       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.582      2.785
17  233       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.759      2.608
18  237       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.646      2.721
19  241       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.572      2.795
20  245       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.778      2.589
21  247       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.944      2.423
22  249       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.672      2.695
23  253       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.721      2.646
24  255       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.706      2.627
25  257       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.849      2.484
26  263       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.566      2.767
27  265       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.528      2.805
28  267       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.662      2.671
29  269       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.651      2.682
30  271       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.632      2.701
31  273       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.502      2.831
32  275       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.702      2.631
33  277       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.562      2.771
34  279       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.617      2.716
35  281       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.614      2.719
36  283       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.416      2.917
37  285       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.499      2.834
38  287       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.527      2.806
39  289       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.604      2.729
40  291       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.481      2.852
41  293       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.535      2.798
42  295       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.534      2.799
43  297       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.548      2.785
44  299       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.534      2.799
45  301       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.577      2.756
46  305       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.759      5.975
47  307       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.882      5.852
48  309       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.708      6.026
49  311       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000       0.582     19.418
50  313       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow              6.734       0.429      6.305
51  315       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000       0.266     19.734
52  317       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow              6.734       0.448      6.286
53  319       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow              6.734       0.520      6.214
54  321       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.446      6.288
55  323       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.330      6.404
56  325       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.370      6.364
57  327       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.390      6.344
58  329       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.371      6.363
59  331       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.471      6.263
60  333       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.342      6.392
61  335       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.507      6.227
62  339       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]}]]
                                                                              Slow             20.000       0.563     19.437
63  341       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow              6.734       0.425      6.309
64  343       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.452     19.548
65  345       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       0.743     19.257
66  347       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       0.840     19.160
67  349       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000       0.633     19.367
68  351       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000       0.340     19.660
69  353       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             20.000       0.489     19.511
70  355       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[20]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[21]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[22]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[23]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[24]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[25]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[26]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[27]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[28]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[29]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[30]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[31]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[24]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[25]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[26]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[27]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[28]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[29]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[30]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[31]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       0.423     19.577
71  357       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       1.423     18.577
72  359       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       0.863     19.137
73  361       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       1.357     18.643
74  363       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.404     19.596
75  365       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.367     19.633
76  367       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.535      6.199
77  369       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.470      6.264
78  371       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.364      6.370
79  373       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.352      6.382
80  375       [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.517      6.217
81  377       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.179     19.821
82  380       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.005     19.995
83  382       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.103     19.897
84  384       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.006     19.994
85  386       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.073     19.927
86  388       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Fast             20.000      -0.040     20.040
87  390       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.085     19.915
88  392       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.030     20.030
89  394       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.031     19.969
90  396       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000       0.241     19.759
91  398       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.003     20.003
92  400       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.016     19.984
93  402       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.137     19.863
94  404       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.068     19.932
95  406       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.165     19.835
96  408       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.158     19.842
97  410       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.148     19.852
98  412       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.032     20.032
99  414       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.114     19.886


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_1             clk_pl_1              exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.775      2.558


Slack (MET) :             2.558ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    2.933ns
  Reference Relative Delay:   2.464ns
  Relative CRPR:             -0.086ns
  Uncertainty:                0.221ns
  Actual Bus Skew:            0.775ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.722     3.808    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X49Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y268        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.885 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.446     4.331    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X49Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.205     1.373    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.373    
    SLICE_X49Y268        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.398    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.331    
                         clock arrival                          1.398    
  -------------------------------------------------------------------
                         relative delay                         2.933    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.531     3.942    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X48Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y268        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.003 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.119     4.122    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X48Y270        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.388     1.596    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y270        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.596    
    SLICE_X48Y270        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.658    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.122    
                         clock arrival                          1.658    
  -------------------------------------------------------------------
                         relative delay                         2.464    



Id: 2
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                                                            Slow         0.889      2.444


Slack (MET) :             2.444ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -1.760ns
  Reference Relative Delay:  -2.343ns
  Relative CRPR:             -0.086ns
  Uncertainty:                0.221ns
  Actual Bus Skew:            0.889ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.391     1.599    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X51Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y265        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.678 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.536     2.214    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X49Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.538     3.949    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     3.949    
    SLICE_X49Y265        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.974    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           2.214    
                         clock arrival                          3.974    
  -------------------------------------------------------------------
                         relative delay                        -1.760    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.194     1.362    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y268        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.421 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.094     1.515    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X52Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.710     3.796    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     3.796    
    SLICE_X52Y268        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.858    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           1.515    
                         clock arrival                          3.858    
  -------------------------------------------------------------------
                         relative delay                        -2.343    



Id: 3
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 11

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.804      2.529


Slack (MET) :             2.529ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -1.900ns
  Reference Relative Delay:  -2.397ns
  Relative CRPR:             -0.086ns
  Uncertainty:                0.221ns
  Actual Bus Skew:            0.804ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.397     1.605    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X50Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y265        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.685 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.382     2.067    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X49Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.531     3.942    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X49Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.942    
    SLICE_X49Y269        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.967    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.067    
                         clock arrival                          3.967    
  -------------------------------------------------------------------
                         relative delay                        -1.900    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.207     1.375    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X48Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y268        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.433 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.071     1.504    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X48Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.753     3.839    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X48Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     3.839    
    SLICE_X48Y269        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.901    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.504    
                         clock arrival                          3.901    
  -------------------------------------------------------------------
                         relative delay                        -2.397    



Id: 4
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 3.367
Requirement: 3.367ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.468      2.899


Slack (MET) :             2.899ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    0.015ns
  Reference Relative Delay:  -0.807ns
  Relative CRPR:              0.484ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.468ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.073     2.281    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X27Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y252        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.360 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.272     2.632    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X26Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.379     2.592    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X26Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.592    
    SLICE_X26Y252        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.617    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.632    
                         clock arrival                          2.617    
  -------------------------------------------------------------------
                         relative delay                         0.015    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.835     2.003    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X28Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y252        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.062 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.099     2.161    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X28Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.663     2.906    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X28Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.906    
    SLICE_X28Y252        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.968    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.161    
                         clock arrival                          2.968    
  -------------------------------------------------------------------
                         relative delay                        -0.807    



Id: 5
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 3.367
Requirement: 3.367ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.509      2.858


Slack (MET) :             2.858ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.250ns
  Reference Relative Delay:   0.372ns
  Relative CRPR:              0.499ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.509ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.658     2.901    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X30Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.980 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.293     3.273    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X30Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.830     1.998    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X30Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.998    
    SLICE_X30Y251        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.023    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.273    
                         clock arrival                          2.023    
  -------------------------------------------------------------------
                         relative delay                         1.250    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.370     2.583    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X30Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.641 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.075     2.716    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X32Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.074     2.282    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X32Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.282    
    SLICE_X32Y251        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.344    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.716    
                         clock arrival                          2.344    
  -------------------------------------------------------------------
                         relative delay                         0.372    



Id: 6
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 3.367
Requirement: 3.367ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.591      2.776


Slack (MET) :             2.776ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    0.148ns
  Reference Relative Delay:  -0.788ns
  Relative CRPR:              0.475ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.591ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.073     2.281    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X26Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y253        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.360 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.408     2.768    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X27Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.382     2.595    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X27Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.595    
    SLICE_X27Y254        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.620    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.768    
                         clock arrival                          2.620    
  -------------------------------------------------------------------
                         relative delay                         0.148    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.844     2.012    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X28Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y251        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.071 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.099     2.170    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X27Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.653     2.896    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X27Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.896    
    SLICE_X27Y250        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.958    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.170    
                         clock arrival                          2.958    
  -------------------------------------------------------------------
                         relative delay                        -0.788    



Id: 7
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 3.367
Requirement: 3.367ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.631      2.736


Slack (MET) :             2.736ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.365ns
  Reference Relative Delay:   0.441ns
  Relative CRPR:              0.422ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.631ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.652     2.895    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X26Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y251        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.976 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.424     3.400    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X26Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.842     2.010    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X26Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.010    
    SLICE_X26Y251        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.035    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.400    
                         clock arrival                          2.035    
  -------------------------------------------------------------------
                         relative delay                         1.365    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.371     2.584    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X27Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.642 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.138     2.780    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X27Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.069     2.277    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X27Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.277    
    SLICE_X27Y250        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.339    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.780    
                         clock arrival                          2.339    
  -------------------------------------------------------------------
                         relative delay                         0.441    



Id: 8
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.654      2.713


Slack (MET) :             2.713ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.163ns
  Reference Relative Delay:   1.685ns
  Relative CRPR:             -0.022ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.654ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.978     4.124    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X51Y262        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y262        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.204 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.473     4.677    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[6]
    SLICE_X50Y262        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.276     2.489    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X50Y262        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     2.489    
    SLICE_X50Y262        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.514    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           4.677    
                         clock arrival                          2.514    
  -------------------------------------------------------------------
                         relative delay                         2.163    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.769     4.405    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X51Y261        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y261        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.464 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.081     4.545    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[7]
    SLICE_X50Y261        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.555     2.798    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X50Y261        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     2.798    
    SLICE_X50Y261        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.860    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           4.545    
                         clock arrival                          2.860    
  -------------------------------------------------------------------
                         relative delay                         1.685    



Id: 9
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.698      2.669


Slack (MET) :             2.669ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.110ns
  Reference Relative Delay:  -1.530ns
  Relative CRPR:             -0.124ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.698ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.543     2.786    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X52Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y264        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.865 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.448     3.313    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X54Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.762     4.398    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X54Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     4.398    
    SLICE_X54Y265        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.423    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.313    
                         clock arrival                          4.423    
  -------------------------------------------------------------------
                         relative delay                        -1.110    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.259     2.472    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X51Y266        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y266        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.533 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.122     2.655    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X51Y266        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.977     4.123    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X51Y266        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.123    
    SLICE_X51Y266        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.185    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.655    
                         clock arrival                          4.185    
  -------------------------------------------------------------------
                         relative delay                        -1.530    



Id: 10
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 3.367
Requirement: 3.367ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.628      2.739


Slack (MET) :             2.739ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.030ns
  Reference Relative Delay:   1.681ns
  Relative CRPR:             -0.124ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.628ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.982     4.128    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X55Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y254        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.208 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.364     4.572    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X55Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.304     2.517    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X55Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.517    
    SLICE_X55Y253        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.542    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.572    
                         clock arrival                          2.542    
  -------------------------------------------------------------------
                         relative delay                         2.030    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.763     4.399    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X56Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y254        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.457 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.108     4.565    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X56Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.579     2.822    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X56Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.822    
    SLICE_X56Y254        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.884    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.565    
                         clock arrival                          2.884    
  -------------------------------------------------------------------
                         relative delay                         1.681    



Id: 11
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 3.367
Requirement: 3.367ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.562      2.805


Slack (MET) :             2.805ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.194ns
  Reference Relative Delay:  -1.477ns
  Relative CRPR:             -0.124ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.562ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.577     2.820    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X56Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.898 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.339     3.237    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X55Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.770     4.406    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X55Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.406    
    SLICE_X55Y256        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.431    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.237    
                         clock arrival                          4.431    
  -------------------------------------------------------------------
                         relative delay                        -1.194    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.315     2.528    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X59Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y256        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.587 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.112     2.699    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X59Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.968     4.114    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X59Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.114    
    SLICE_X59Y256        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.176    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.699    
                         clock arrival                          4.176    
  -------------------------------------------------------------------
                         relative delay                        -1.477    



Id: 12
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_1             net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.524      2.843


Slack (MET) :             2.843ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.689ns
  Reference Relative Delay:   1.216ns
  Relative CRPR:              0.080ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.524ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.836     3.922    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X31Y242        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y242        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.998 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.294     4.292    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X31Y242        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.365     2.578    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X31Y242        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.578    
    SLICE_X31Y242        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.603    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.292    
                         clock arrival                          2.603    
  -------------------------------------------------------------------
                         relative delay                         1.689    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.636     4.047    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X31Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y244        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.108 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.074     4.182    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X30Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.661     2.904    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X30Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.904    
    SLICE_X30Y244        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.966    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.182    
                         clock arrival                          2.966    
  -------------------------------------------------------------------
                         relative delay                         1.216    



Id: 13
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_1             net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.545      2.822


Slack (MET) :             2.822ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.753ns
  Reference Relative Delay:   1.261ns
  Relative CRPR:              0.079ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.545ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.820     3.906    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X41Y243        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y243        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.985 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     4.359    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X39Y243        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.368     2.581    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X39Y243        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.581    
    SLICE_X39Y243        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.606    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.359    
                         clock arrival                          2.606    
  -------------------------------------------------------------------
                         relative delay                         1.753    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.621     4.032    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y244        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.091 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.112     4.203    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.637     2.880    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.880    
    SLICE_X40Y244        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.942    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.203    
                         clock arrival                          2.942    
  -------------------------------------------------------------------
                         relative delay                         1.261    



Id: 14
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_1             net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.596      2.771


Slack (MET) :             2.771ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.787ns
  Reference Relative Delay:   1.256ns
  Relative CRPR:              0.067ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.596ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.740     3.826    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X47Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.902 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.403     4.305    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X49Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.280     2.493    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X49Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.493    
    SLICE_X49Y251        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.518    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.305    
                         clock arrival                          2.518    
  -------------------------------------------------------------------
                         relative delay                         1.787    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.557     3.968    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X47Y248        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.026 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.103     4.129    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X48Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.568     2.811    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X48Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.811    
    SLICE_X48Y249        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.873    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.129    
                         clock arrival                          2.873    
  -------------------------------------------------------------------
                         relative delay                         1.256    



Id: 15
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.734      2.633


Slack (MET) :             2.633ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -2.249ns
  Reference Relative Delay:  -2.780ns
  Relative CRPR:              0.044ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.734ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.944     2.152    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X56Y329        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y329        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.228 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.354     2.582    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X56Y329        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.487     4.806    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X56Y329        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.806    
    SLICE_X56Y329        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.831    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.582    
                         clock arrival                          4.831    
  -------------------------------------------------------------------
                         relative delay                        -2.249    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.718     1.886    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X57Y328        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y328        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.946 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.103     2.049    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X58Y329        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.794     4.767    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X58Y329        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.767    
    SLICE_X58Y329        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.829    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.049    
                         clock arrival                          4.829    
  -------------------------------------------------------------------
                         relative delay                        -2.780    



Id: 16
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.582      2.785


Slack (MET) :             2.785ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.337ns
  Reference Relative Delay:  -1.931ns
  Relative CRPR:              0.144ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.582ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.542     2.784    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X50Y274        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y274        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.862 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.436     3.298    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X52Y277        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.291     4.610    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X52Y277        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.610    
    SLICE_X52Y277        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.635    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.298    
                         clock arrival                          4.635    
  -------------------------------------------------------------------
                         relative delay                        -1.337    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.262     2.474    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X50Y274        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y274        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.534 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.123     2.657    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X50Y278        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.554     4.527    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X50Y278        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.527    
    SLICE_X50Y278        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.588    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.657    
                         clock arrival                          4.588    
  -------------------------------------------------------------------
                         relative delay                        -1.931    



Id: 17
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.759      2.608


Slack (MET) :             2.608ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.244ns
  Reference Relative Delay:  -1.941ns
  Relative CRPR:              0.069ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.759ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.554     2.796    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X48Y276        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y276        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.875 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.496     3.371    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X46Y276        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.271     4.590    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X46Y276        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     4.590    
    SLICE_X46Y276        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.615    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.371    
                         clock arrival                          4.615    
  -------------------------------------------------------------------
                         relative delay                        -1.244    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.262     2.474    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X46Y275        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y275        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.532 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.112     2.644    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X45Y276        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.550     4.523    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X45Y276        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.523    
    SLICE_X45Y276        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.585    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.644    
                         clock arrival                          4.585    
  -------------------------------------------------------------------
                         relative delay                        -1.941    



Id: 18
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.646      2.721


Slack (MET) :             2.721ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.345ns
  Reference Relative Delay:  -1.978ns
  Relative CRPR:              0.119ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.646ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.530     2.772    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X52Y286        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y286        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.853 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     3.306    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X52Y286        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.307     4.626    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X52Y286        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.626    
    SLICE_X52Y286        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.651    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.306    
                         clock arrival                          4.651    
  -------------------------------------------------------------------
                         relative delay                        -1.345    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.267     2.479    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X51Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y287        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.538 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.096     2.634    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X52Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.577     4.550    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X52Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     4.550    
    SLICE_X52Y287        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.612    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.634    
                         clock arrival                          4.612    
  -------------------------------------------------------------------
                         relative delay                        -1.978    



Id: 19
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.572      2.795


Slack (MET) :             2.795ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.393ns
  Reference Relative Delay:  -1.998ns
  Relative CRPR:              0.165ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.572ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.546     2.788    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X47Y284        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y284        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.865 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.376     3.241    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X47Y284        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.290     4.609    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X47Y284        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.609    
    SLICE_X47Y284        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.634    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           3.241    
                         clock arrival                          4.634    
  -------------------------------------------------------------------
                         relative delay                        -1.393    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.267     2.479    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X48Y286        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y286        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.537 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.068     2.605    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X48Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.568     4.541    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X48Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.541    
    SLICE_X48Y287        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.603    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.605    
                         clock arrival                          4.603    
  -------------------------------------------------------------------
                         relative delay                        -1.998    



Id: 20
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.778      2.589


Slack (MET) :             2.589ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    3.300ns
  Reference Relative Delay:   2.725ns
  Relative CRPR:              0.044ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.778ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.770     4.743    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X56Y332        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y332        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.819 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.390     5.209    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X56Y332        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.716     1.884    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X56Y332        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.884    
    SLICE_X56Y332        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.909    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.209    
                         clock arrival                          1.909    
  -------------------------------------------------------------------
                         relative delay                         3.300    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.488     4.807    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X56Y328        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y328        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.865 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.077     4.942    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X56Y327        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.947     2.155    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X56Y327        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.155    
    SLICE_X56Y327        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.217    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.942    
                         clock arrival                          2.217    
  -------------------------------------------------------------------
                         relative delay                         2.725    



Id: 21
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      net_vid_phy_controller_rxoutclk
                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.944      2.423


Slack (MET) :             2.423ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.371ns
  Reference Relative Delay:   1.704ns
  Relative CRPR:             -0.123ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.944ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.967     4.113    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X58Y271        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y271        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.192 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.693     4.885    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X59Y270        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.277     2.489    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X59Y270        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.489    
    SLICE_X59Y270        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.514    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.885    
                         clock arrival                          2.514    
  -------------------------------------------------------------------
                         relative delay                         2.371    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.757     4.393    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X57Y269        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y269        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.451 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.103     4.554    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X58Y268        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.546     2.788    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X58Y268        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.788    
    SLICE_X58Y268        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.850    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.554    
                         clock arrival                          2.850    
  -------------------------------------------------------------------
                         relative delay                         1.704    



Id: 22
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.672      2.695


Slack (MET) :             2.695ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.459ns
  Reference Relative Delay:   0.511ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.672ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.616     2.858    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X65Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y290        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.938 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.409     3.347    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X63Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.695     1.863    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X63Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.863    
    SLICE_X63Y290        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.888    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.347    
                         clock arrival                          1.888    
  -------------------------------------------------------------------
                         relative delay                         1.459    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.305     2.517    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X62Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y292        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.578 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.125     2.703    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[7]
    SLICE_X62Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.922     2.130    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X62Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     2.130    
    SLICE_X62Y291        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.192    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/PKT_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           2.703    
                         clock arrival                          2.192    
  -------------------------------------------------------------------
                         relative delay                         0.511    



Id: 23
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.721      2.646


Slack (MET) :             2.646ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.072ns
  Reference Relative Delay:  -1.516ns
  Relative CRPR:             -0.123ns
  Uncertainty:                0.154ns
  Actual Bus Skew:            0.721ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.525     2.767    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X55Y269        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y269        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.846 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.496     3.342    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X54Y270        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.753     4.389    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X54Y270        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.389    
    SLICE_X54Y270        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.414    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           3.342    
                         clock arrival                          4.414    
  -------------------------------------------------------------------
                         relative delay                        -1.072    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.272     2.484    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X56Y268        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.542 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.117     2.659    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X56Y266        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.968     4.114    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X56Y266        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.114    
    SLICE_X56Y266        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.175    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.659    
                         clock arrival                          4.175    
  -------------------------------------------------------------------
                         relative delay                        -1.516    



Id: 24
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clkout2               exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                                                            Slow         0.706      2.627


Slack (MET) :             2.627ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -2.465ns
  Reference Relative Delay:  -2.916ns
  Relative CRPR:             -0.034ns
  Uncertainty:                0.221ns
  Actual Bus Skew:            0.706ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.490     1.698    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X39Y285        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y285        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.778 r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.315     2.093    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y285        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.214     4.533    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y285        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.533    
    SLICE_X39Y285        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.558    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.093    
                         clock arrival                          4.558    
  -------------------------------------------------------------------
                         relative delay                        -2.465    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.290     1.458    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X38Y288        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.517 r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.099     1.616    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y288        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.497     4.470    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y288        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.470    
    SLICE_X38Y288        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.532    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           1.616    
                         clock arrival                          4.532    
  -------------------------------------------------------------------
                         relative delay                        -2.916    



Id: 25
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_pl_1              exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.849      2.484


Slack (MET) :             2.484ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    3.506ns
  Reference Relative Delay:   2.918ns
  Relative CRPR:             -0.040ns
  Uncertainty:                0.221ns
  Actual Bus Skew:            0.849ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.542     4.515    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X42Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y287        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.594 r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.327     4.921    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y288        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.222     1.390    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y288        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.390    
    SLICE_X42Y288        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.415    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.921    
                         clock arrival                          1.415    
  -------------------------------------------------------------------
                         relative delay                         3.506    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.216     4.535    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X41Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y287        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.593 r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.076     4.669    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X40Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.481     1.689    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y287        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     1.689    
    SLICE_X40Y287        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.751    exdes_i/v_hdmi_rx_ss/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           4.669    
                         clock arrival                          1.751    
  -------------------------------------------------------------------
                         relative delay                         2.918    



Id: 26
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.566      2.767


Slack (MET) :             2.767ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.159ns
  Reference Relative Delay:   0.430ns
  Relative CRPR:              0.293ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.566ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.883     2.091    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X59Y209        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y209        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.172 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.306     2.478    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y209        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.126     1.294    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y209        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.294    
    SLICE_X59Y209        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.319    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.478    
                         clock arrival                          1.319    
  -------------------------------------------------------------------
                         relative delay                         1.159    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.683     1.851    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y209        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y209        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.909 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.087     1.996    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X58Y211        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.296     1.504    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y211        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.504    
    SLICE_X58Y211        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.566    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.996    
                         clock arrival                          1.566    
  -------------------------------------------------------------------
                         relative delay                         0.430    



Id: 27
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.528      2.805


Slack (MET) :             2.805ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.109ns
  Reference Relative Delay:   0.417ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.528ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.867     2.075    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y135        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.153 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.321     2.474    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X51Y134        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.172     1.340    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y134        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.340    
    SLICE_X51Y134        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.365    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.474    
                         clock arrival                          1.365    
  -------------------------------------------------------------------
                         relative delay                         1.109    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.655     1.823    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y134        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.882 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.132     2.014    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y134        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.327     1.535    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y134        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.535    
    SLICE_X52Y134        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.597    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.014    
                         clock arrival                          1.597    
  -------------------------------------------------------------------
                         relative delay                         0.417    



Id: 28
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.662      2.671


Slack (MET) :             2.671ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.241ns
  Reference Relative Delay:  -0.585ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.662ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.331     1.539    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y135        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.618 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.469     2.087    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X52Y135        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.653     1.821    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y135        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.821    
    SLICE_X52Y135        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.846    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.087    
                         clock arrival                          1.846    
  -------------------------------------------------------------------
                         relative delay                         0.241    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.168     1.336    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y133        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.394 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.159     1.553    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y133        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.869     2.077    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y133        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.077    
    SLICE_X53Y133        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.138    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.553    
                         clock arrival                          2.138    
  -------------------------------------------------------------------
                         relative delay                        -0.585    



Id: 29
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.651      2.682


Slack (MET) :             2.682ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.229ns
  Reference Relative Delay:   0.405ns
  Relative CRPR:              0.303ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.651ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.951     2.159    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y265        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.239 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.392     2.631    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X43Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.209     1.377    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.377    
    SLICE_X43Y265        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.402    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.631    
                         clock arrival                          1.402    
  -------------------------------------------------------------------
                         relative delay                         1.229    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.722     1.890    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X44Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y265        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.949 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     2.048    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X44Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.373     1.581    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.581    
    SLICE_X44Y265        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.643    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.048    
                         clock arrival                          1.643    
  -------------------------------------------------------------------
                         relative delay                         0.405    



Id: 30
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.632      2.701


Slack (MET) :             2.701ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.141ns
  Reference Relative Delay:  -0.664ns
  Relative CRPR:              0.303ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.632ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.373     1.581    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y265        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.660 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.396     2.056    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.722     1.890    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.890    
    SLICE_X44Y265        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.915    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.056    
                         clock arrival                          1.915    
  -------------------------------------------------------------------
                         relative delay                         0.141    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.209     1.377    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y265        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.436 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.121     1.557    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X43Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.951     2.159    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y265        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.159    
    SLICE_X43Y265        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.221    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.557    
                         clock arrival                          2.221    
  -------------------------------------------------------------------
                         relative delay                        -0.664    



Id: 31
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.502      2.831


Slack (MET) :             2.831ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.081ns
  Reference Relative Delay:  -0.684ns
  Relative CRPR:              0.393ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.502ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.317     1.525    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y153        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y153        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.603 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.320     1.923    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y153        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.649     1.817    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y153        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.817    
    SLICE_X54Y153        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.842    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.923    
                         clock arrival                          1.842    
  -------------------------------------------------------------------
                         relative delay                         0.081    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.150     1.318    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y152        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.376 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.077     1.453    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.867     2.075    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.075    
    SLICE_X54Y151        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.137    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.453    
                         clock arrival                          2.137    
  -------------------------------------------------------------------
                         relative delay                        -0.684    



Id: 32
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.702      2.631


Slack (MET) :             2.631ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.353ns
  Reference Relative Delay:   0.437ns
  Relative CRPR:              0.344ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.702ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.857     2.065    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y152        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y152        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.145 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.553     2.698    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y152        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.152     1.320    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y152        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.320    
    SLICE_X52Y152        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.345    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.698    
                         clock arrival                          1.345    
  -------------------------------------------------------------------
                         relative delay                         1.353    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.647     1.815    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.873 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.147     2.020    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.314     1.522    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.522    
    SLICE_X54Y151        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.583    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.020    
                         clock arrival                          1.583    
  -------------------------------------------------------------------
                         relative delay                         0.437    



Id: 33
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.562      2.771


Slack (MET) :             2.771ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.251ns
  Reference Relative Delay:   0.476ns
  Relative CRPR:              0.342ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.562ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.903     2.111    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y212        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y212        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.190 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.408     2.598    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.154     1.322    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y214        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.322    
    SLICE_X50Y214        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.347    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.598    
                         clock arrival                          1.347    
  -------------------------------------------------------------------
                         relative delay                         1.251    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.688     1.856    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y215        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.914 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.137     2.051    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y216        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.305     1.513    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y216        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.513    
    SLICE_X50Y216        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.575    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.051    
                         clock arrival                          1.575    
  -------------------------------------------------------------------
                         relative delay                         0.476    



Id: 34
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.617      2.716


Slack (MET) :             2.716ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.078ns
  Reference Relative Delay:  -0.702ns
  Relative CRPR:              0.292ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.617ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.325     1.533    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y183        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y183        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.610 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     1.984    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y183        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.713     1.881    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y183        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.881    
    SLICE_X51Y183        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.906    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.984    
                         clock arrival                          1.906    
  -------------------------------------------------------------------
                         relative delay                         0.078    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.155     1.323    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y180        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y180        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.382 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     1.481    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X52Y180        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.913     2.121    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y180        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.121    
    SLICE_X52Y180        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.183    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.481    
                         clock arrival                          2.183    
  -------------------------------------------------------------------
                         relative delay                        -0.702    



Id: 35
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.614      2.719


Slack (MET) :             2.719ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -0.035ns
  Reference Relative Delay:  -0.699ns
  Relative CRPR:              0.180ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.614ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.322     1.530    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.609 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.199     1.808    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X58Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.650     1.818    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y179        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.818    
    SLICE_X58Y179        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.843    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.808    
                         clock arrival                          1.843    
  -------------------------------------------------------------------
                         relative delay                        -0.035    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.149     1.317    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y181        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y181        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.375 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.097     1.472    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X59Y182        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.901     2.109    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y182        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.109    
    SLICE_X59Y182        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.171    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.472    
                         clock arrival                          2.171    
  -------------------------------------------------------------------
                         relative delay                        -0.699    



Id: 36
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.416      2.917


Slack (MET) :             2.917ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.139ns
  Reference Relative Delay:   0.439ns
  Relative CRPR:              0.413ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.416ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.015     2.223    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y192        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.301 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.285     2.586    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X71Y192        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.254     1.422    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y192        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.422    
    SLICE_X71Y192        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.447    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.586    
                         clock arrival                          1.447    
  -------------------------------------------------------------------
                         relative delay                         1.139    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.798     1.966    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y189        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y189        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.025 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     2.124    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X72Y189        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.415     1.623    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y189        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.623    
    SLICE_X72Y189        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.685    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.124    
                         clock arrival                          1.685    
  -------------------------------------------------------------------
                         relative delay                         0.439    



Id: 37
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.499      2.834


Slack (MET) :             2.834ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.158ns
  Reference Relative Delay:   0.392ns
  Relative CRPR:              0.397ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.499ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.860     2.068    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y142        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.147 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.361     2.508    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X58Y142        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.157     1.325    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y142        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.325    
    SLICE_X58Y142        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.350    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.508    
                         clock arrival                          1.350    
  -------------------------------------------------------------------
                         relative delay                         1.158    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.651     1.819    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X57Y138        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y138        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.880 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.126     2.006    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X57Y138        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.344     1.552    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y138        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.552    
    SLICE_X57Y138        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.614    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.006    
                         clock arrival                          1.614    
  -------------------------------------------------------------------
                         relative delay                         0.392    



Id: 38
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.527      2.806


Slack (MET) :             2.806ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.044ns
  Reference Relative Delay:  -0.647ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.527ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.322     1.530    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y139        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.606 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289     1.895    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y137        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.658     1.826    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y137        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.826    
    SLICE_X56Y137        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.851    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.895    
                         clock arrival                          1.851    
  -------------------------------------------------------------------
                         relative delay                         0.044    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.173     1.341    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y139        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y139        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.399 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.083     1.482    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X57Y138        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.859     2.067    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y138        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.067    
    SLICE_X57Y138        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.129    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.482    
                         clock arrival                          2.129    
  -------------------------------------------------------------------
                         relative delay                        -0.647    



Id: 39
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.604      2.729


Slack (MET) :             2.729ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.158ns
  Reference Relative Delay:   0.390ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.604ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.864     2.072    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X59Y167        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.151 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.355     2.506    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X59Y167        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.155     1.323    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y167        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.323    
    SLICE_X59Y167        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.348    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.506    
                         clock arrival                          1.348    
  -------------------------------------------------------------------
                         relative delay                         1.158    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.650     1.818    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y168        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.876 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.106     1.982    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.322     1.530    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.530    
    SLICE_X61Y168        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.592    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.982    
                         clock arrival                          1.592    
  -------------------------------------------------------------------
                         relative delay                         0.390    



Id: 40
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.481      2.852


Slack (MET) :             2.852ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.046ns
  Reference Relative Delay:  -0.599ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.481ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.322     1.530    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y168        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.609 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.280     1.889    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X61Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.650     1.818    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.818    
    SLICE_X61Y168        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.843    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.889    
                         clock arrival                          1.843    
  -------------------------------------------------------------------
                         relative delay                         0.046    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.161     1.329    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X60Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y168        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.387 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.138     1.525    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.854     2.062    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y168        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.062    
    SLICE_X60Y168        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.124    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.525    
                         clock arrival                          2.124    
  -------------------------------------------------------------------
                         relative delay                        -0.599    



Id: 41
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.535      2.798


Slack (MET) :             2.798ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.065ns
  Reference Relative Delay:  -0.684ns
  Relative CRPR:              0.344ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.535ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.304     1.512    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y150        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y150        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.588 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.305     1.893    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y150        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.635     1.803    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y150        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.803    
    SLICE_X56Y150        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.828    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.893    
                         clock arrival                          1.828    
  -------------------------------------------------------------------
                         relative delay                         0.065    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.145     1.313    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.374 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.074     1.448    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.862     2.070    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.070    
    SLICE_X55Y151        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.132    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.448    
                         clock arrival                          2.132    
  -------------------------------------------------------------------
                         relative delay                        -0.684    



Id: 42
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.534      2.799


Slack (MET) :             2.799ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.085ns
  Reference Relative Delay:   0.387ns
  Relative CRPR:              0.294ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.534ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.861     2.069    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y153        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.148 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.272     2.420    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y153        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.142     1.310    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y153        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.310    
    SLICE_X58Y153        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.335    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.420    
                         clock arrival                          1.335    
  -------------------------------------------------------------------
                         relative delay                         1.085    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.635     1.803    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y151        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.862 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.128     1.990    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X59Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.333     1.541    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y151        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.541    
    SLICE_X59Y151        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.603    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.990    
                         clock arrival                          1.603    
  -------------------------------------------------------------------
                         relative delay                         0.387    



Id: 43
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.548      2.785


Slack (MET) :             2.785ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.180ns
  Reference Relative Delay:   0.325ns
  Relative CRPR:              0.436ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.548ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.981     2.189    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X75Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.268 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369     2.637    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X75Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.264     1.432    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.432    
    SLICE_X75Y175        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.457    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.637    
                         clock arrival                          1.457    
  -------------------------------------------------------------------
                         relative delay                         1.180    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.759     1.927    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X75Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.986 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.066     2.052    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X75Y176        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.457     1.665    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y176        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.665    
    SLICE_X75Y176        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.727    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.052    
                         clock arrival                          1.727    
  -------------------------------------------------------------------
                         relative delay                         0.325    



Id: 44
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.534      2.799


Slack (MET) :             2.799ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.172ns
  Reference Relative Delay:  -0.642ns
  Relative CRPR:              0.410ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.534ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.461     1.669    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X75Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y174        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.748 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369     2.117    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X75Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.752     1.920    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y174        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.920    
    SLICE_X75Y174        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.945    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.117    
                         clock arrival                          1.945    
  -------------------------------------------------------------------
                         relative delay                         0.172    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.273     1.441    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X75Y176        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.500 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.099     1.599    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X75Y176        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.971     2.179    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y176        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.179    
    SLICE_X75Y176        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.241    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.599    
                         clock arrival                          2.241    
  -------------------------------------------------------------------
                         relative delay                        -0.642    



Id: 45
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.577      2.756


Slack (MET) :             2.756ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.039ns
  Reference Relative Delay:  -0.714ns
  Relative CRPR:              0.306ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.577ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.429     1.637    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y192        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y192        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.713 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.326     2.039    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y193        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.807     1.975    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y193        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.975    
    SLICE_X71Y193        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.000    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.039    
                         clock arrival                          2.000    
  -------------------------------------------------------------------
                         relative delay                         0.039    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=4835, routed)        1.232     1.400    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X69Y196        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.459 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.113     1.572    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X70Y197        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.017     2.225    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X70Y197        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.225    
    SLICE_X70Y197        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.286    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.572    
                         clock arrival                          2.286    
  -------------------------------------------------------------------
                         relative delay                        -0.714    



Id: 46
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.759      5.975


Slack (MET) :             5.975ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.289ns
  Reference Relative Delay:  -1.788ns
  Relative CRPR:             -0.013ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.759ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.067     2.275    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X36Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.354 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.414     2.768    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X36Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.621     4.032    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X36Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     4.032    
    SLICE_X36Y251        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.057    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.768    
                         clock arrival                          4.057    
  -------------------------------------------------------------------
                         relative delay                        -1.289    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.829     1.997    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X37Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y251        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.055 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.159     2.214    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X37Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.854     3.940    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X37Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     3.940    
    SLICE_X37Y252        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.002    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.214    
                         clock arrival                          4.002    
  -------------------------------------------------------------------
                         relative delay                        -1.788    



Id: 47
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.882      5.852


Slack (MET) :             5.852ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.182ns
  Reference Relative Delay:  -1.804ns
  Relative CRPR:             -0.013ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.882ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.039     2.247    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X38Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.326 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.553     2.879    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[6]
    SLICE_X37Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.625     4.036    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X37Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.000     4.036    
    SLICE_X37Y253        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     4.061    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.879    
                         clock arrival                          4.061    
  -------------------------------------------------------------------
                         relative delay                        -1.182    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.825     1.993    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X36Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y251        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.052 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.112     2.164    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X36Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.820     3.906    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X36Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     3.906    
    SLICE_X36Y251        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.968    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.164    
                         clock arrival                          3.968    
  -------------------------------------------------------------------
                         relative delay                        -1.804    



Id: 48
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                                                                                                            Slow         0.708      6.026


Slack (MET) :             6.026ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.351ns
  Reference Relative Delay:  -1.873ns
  Relative CRPR:              0.062ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.708ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.054     2.262    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X36Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y252        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.341 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.365     2.706    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[6]
    SLICE_X36Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.621     4.032    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X36Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.000     4.032    
    SLICE_X36Y252        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.057    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.706    
                         clock arrival                          4.057    
  -------------------------------------------------------------------
                         relative delay                        -1.351    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.820     1.988    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X36Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y252        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.047 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.082     2.129    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[7]
    SLICE_X38Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.854     3.940    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X38Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/C
                         clock pessimism              0.000     3.940    
    SLICE_X38Y252        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.002    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.129    
                         clock arrival                          4.002    
  -------------------------------------------------------------------
                         relative delay                        -1.873    



Id: 49
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2_1             clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.582     19.418


Slack (MET) :             19.418ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    2.366ns
  Reference Relative Delay:   1.915ns
  Relative CRPR:              0.116ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.582ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.846     3.932    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X28Y248        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y248        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.011 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.385     4.396    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X28Y247        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.837     2.005    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X28Y247        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     2.005    
    SLICE_X28Y247        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     2.030    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.396    
                         clock arrival                          2.030    
  -------------------------------------------------------------------
                         relative delay                         2.366    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.648     4.059    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X28Y246        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y246        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.117 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.137     4.254    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X28Y247        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.071     2.279    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X28Y247        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.279    
    SLICE_X28Y247        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.339    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.254    
                         clock arrival                          2.339    
  -------------------------------------------------------------------
                         relative delay                         1.915    



Id: 50
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.429      6.305


Slack (MET) :             6.305ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.056ns
  Reference Relative Delay:  -0.820ns
  Relative CRPR:              0.577ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.429ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.076     2.284    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X22Y257        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y257        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.363 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.319     2.682    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X22Y257        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.388     2.601    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X22Y257        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.601    
    SLICE_X22Y257        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.626    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.682    
                         clock arrival                          2.626    
  -------------------------------------------------------------------
                         relative delay                         0.056    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.845     2.013    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X22Y257        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y257        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.071 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.095     2.166    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X22Y257        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.681     2.924    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X22Y257        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     2.924    
    SLICE_X22Y257        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.986    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.166    
                         clock arrival                          2.986    
  -------------------------------------------------------------------
                         relative delay                        -0.820    



Id: 51
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.266     19.734


Slack (MET) :             19.734ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.721ns
  Reference Relative Delay:  -1.975ns
  Relative CRPR:              0.146ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.266ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.961     2.169    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X42Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.248 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.558     2.806    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X53Y260        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.760     4.396    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y260        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.106     4.502    
    SLICE_X53Y260        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.527    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.806    
                         clock arrival                          4.527    
  -------------------------------------------------------------------
                         relative delay                        -1.721    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.740     1.908    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X42Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y255        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.966 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.149     2.115    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X44Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.990     4.136    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X44Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.030    
    SLICE_X44Y255        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.090    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.115    
                         clock arrival                          4.090    
  -------------------------------------------------------------------
                         relative delay                        -1.975    



Id: 52
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.448      6.286


Slack (MET) :             6.286ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.064ns
  Reference Relative Delay:  -0.840ns
  Relative CRPR:              0.586ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.448ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.047     2.255    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X41Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.334 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.327     2.661    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X40Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.359     2.572    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.572    
    SLICE_X40Y255        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     2.597    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.661    
                         clock arrival                          2.597    
  -------------------------------------------------------------------
                         relative delay                         0.064    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.813     1.981    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X41Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y255        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.039 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.083     2.122    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X40Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.659     2.902    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y255        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.902    
    SLICE_X40Y255        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.962    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.122    
                         clock arrival                          2.962    
  -------------------------------------------------------------------
                         relative delay                        -0.840    



Id: 53
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 6.734
Requirement: 6.734ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.520      6.214


Slack (MET) :             6.214ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.065ns
  Reference Relative Delay:  -0.798ns
  Relative CRPR:              0.473ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.520ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.065     2.273    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X34Y251        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y251        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.352 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.316     2.668    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X35Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.365     2.578    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X35Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.578    
    SLICE_X35Y254        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     2.603    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.668    
                         clock arrival                          2.603    
  -------------------------------------------------------------------
                         relative delay                         0.065    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.822     1.990    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X33Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y253        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.049 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.087     2.136    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X33Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.631     2.874    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X33Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     2.874    
    SLICE_X33Y254        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.934    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.136    
                         clock arrival                          2.934    
  -------------------------------------------------------------------
                         relative delay                        -0.798    



Id: 54
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.446      6.288


Slack (MET) :             6.288ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.429ns
  Reference Relative Delay:  -1.773ns
  Relative CRPR:              0.145ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.446ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.070     2.278    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X34Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y250        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.357 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     2.634    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X36Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.627     4.038    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X36Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.038    
    SLICE_X36Y253        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.063    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.634    
                         clock arrival                          4.063    
  -------------------------------------------------------------------
                         relative delay                        -1.429    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.829     1.997    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X34Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y250        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.055 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.153     2.208    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X36Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.835     3.921    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X36Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     3.921    
    SLICE_X36Y253        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.981    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.208    
                         clock arrival                          3.981    
  -------------------------------------------------------------------
                         relative delay                        -1.773    



Id: 55
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.330      6.404


Slack (MET) :             6.404ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.009ns
  Reference Relative Delay:  -0.781ns
  Relative CRPR:              0.572ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.330ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.076     2.284    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y256        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.363 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.250     2.613    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.384     2.597    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.597    
    SLICE_X23Y256        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     2.622    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.613    
                         clock arrival                          2.622    
  -------------------------------------------------------------------
                         relative delay                        -0.009    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.844     2.012    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y256        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.070 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.124     2.194    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.672     2.915    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.915    
    SLICE_X23Y256        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.975    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.194    
                         clock arrival                          2.975    
  -------------------------------------------------------------------
                         relative delay                        -0.781    



Id: 56
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.370      6.364


Slack (MET) :             6.364ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.054ns
  Reference Relative Delay:  -0.759ns
  Relative CRPR:              0.573ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.370ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.076     2.284    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y256        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.363 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.313     2.676    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X24Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.384     2.597    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X24Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.597    
    SLICE_X24Y253        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     2.622    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.676    
                         clock arrival                          2.622    
  -------------------------------------------------------------------
                         relative delay                         0.054    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.844     2.012    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X23Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y256        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.071 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.146     2.217    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X24Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.673     2.916    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X24Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.916    
    SLICE_X24Y253        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.976    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.217    
                         clock arrival                          2.976    
  -------------------------------------------------------------------
                         relative delay                        -0.759    



Id: 57
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.390      6.344


Slack (MET) :             6.344ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.050ns
  Reference Relative Delay:  -0.765ns
  Relative CRPR:              0.555ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.390ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.937     2.145    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X60Y241        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y241        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.224 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.397     2.621    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X62Y241        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.333     2.546    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X62Y241        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.546    
    SLICE_X62Y241        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     2.571    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.621    
                         clock arrival                          2.571    
  -------------------------------------------------------------------
                         relative delay                         0.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.717     1.885    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X60Y241        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y241        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.943 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.211     2.154    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X62Y241        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.616     2.859    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X62Y241        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.859    
    SLICE_X62Y241        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.919    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.154    
                         clock arrival                          2.919    
  -------------------------------------------------------------------
                         relative delay                        -0.765    



Id: 58
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.371      6.363


Slack (MET) :             6.363ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.817ns
  Reference Relative Delay:  -1.229ns
  Relative CRPR:              0.172ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.371ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.637     2.880    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y244        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.959 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.281     3.240    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.621     4.032    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.032    
    SLICE_X40Y244        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.057    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.240    
                         clock arrival                          4.057    
  -------------------------------------------------------------------
                         relative delay                        -0.817    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.353     2.566    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y244        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.624 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.115     2.739    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.822     3.908    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     3.908    
    SLICE_X40Y244        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.968    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.739    
                         clock arrival                          3.968    
  -------------------------------------------------------------------
                         relative delay                        -1.229    



Id: 59
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.471      6.263


Slack (MET) :             6.263ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.611ns
  Reference Relative Delay:  -1.120ns
  Relative CRPR:              0.169ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.471ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.578     2.821    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X47Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y249        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.899 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.474     3.373    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X47Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.548     3.959    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X47Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     3.959    
    SLICE_X47Y249        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.984    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.373    
                         clock arrival                          3.984    
  -------------------------------------------------------------------
                         relative delay                        -0.611    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.290     2.503    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X47Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y249        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.563 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.206     2.769    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X47Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.743     3.829    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X47Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     3.829    
    SLICE_X47Y249        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.889    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.769    
                         clock arrival                          3.889    
  -------------------------------------------------------------------
                         relative delay                        -1.120    



Id: 60
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.342      6.392


Slack (MET) :             6.392ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.807ns
  Reference Relative Delay:  -1.201ns
  Relative CRPR:              0.183ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.342ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.673     2.916    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X29Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y245        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.996 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.272     3.268    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X29Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.639     4.050    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X29Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.050    
    SLICE_X29Y245        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     4.075    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.268    
                         clock arrival                          4.075    
  -------------------------------------------------------------------
                         relative delay                        -0.807    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y3         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4820, routed)        2.378     2.591    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X29Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y245        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.649 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.137     2.786    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X29Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.841     3.927    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X29Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     3.927    
    SLICE_X29Y245        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.987    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.786    
                         clock arrival                          3.987    
  -------------------------------------------------------------------
                         relative delay                        -1.201    



Id: 61
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2_1             exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.507      6.227


Slack (MET) :             6.227ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.425ns
  Reference Relative Delay:  -1.823ns
  Relative CRPR:              0.138ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.507ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.046     2.254    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X37Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y250        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.332 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.310     2.642    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X37Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.232     1.541    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.171 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.216     2.387    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.411 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.631     4.042    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X37Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.042    
    SLICE_X37Y250        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.067    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.642    
                         clock arrival                          4.067    
  -------------------------------------------------------------------
                         relative delay                        -1.425    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.817     1.985    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X37Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y250        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.043 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.124     2.167    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X37Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.418    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y10        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.548 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.390     1.938    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.811 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.247     2.058    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.086 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3363, routed)        1.844     3.930    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X37Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     3.930    
    SLICE_X37Y250        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.990    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.167    
                         clock arrival                          3.990    
  -------------------------------------------------------------------
                         relative delay                        -1.823    



Id: 62
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]}]] 20.000
Requirement: 20.000ns
Endpoints: 7

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.563     19.437


Slack (MET) :             19.437ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.323ns
  Reference Relative Delay:   0.436ns
  Relative CRPR:              0.453ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.563ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.560     2.802    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X47Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y291        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.881 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.369     3.250    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X49Y295        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.734     1.902    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X49Y295        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.902    
    SLICE_X49Y295        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.927    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.250    
                         clock arrival                          1.927    
  -------------------------------------------------------------------
                         relative delay                         1.323    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.275     2.487    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X47Y295        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y295        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.545 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.126     2.671    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X47Y295        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.967     2.175    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X47Y295        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     2.175    
    SLICE_X47Y295        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.235    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.671    
                         clock arrival                          2.235    
  -------------------------------------------------------------------
                         relative delay                         0.436    



Id: 63
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 6.734
Requirement: 6.734ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_rxoutclk
                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.425      6.309


Slack (MET) :             6.309ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.020ns
  Reference Relative Delay:  -0.826ns
  Relative CRPR:              0.551ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.425ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.990     2.198    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X45Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y297        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.277 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.263     2.540    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X44Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.283     2.495    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X44Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.495    
    SLICE_X44Y296        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     2.520    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.540    
                         clock arrival                          2.520    
  -------------------------------------------------------------------
                         relative delay                         0.020    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.748     1.916    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X44Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y297        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.975 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.074     2.049    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X44Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.571     2.813    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X44Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.813    
    SLICE_X44Y296        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.875    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.049    
                         clock arrival                          2.875    
  -------------------------------------------------------------------
                         relative delay                        -0.826    



Id: 64
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.452     19.548


Slack (MET) :             19.548ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.303ns
  Reference Relative Delay:   0.441ns
  Relative CRPR:              0.540ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.452ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.571     2.813    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y296        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.894 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.352     3.246    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X45Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.750     1.918    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X45Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     1.918    
    SLICE_X45Y297        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.943    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.246    
                         clock arrival                          1.943    
  -------------------------------------------------------------------
                         relative delay                         1.303    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.283     2.495    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y296        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.555 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.108     2.663    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.952     2.160    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.160    
    SLICE_X45Y296        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.222    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.663    
                         clock arrival                          2.222    
  -------------------------------------------------------------------
                         relative delay                         0.441    



Id: 65
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 20

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.743     19.257


Slack (MET) :             19.257ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.446ns
  Reference Relative Delay:   0.427ns
  Relative CRPR:              0.406ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.743ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.552     2.794    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X51Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y290        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.873 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.499     3.372    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[18]
    SLICE_X49Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.733     1.901    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X49Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]/C
                         clock pessimism              0.000     1.901    
    SLICE_X49Y292        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     1.926    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         data arrival                           3.372    
                         clock arrival                          1.926    
  -------------------------------------------------------------------
                         relative delay                         1.446    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.278     2.490    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X49Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y290        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.551 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.094     2.645    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[10]
    SLICE_X50Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.950     2.158    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X50Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/C
                         clock pessimism              0.000     2.158    
    SLICE_X50Y290        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.218    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           2.645    
                         clock arrival                          2.218    
  -------------------------------------------------------------------
                         relative delay                         0.427    



Id: 66
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 20

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]/D
                                                                                                            Slow         0.840     19.160


Slack (MET) :             19.160ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.536ns
  Reference Relative Delay:   0.420ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.840ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.559     2.801    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X49Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y290        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.879 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.593     3.472    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X48Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.743     1.911    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X48Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     1.911    
    SLICE_X48Y294        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     1.936    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           3.472    
                         clock arrival                          1.936    
  -------------------------------------------------------------------
                         relative delay                         1.536    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.271     2.483    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X51Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y290        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.542 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.098     2.640    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[12]
    SLICE_X51Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.950     2.158    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X51Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]/C
                         clock pessimism              0.000     2.158    
    SLICE_X51Y291        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.220    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         data arrival                           2.640    
                         clock arrival                          2.220    
  -------------------------------------------------------------------
                         relative delay                         0.420    



Id: 67
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.633     19.367


Slack (MET) :             19.367ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.555ns
  Reference Relative Delay:   0.502ns
  Relative CRPR:              0.550ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.633ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.571     2.813    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X61Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y298        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.891 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.571     3.462    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X61Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.714     1.882    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X61Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     1.882    
    SLICE_X61Y298        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     1.907    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.462    
                         clock arrival                          1.907    
  -------------------------------------------------------------------
                         relative delay                         1.555    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.294     2.506    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X61Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y298        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.566 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.141     2.707    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X61Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.935     2.143    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X61Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.143    
    SLICE_X61Y298        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.205    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.707    
                         clock arrival                          2.205    
  -------------------------------------------------------------------
                         relative delay                         0.502    



Id: 68
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.340     19.660


Slack (MET) :             19.660ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.203ns
  Reference Relative Delay:   0.445ns
  Relative CRPR:              0.548ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.340ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.546     2.788    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y290        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.866 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.257     3.123    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X53Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.727     1.895    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.895    
    SLICE_X53Y290        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.920    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.123    
                         clock arrival                          1.920    
  -------------------------------------------------------------------
                         relative delay                         1.203    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.271     2.483    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y290        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.543 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.120     2.663    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X53Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.948     2.156    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y290        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     2.156    
    SLICE_X53Y290        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.218    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.663    
                         clock arrival                          2.218    
  -------------------------------------------------------------------
                         relative delay                         0.445    



Id: 69
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 20.000
Requirement: 20.000ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.489     19.511


Slack (MET) :             19.511ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.202ns
  Reference Relative Delay:   0.437ns
  Relative CRPR:              0.406ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.489ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.546     2.788    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y291        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.866 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.257     3.123    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X53Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.728     1.896    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y291        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.896    
    SLICE_X53Y291        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.921    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.123    
                         clock arrival                          1.921    
  -------------------------------------------------------------------
                         relative delay                         1.202    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.265     2.477    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X52Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y293        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.536 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.112     2.648    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X52Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.941     2.149    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X52Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.149    
    SLICE_X52Y293        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.211    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.648    
                         clock arrival                          2.211    
  -------------------------------------------------------------------
                         relative delay                         0.437    



Id: 70
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[20]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[21]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[22]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[23]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[24]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[25]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[26]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[27]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[28]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[29]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[30]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[31]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[24]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[25]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[26]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[27]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[28]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[29]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[30]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[31]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.423     19.577


Slack (MET) :             19.577ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    2.706ns
  Reference Relative Delay:   2.427ns
  Relative CRPR:              0.073ns
  Uncertainty:                0.217ns
  Actual Bus Skew:            0.423ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.993     4.139    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X49Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y293        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.215 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.524     4.739    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[21]
    SLICE_X49Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.734     1.902    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X49Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]/C
                         clock pessimism              0.106     2.008    
    SLICE_X49Y293        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     2.033    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         data arrival                           4.739    
                         clock arrival                          2.033    
  -------------------------------------------------------------------
                         relative delay                         2.706    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.769     4.405    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y289        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y289        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.463 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.081     4.544    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X52Y289        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.955     2.163    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X52Y289        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.106     2.057    
    SLICE_X52Y289        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.117    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUD_INST/SCLK_FIFO_FLUSH_CNT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.544    
                         clock arrival                          2.117    
  -------------------------------------------------------------------
                         relative delay                         2.427    



Id: 71
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/D
                                                                                                            Slow         1.423     18.577


Slack (MET) :             18.577ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    2.226ns
  Reference Relative Delay:   0.465ns
  Relative CRPR:              0.467ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            1.423ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.617     2.859    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X64Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y294        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.937 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.175     4.112    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[9]
    SLICE_X62Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.693     1.861    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X62Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]/C
                         clock pessimism              0.000     1.861    
    SLICE_X62Y294        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.886    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         data arrival                           4.112    
                         clock arrival                          1.886    
  -------------------------------------------------------------------
                         relative delay                         2.226    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.321     2.533    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X65Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.591 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.075     2.666    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[11]
    SLICE_X65Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.933     2.141    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X65Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/C
                         clock pessimism              0.000     2.141    
    SLICE_X65Y293        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.201    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         data arrival                           2.666    
                         clock arrival                          2.201    
  -------------------------------------------------------------------
                         relative delay                         0.465    



Id: 72
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/D
                                                                                                            Slow         0.863     19.137


Slack (MET) :             19.137ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.637ns
  Reference Relative Delay:   0.498ns
  Relative CRPR:              0.405ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.863ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.591     2.833    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X63Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y292        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.912 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.617     3.529    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[5]
    SLICE_X62Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.699     1.867    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X62Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.000     1.867    
    SLICE_X62Y293        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.892    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.529    
                         clock arrival                          1.892    
  -------------------------------------------------------------------
                         relative delay                         1.637    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.307     2.519    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X64Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y293        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.578 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.129     2.707    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[11]
    SLICE_X64Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.939     2.147    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X64Y293        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]/C
                         clock pessimism              0.000     2.147    
    SLICE_X64Y293        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.209    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         data arrival                           2.707    
                         clock arrival                          2.209    
  -------------------------------------------------------------------
                         relative delay                         0.498    



Id: 73
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         1.357     18.643


Slack (MET) :             18.643ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    2.218ns
  Reference Relative Delay:   0.508ns
  Relative CRPR:              0.482ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            1.357ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.593     2.835    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X63Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y297        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.914 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.193     4.107    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X63Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.696     1.864    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X63Y298        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.864    
    SLICE_X63Y298        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.889    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.107    
                         clock arrival                          1.889    
  -------------------------------------------------------------------
                         relative delay                         2.218    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.311     2.523    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X63Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y297        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.580 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.120     2.700    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[5]
    SLICE_X62Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.924     2.132    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X62Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.000     2.132    
    SLICE_X62Y297        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.192    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.700    
                         clock arrival                          2.192    
  -------------------------------------------------------------------
                         relative delay                         0.508    



Id: 74
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.404     19.596


Slack (MET) :             19.596ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.314ns
  Reference Relative Delay:   0.481ns
  Relative CRPR:              0.559ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.404ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.571     2.813    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y296        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.892 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.349     3.241    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.734     1.902    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.902    
    SLICE_X45Y296        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.927    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.241    
                         clock arrival                          1.927    
  -------------------------------------------------------------------
                         relative delay                         1.314    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.283     2.495    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y296        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.554 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.147     2.701    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.952     2.160    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X45Y296        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.160    
    SLICE_X45Y296        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.220    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.701    
                         clock arrival                          2.220    
  -------------------------------------------------------------------
                         relative delay                         0.481    



Id: 75
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clk_pl_0              exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.367     19.633


Slack (MET) :             19.633ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.209ns
  Reference Relative Delay:   0.398ns
  Relative CRPR:              0.574ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.367ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.627     2.869    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y297        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.948 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     3.218    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.816     1.984    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.984    
    SLICE_X40Y297        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     2.009    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.218    
                         clock arrival                          2.009    
  -------------------------------------------------------------------
                         relative delay                         1.209    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.344     2.556    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y297        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.614 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.106     2.720    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.054     2.262    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.262    
    SLICE_X40Y297        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.322    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.720    
                         clock arrival                          2.322    
  -------------------------------------------------------------------
                         relative delay                         0.398    



Id: 76
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_rxoutclk
                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.535      6.199


Slack (MET) :             6.199ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.106ns
  Reference Relative Delay:  -0.784ns
  Relative CRPR:              0.485ns
  Uncertainty:                0.130ns
  Actual Bus Skew:            0.535ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.985     2.193    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X45Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y297        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.272 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.415     2.687    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.344     2.556    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.556    
    SLICE_X40Y297        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.581    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.687    
                         clock arrival                          2.581    
  -------------------------------------------------------------------
                         relative delay                         0.106    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.816     1.984    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y297        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.045 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.102     2.147    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.627     2.869    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.869    
    SLICE_X40Y297        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.931    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.147    
                         clock arrival                          2.931    
  -------------------------------------------------------------------
                         relative delay                        -0.784    



Id: 77
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.470      6.264


Slack (MET) :             6.264ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.221ns
  Reference Relative Delay:  -1.693ns
  Relative CRPR:              0.133ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.470ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.632     2.874    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X35Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y292        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.951 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.393     3.344    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X38Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.221     4.540    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X38Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.540    
    SLICE_X38Y292        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.565    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.344    
                         clock arrival                          4.565    
  -------------------------------------------------------------------
                         relative delay                        -1.221    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.350     2.562    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X35Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y292        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.622 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.195     2.817    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X35Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.475     4.448    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X35Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.448    
    SLICE_X35Y292        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.510    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.817    
                         clock arrival                          4.510    
  -------------------------------------------------------------------
                         relative delay                        -1.693    



Id: 78
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.364      6.370


Slack (MET) :             6.370ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.278ns
  Reference Relative Delay:  -1.726ns
  Relative CRPR:              0.215ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.364ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.633     2.875    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X37Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y292        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.954 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.335     3.289    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X37Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.223     4.542    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X37Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.542    
    SLICE_X37Y292        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     4.567    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.289    
                         clock arrival                          4.567    
  -------------------------------------------------------------------
                         relative delay                        -1.278    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.349     2.561    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X37Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y292        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.619 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.177     2.796    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X37Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.489     4.462    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X37Y292        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.462    
    SLICE_X37Y292        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.522    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.796    
                         clock arrival                          4.522    
  -------------------------------------------------------------------
                         relative delay                        -1.726    



Id: 79
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_rxoutclk
                      clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.352      6.382


Slack (MET) :             6.382ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_rxoutclk)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.309ns
  Reference Relative Delay:  -1.743ns
  Relative CRPR:              0.213ns
  Uncertainty:                0.132ns
  Actual Bus Skew:            0.352ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.635     2.877    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X41Y284        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y284        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.956 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.287     3.243    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X41Y278        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.208     4.527    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X41Y278        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.527    
    SLICE_X41Y278        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.552    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.243    
                         clock arrival                          4.552    
  -------------------------------------------------------------------
                         relative delay                        -1.309    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_rxoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rxoutclk_out[0]
    BUFG_GT_X0Y8         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=8085, routed)        2.345     2.557    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X41Y284        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y284        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.615 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.141     2.756    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X41Y278        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.466     4.439    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X41Y278        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.439    
    SLICE_X41Y278        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     4.499    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.756    
                         clock arrival                          4.499    
  -------------------------------------------------------------------
                         relative delay                        -1.743    



Id: 80
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.517      6.217


Slack (MET) :             6.217ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.965ns
  Reference Relative Delay:  -2.372ns
  Relative CRPR:              0.138ns
  Uncertainty:                0.248ns
  Actual Bus Skew:            0.517ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.982     2.190    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X42Y297        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y297        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.268 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.332     2.600    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X40Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.096     0.096 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.099     0.195    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.309 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.139     1.448    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.078 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.295    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.319 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.221     4.540    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.540    
    SLICE_X40Y294        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.565    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.600    
                         clock arrival                          4.565    
  -------------------------------------------------------------------
                         relative delay                        -1.965    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.743     1.911    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X42Y295        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y295        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.969 r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.177     2.146    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X40Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  HDMI_RX_CLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk1_pad_p_in
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.304     0.304 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK1_INST/ODIV2
                         net (fo=2, routed)           0.113     0.417    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk1_gtrefclk_div1_i
    BUFG_GT_X0Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.547 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk1_odiv2_inst/O
                         net (fo=25, routed)          1.277     1.824    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/syncstages_ff_reg[0]
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.697 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     1.945    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.973 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=1340, routed)        2.483     4.456    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X40Y294        FDRE                                         r  exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.456    
    SLICE_X40Y294        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.518    exdes_i/v_hdmi_rx_ss/inst/v_hdmi_rx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.146    
                         clock arrival                          4.518    
  -------------------------------------------------------------------
                         relative delay                        -2.372    



Id: 81
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.179     19.821


Slack (MET) :             19.821ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.796ns
  Reference Relative Delay:  -1.964ns
  Relative CRPR:              0.147ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.179ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.996     2.204    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X69Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y221        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.285 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.491     2.776    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.805     4.441    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.106     4.547    
    SLICE_X69Y222        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.572    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.776    
                         clock arrival                          4.572    
  -------------------------------------------------------------------
                         relative delay                        -1.796    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.775     1.943    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X69Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y221        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.003 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.161     2.164    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.026     4.172    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.106     4.066    
    SLICE_X69Y222        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.128    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.164    
                         clock arrival                          4.128    
  -------------------------------------------------------------------
                         relative delay                        -1.964    



Id: 82
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.005     19.995


Slack (MET) :             19.995ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.014ns
  Reference Relative Delay:  -2.006ns
  Relative CRPR:              0.145ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.005ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.002     2.210    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y223        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.288 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.278     2.566    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.813     4.449    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.106     4.555    
    SLICE_X70Y223        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.580    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.566    
                         clock arrival                          4.580    
  -------------------------------------------------------------------
                         relative delay                        -2.014    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.782     1.950    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y223        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.010 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.124     2.134    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.038     4.184    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.106     4.078    
    SLICE_X70Y223        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     4.140    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.134    
                         clock arrival                          4.140    
  -------------------------------------------------------------------
                         relative delay                        -2.006    



Id: 83
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.103     19.897


Slack (MET) :             19.897ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.981ns
  Reference Relative Delay:  -1.999ns
  Relative CRPR:              0.073ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.103ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.017     2.225    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y218        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y218        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.304 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.303     2.607    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.821     4.457    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.106     4.563    
    SLICE_X75Y219        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.588    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.607    
                         clock arrival                          4.588    
  -------------------------------------------------------------------
                         relative delay                        -1.981    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.790     1.958    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y219        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.016 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.135     2.151    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.050     4.196    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.106     4.090    
    SLICE_X75Y219        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.150    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.151    
                         clock arrival                          4.150    
  -------------------------------------------------------------------
                         relative delay                        -1.999    



Id: 84
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.006     19.994


Slack (MET) :             19.994ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.029ns
  Reference Relative Delay:  -2.022ns
  Relative CRPR:              0.145ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.006ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.008     2.216    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y222        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.295 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.262     2.557    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.819     4.455    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.106     4.561    
    SLICE_X75Y222        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.586    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.557    
                         clock arrival                          4.586    
  -------------------------------------------------------------------
                         relative delay                        -2.029    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.788     1.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y222        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.014 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.106     2.120    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.042     4.188    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.082    
    SLICE_X75Y222        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.142    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.120    
                         clock arrival                          4.142    
  -------------------------------------------------------------------
                         relative delay                        -2.022    



Id: 85
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.073     19.927


Slack (MET) :             19.927ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.953ns
  Reference Relative Delay:  -1.994ns
  Relative CRPR:              0.126ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.073ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.017     2.225    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y218        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y218        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.305 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.327     2.632    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.818     4.454    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.106     4.560    
    SLICE_X76Y219        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.585    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.632    
                         clock arrival                          4.585    
  -------------------------------------------------------------------
                         relative delay                        -1.953    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.787     1.955    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y219        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.013 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.134     2.147    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.041     4.187    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.106     4.081    
    SLICE_X76Y219        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.141    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.147    
                         clock arrival                          4.141    
  -------------------------------------------------------------------
                         relative delay                        -1.994    



Id: 86
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Fast        -0.040     20.040


Slack (MET) :             20.040ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.158ns
  Reference Relative Delay:  -1.047ns
  Relative CRPR:              0.087ns
  Uncertainty:                0.158ns
  Actual Bus Skew:           -0.040ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.243     1.415    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y219        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.054     1.469 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.127     1.596    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       0.988     1.127    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.357 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.502    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.519 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.131     2.650    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.080     2.730    
    SLICE_X76Y219        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.024     2.754    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.596    
                         clock arrival                          2.754    
  -------------------------------------------------------------------
                         relative delay                        -1.158    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.103     1.242    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.281 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.080     1.361    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.108     1.280    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.985 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.150    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.169 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.272     2.441    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.080     2.361    
    SLICE_X76Y219        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.408    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.361    
                         clock arrival                          2.408    
  -------------------------------------------------------------------
                         relative delay                        -1.047    



Id: 87
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.085     19.915


Slack (MET) :             19.915ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.966ns
  Reference Relative Delay:  -2.043ns
  Relative CRPR:              0.150ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.085ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.016     2.224    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X74Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y219        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.303 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.323     2.626    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X74Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.825     4.461    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X74Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.106     4.567    
    SLICE_X74Y219        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     4.592    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.626    
                         clock arrival                          4.592    
  -------------------------------------------------------------------
                         relative delay                        -1.966    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.791     1.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X74Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y219        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.017 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.097     2.114    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X74Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.057     4.203    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X74Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.097    
    SLICE_X74Y219        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.157    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.114    
                         clock arrival                          4.157    
  -------------------------------------------------------------------
                         relative delay                        -2.043    



Id: 88
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.030     20.030


Slack (MET) :             20.030ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.053ns
  Reference Relative Delay:  -2.016ns
  Relative CRPR:              0.151ns
  Uncertainty:                0.158ns
  Actual Bus Skew:           -0.030ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.016     2.224    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y219        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.305 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.230     2.535    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.821     4.457    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.106     4.563    
    SLICE_X75Y219        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.588    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.535    
                         clock arrival                          4.588    
  -------------------------------------------------------------------
                         relative delay                        -2.053    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.790     1.958    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.017 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.119     2.136    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.050     4.196    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y219        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.090    
    SLICE_X75Y219        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.152    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.136    
                         clock arrival                          4.152    
  -------------------------------------------------------------------
                         relative delay                        -2.016    



Id: 89
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.031     19.969


Slack (MET) :             19.969ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.986ns
  Reference Relative Delay:  -2.004ns
  Relative CRPR:              0.145ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.031ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.002     2.210    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y223        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.288 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.306     2.594    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.813     4.449    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.106     4.555    
    SLICE_X70Y223        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.580    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.594    
                         clock arrival                          4.580    
  -------------------------------------------------------------------
                         relative delay                        -1.986    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.782     1.950    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y223        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.008 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.126     2.134    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.038     4.184    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X70Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.078    
    SLICE_X70Y223        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.138    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.134    
                         clock arrival                          4.138    
  -------------------------------------------------------------------
                         relative delay                        -2.004    



Id: 90
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 24

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/D
                                                                                                            Slow         0.241     19.759


Slack (MET) :             19.759ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.924ns
  Reference Relative Delay:  -2.079ns
  Relative CRPR:              0.073ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.241ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.035     2.243    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X78Y231        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y231        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.319 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.356     2.675    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[14]
    SLICE_X77Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.832     4.468    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X77Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]/C
                         clock pessimism              0.106     4.574    
    SLICE_X77Y233        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     4.599    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         data arrival                           2.675    
                         clock arrival                          4.599    
  -------------------------------------------------------------------
                         relative delay                        -1.924    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.802     1.970    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y234        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y234        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.030 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.075     2.105    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[10]
    SLICE_X75Y234        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.082     4.228    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y234        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]/C
                         clock pessimism             -0.106     4.122    
    SLICE_X75Y234        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.184    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         data arrival                           2.105    
                         clock arrival                          4.184    
  -------------------------------------------------------------------
                         relative delay                        -2.079    



Id: 91
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.003     20.003


Slack (MET) :             20.003ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.063ns
  Reference Relative Delay:  -2.027ns
  Relative CRPR:              0.126ns
  Uncertainty:                0.158ns
  Actual Bus Skew:           -0.003ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.024     2.232    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.313 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.214     2.527    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.823     4.459    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.106     4.565    
    SLICE_X76Y225        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.590    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.527    
                         clock arrival                          4.590    
  -------------------------------------------------------------------
                         relative delay                        -2.063    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.794     1.962    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X77Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y224        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.020 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.115     2.135    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X77Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.062     4.208    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X77Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.106     4.102    
    SLICE_X77Y224        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.162    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.135    
                         clock arrival                          4.162    
  -------------------------------------------------------------------
                         relative delay                        -2.027    



Id: 92
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.016     19.984


Slack (MET) :             19.984ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.008ns
  Reference Relative Delay:  -2.011ns
  Relative CRPR:              0.145ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.016ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.009     2.217    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X71Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.296 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.286     2.582    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X70Y238        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.823     4.459    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X70Y238        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.106     4.565    
    SLICE_X70Y238        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.590    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.582    
                         clock arrival                          4.590    
  -------------------------------------------------------------------
                         relative delay                        -2.008    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.789     1.957    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X71Y237        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y237        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.014 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.131     2.145    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X70Y238        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.054     4.200    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X70Y238        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.106     4.094    
    SLICE_X70Y238        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     4.156    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.145    
                         clock arrival                          4.156    
  -------------------------------------------------------------------
                         relative delay                        -2.011    



Id: 93
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.137     19.863


Slack (MET) :             19.863ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.966ns
  Reference Relative Delay:  -2.018ns
  Relative CRPR:              0.073ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.137ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.016     2.224    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y221        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.303 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.318     2.621    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X75Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.820     4.456    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.106     4.562    
    SLICE_X75Y221        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.587    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.621    
                         clock arrival                          4.587    
  -------------------------------------------------------------------
                         relative delay                        -1.966    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.788     1.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y222        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.016 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.110     2.126    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.042     4.188    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.106     4.082    
    SLICE_X75Y222        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.144    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.126    
                         clock arrival                          4.144    
  -------------------------------------------------------------------
                         relative delay                        -2.018    



Id: 94
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow         0.068     19.932


Slack (MET) :             19.932ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.945ns
  Reference Relative Delay:  -2.005ns
  Relative CRPR:              0.150ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.068ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.016     2.224    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y221        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.305 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.343     2.648    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X76Y226        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.826     4.462    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y226        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.106     4.568    
    SLICE_X76Y226        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.593    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.648    
                         clock arrival                          4.593    
  -------------------------------------------------------------------
                         relative delay                        -1.945    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.792     1.960    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y221        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.020 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.127     2.147    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X76Y226        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.052     4.198    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y226        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.106     4.092    
    SLICE_X76Y226        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.152    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.147    
                         clock arrival                          4.152    
  -------------------------------------------------------------------
                         relative delay                        -2.005    



Id: 95
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.165     19.835


Slack (MET) :             19.835ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.876ns
  Reference Relative Delay:  -2.036ns
  Relative CRPR:              0.153ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.165ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.024     2.232    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y224        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.311 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.407     2.718    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.827     4.463    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.106     4.569    
    SLICE_X76Y224        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.594    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.718    
                         clock arrival                          4.594    
  -------------------------------------------------------------------
                         relative delay                        -1.876    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.796     1.964    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y224        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.023 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.098     2.121    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.057     4.203    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.106     4.097    
    SLICE_X76Y224        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.157    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.121    
                         clock arrival                          4.157    
  -------------------------------------------------------------------
                         relative delay                        -2.036    



Id: 96
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.158     19.842


Slack (MET) :             19.842ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.872ns
  Reference Relative Delay:  -2.024ns
  Relative CRPR:              0.152ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.158ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.024     2.232    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.311 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.407     2.718    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.823     4.459    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.106     4.565    
    SLICE_X76Y225        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.590    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.718    
                         clock arrival                          4.590    
  -------------------------------------------------------------------
                         relative delay                        -1.872    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.797     1.965    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y225        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.024 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.098     2.122    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.046     4.192    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y225        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.106     4.086    
    SLICE_X76Y225        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.146    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.122    
                         clock arrival                          4.146    
  -------------------------------------------------------------------
                         relative delay                        -2.024    



Id: 97
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.148     19.852


Slack (MET) :             19.852ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.956ns
  Reference Relative Delay:  -2.019ns
  Relative CRPR:              0.073ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.148ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.020     2.228    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.307 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.327     2.634    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X74Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.823     4.459    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X74Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.106     4.565    
    SLICE_X74Y223        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.590    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.634    
                         clock arrival                          4.590    
  -------------------------------------------------------------------
                         relative delay                        -1.956    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.801     1.969    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X77Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y223        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.028 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.098     2.126    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X77Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.045     4.191    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X77Y223        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.085    
    SLICE_X77Y223        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.145    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.126    
                         clock arrival                          4.145    
  -------------------------------------------------------------------
                         relative delay                        -2.019    



Id: 98
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.032     20.032


Slack (MET) :             20.032ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -2.061ns
  Reference Relative Delay:  -2.024ns
  Relative CRPR:              0.153ns
  Uncertainty:                0.158ns
  Actual Bus Skew:           -0.032ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       2.024     2.232    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y224        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.313 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.220     2.533    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.827     4.463    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.106     4.569    
    SLICE_X76Y224        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     4.594    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.533    
                         clock arrival                          4.594    
  -------------------------------------------------------------------
                         relative delay                        -2.061    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.796     1.964    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y224        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.023 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.112     2.135    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.057     4.203    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X76Y224        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.097    
    SLICE_X76Y224        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.159    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.135    
                         clock arrival                          4.159    
  -------------------------------------------------------------------
                         relative delay                        -2.024    



Id: 99
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.114     19.886


Slack (MET) :             19.886ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.971ns
  Reference Relative Delay:  -2.050ns
  Relative CRPR:              0.123ns
  Uncertainty:                0.158ns
  Actual Bus Skew:            0.114ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.996     2.204    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X69Y221        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y221        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.283 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.318     2.601    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.600     1.768    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.398 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.612    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.636 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        1.805     4.441    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.106     4.547    
    SLICE_X69Y222        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.572    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.601    
                         clock arrival                          4.572    
  -------------------------------------------------------------------
                         relative delay                        -1.971    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=18249, routed)       1.773     1.941    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y222        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.000 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.076     2.076    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=18249, routed)       1.793     2.001    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.874 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.118    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.146 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=2481, routed)        2.026     4.172    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X69Y222        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.106     4.066    
    SLICE_X69Y222        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.126    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.076    
                         clock arrival                          4.126    
  -------------------------------------------------------------------
                         relative delay                        -2.050    



