
MIDI_Synth_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a630  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  0800a7e0  0800a7e0  0000b7e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a900  0800a900  0000c180  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a900  0800a900  0000b900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a908  0800a908  0000c180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a908  0800a908  0000b908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a90c  0800a90c  0000b90c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000180  20000000  0800a910  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c180  2**0
                  CONTENTS
 10 .bss          00001080  20000180  20000180  0000c180  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001200  20001200  0000c180  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c180  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020c0d  00000000  00000000  0000c1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c12  00000000  00000000  0002cdbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d88  00000000  00000000  000319d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016d6  00000000  00000000  00033758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ab21  00000000  00000000  00034e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000253bf  00000000  00000000  0005f94f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed96c  00000000  00000000  00084d0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017267a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000857c  00000000  00000000  001726c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0017ac3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000180 	.word	0x20000180
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a7c8 	.word	0x0800a7c8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000184 	.word	0x20000184
 80001ec:	0800a7c8 	.word	0x0800a7c8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <AudioEngine_Init>:
extern TIM_HandleTypeDef htim6;




void AudioEngine_Init(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af02      	add	r7, sp, #8
    // Clear voices
    memset(voices, 0, sizeof(voices));
 80005c2:	2280      	movs	r2, #128	@ 0x80
 80005c4:	2100      	movs	r1, #0
 80005c6:	4811      	ldr	r0, [pc, #68]	@ (800060c <AudioEngine_Init+0x50>)
 80005c8:	f009 fae7 	bl	8009b9a <memset>

    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 80005cc:	2300      	movs	r3, #0
 80005ce:	607b      	str	r3, [r7, #4]
 80005d0:	e008      	b.n	80005e4 <AudioEngine_Init+0x28>
        audio_buffer[i] = 2048; // Silence (middle point for 12-bit DAC)
 80005d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000610 <AudioEngine_Init+0x54>)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < AUDIO_BUFFER_SIZE; i++){
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	3301      	adds	r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2bff      	cmp	r3, #255	@ 0xff
 80005e8:	ddf3      	ble.n	80005d2 <AudioEngine_Init+0x16>
    }

    // Start DAC with DMA
    HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_2, (uint32_t*)audio_buffer, AUDIO_BUFFER_SIZE, DAC_ALIGN_12B_R);
 80005ea:	2300      	movs	r3, #0
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f2:	4a07      	ldr	r2, [pc, #28]	@ (8000610 <AudioEngine_Init+0x54>)
 80005f4:	2110      	movs	r1, #16
 80005f6:	4807      	ldr	r0, [pc, #28]	@ (8000614 <AudioEngine_Init+0x58>)
 80005f8:	f001 faae 	bl	8001b58 <HAL_DAC_Start_DMA>

    // Start timer for sample rate
    HAL_TIM_Base_Start(&htim6);
 80005fc:	4806      	ldr	r0, [pc, #24]	@ (8000618 <AudioEngine_Init+0x5c>)
 80005fe:	f004 ffd5 	bl	80055ac <HAL_TIM_Base_Start>
}
 8000602:	bf00      	nop
 8000604:	3708      	adds	r7, #8
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	2000019c 	.word	0x2000019c
 8000610:	2000021c 	.word	0x2000021c
 8000614:	2000041c 	.word	0x2000041c
 8000618:	200005cc 	.word	0x200005cc

0800061c <_write>:
/* USER CODE BEGIN 0 */
float MIDINoteToFrequency(uint8_t note){
	return 440.0f*powf(2.0f, (note - 69.0f)/12.0f);
}

int _write(int file, char *ptr, int len) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	b29a      	uxth	r2, r3
 800062c:	f04f 33ff 	mov.w	r3, #4294967295
 8000630:	68b9      	ldr	r1, [r7, #8]
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <_write+0x28>)
 8000634:	f005 f994 	bl	8005960 <HAL_UART_Transmit>
    return len;
 8000638:	687b      	ldr	r3, [r7, #4]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000614 	.word	0x20000614

08000648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064c:	f001 f8ba 	bl	80017c4 <HAL_Init>
  // Start timer dla pr√≥bkowania audio
 // HAL_TIM_Base_Start(&htim6);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000650:	f000 f824 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000654:	f000 faaa 	bl	8000bac <MX_GPIO_Init>
  MX_DMA_Init();
 8000658:	f000 fa3a 	bl	8000ad0 <MX_DMA_Init>
  MX_DAC_Init();
 800065c:	f000 f888 	bl	8000770 <MX_DAC_Init>
  MX_TIM6_Init();
 8000660:	f000 f9d6 	bl	8000a10 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000664:	f000 fa0a 	bl	8000a7c <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 8000668:	f000 f8ac 	bl	80007c4 <MX_DMA2D_Init>
  MX_FMC_Init();
 800066c:	f000 fa50 	bl	8000b10 <MX_FMC_Init>
  MX_I2C3_Init();
 8000670:	f000 f8da 	bl	8000828 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000674:	f000 f918 	bl	80008a8 <MX_LTDC_Init>
  MX_USB_DEVICE_Init();
 8000678:	f008 fd30 	bl	80090dc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  AudioEngine_Init();
 800067c:	f7ff ff9e 	bl	80005bc <AudioEngine_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000680:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000684:	4804      	ldr	r0, [pc, #16]	@ (8000698 <main+0x50>)
 8000686:	f002 fa3a 	bl	8002afe <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800068a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068e:	f001 f90b 	bl	80018a8 <HAL_Delay>
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000692:	bf00      	nop
 8000694:	e7f4      	b.n	8000680 <main+0x38>
 8000696:	bf00      	nop
 8000698:	40021800 	.word	0x40021800

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b094      	sub	sp, #80	@ 0x50
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0320 	add.w	r3, r7, #32
 80006a6:	2230      	movs	r2, #48	@ 0x30
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f009 fa75 	bl	8009b9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c0:	2300      	movs	r3, #0
 80006c2:	60bb      	str	r3, [r7, #8]
 80006c4:	4b28      	ldr	r3, [pc, #160]	@ (8000768 <SystemClock_Config+0xcc>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	4a27      	ldr	r2, [pc, #156]	@ (8000768 <SystemClock_Config+0xcc>)
 80006ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d0:	4b25      	ldr	r3, [pc, #148]	@ (8000768 <SystemClock_Config+0xcc>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006dc:	2300      	movs	r3, #0
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	4b22      	ldr	r3, [pc, #136]	@ (800076c <SystemClock_Config+0xd0>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a21      	ldr	r2, [pc, #132]	@ (800076c <SystemClock_Config+0xd0>)
 80006e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ea:	6013      	str	r3, [r2, #0]
 80006ec:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <SystemClock_Config+0xd0>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006f8:	2301      	movs	r3, #1
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000700:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000702:	2302      	movs	r3, #2
 8000704:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000706:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800070a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800070c:	2304      	movs	r3, #4
 800070e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000710:	23a8      	movs	r3, #168	@ 0xa8
 8000712:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000714:	2302      	movs	r3, #2
 8000716:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000718:	2307      	movs	r3, #7
 800071a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 0320 	add.w	r3, r7, #32
 8000720:	4618      	mov	r0, r3
 8000722:	f004 f867 	bl	80047f4 <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800072c:	f000 fbe0 	bl	8000ef0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000730:	230f      	movs	r3, #15
 8000732:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000734:	2302      	movs	r3, #2
 8000736:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800073c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000740:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000746:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000748:	f107 030c 	add.w	r3, r7, #12
 800074c:	2105      	movs	r1, #5
 800074e:	4618      	mov	r0, r3
 8000750:	f004 fac8 	bl	8004ce4 <HAL_RCC_ClockConfig>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800075a:	f000 fbc9 	bl	8000ef0 <Error_Handler>
  }
}
 800075e:	bf00      	nop
 8000760:	3750      	adds	r7, #80	@ 0x50
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40023800 	.word	0x40023800
 800076c:	40007000 	.word	0x40007000

08000770 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000776:	463b      	mov	r3, r7
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800077e:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <MX_DAC_Init+0x4c>)
 8000780:	4a0f      	ldr	r2, [pc, #60]	@ (80007c0 <MX_DAC_Init+0x50>)
 8000782:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000784:	480d      	ldr	r0, [pc, #52]	@ (80007bc <MX_DAC_Init+0x4c>)
 8000786:	f001 f9c4 	bl	8001b12 <HAL_DAC_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000790:	f000 fbae 	bl	8000ef0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000794:	2300      	movs	r3, #0
 8000796:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000798:	2300      	movs	r3, #0
 800079a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800079c:	463b      	mov	r3, r7
 800079e:	2210      	movs	r2, #16
 80007a0:	4619      	mov	r1, r3
 80007a2:	4806      	ldr	r0, [pc, #24]	@ (80007bc <MX_DAC_Init+0x4c>)
 80007a4:	f001 fab6 	bl	8001d14 <HAL_DAC_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007ae:	f000 fb9f 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	2000041c 	.word	0x2000041c
 80007c0:	40007400 	.word	0x40007400

080007c4 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80007c8:	4b15      	ldr	r3, [pc, #84]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007ca:	4a16      	ldr	r2, [pc, #88]	@ (8000824 <MX_DMA2D_Init+0x60>)
 80007cc:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80007ce:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80007d4:	4b12      	ldr	r3, [pc, #72]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80007da:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80007f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80007f8:	4809      	ldr	r0, [pc, #36]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 80007fa:	f001 fedf 	bl	80025bc <HAL_DMA2D_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000804:	f000 fb74 	bl	8000ef0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000808:	2101      	movs	r1, #1
 800080a:	4805      	ldr	r0, [pc, #20]	@ (8000820 <MX_DMA2D_Init+0x5c>)
 800080c:	f001 ff20 	bl	8002650 <HAL_DMA2D_ConfigLayer>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000816:	f000 fb6b 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000490 	.word	0x20000490
 8000824:	4002b000 	.word	0x4002b000

08000828 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800082c:	4b1b      	ldr	r3, [pc, #108]	@ (800089c <MX_I2C3_Init+0x74>)
 800082e:	4a1c      	ldr	r2, [pc, #112]	@ (80008a0 <MX_I2C3_Init+0x78>)
 8000830:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000832:	4b1a      	ldr	r3, [pc, #104]	@ (800089c <MX_I2C3_Init+0x74>)
 8000834:	4a1b      	ldr	r2, [pc, #108]	@ (80008a4 <MX_I2C3_Init+0x7c>)
 8000836:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000838:	4b18      	ldr	r3, [pc, #96]	@ (800089c <MX_I2C3_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800083e:	4b17      	ldr	r3, [pc, #92]	@ (800089c <MX_I2C3_Init+0x74>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000844:	4b15      	ldr	r3, [pc, #84]	@ (800089c <MX_I2C3_Init+0x74>)
 8000846:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800084a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800084c:	4b13      	ldr	r3, [pc, #76]	@ (800089c <MX_I2C3_Init+0x74>)
 800084e:	2200      	movs	r2, #0
 8000850:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000852:	4b12      	ldr	r3, [pc, #72]	@ (800089c <MX_I2C3_Init+0x74>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000858:	4b10      	ldr	r3, [pc, #64]	@ (800089c <MX_I2C3_Init+0x74>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800085e:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <MX_I2C3_Init+0x74>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000864:	480d      	ldr	r0, [pc, #52]	@ (800089c <MX_I2C3_Init+0x74>)
 8000866:	f002 f965 	bl	8002b34 <HAL_I2C_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000870:	f000 fb3e 	bl	8000ef0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000874:	2100      	movs	r1, #0
 8000876:	4809      	ldr	r0, [pc, #36]	@ (800089c <MX_I2C3_Init+0x74>)
 8000878:	f002 faa0 	bl	8002dbc <HAL_I2CEx_ConfigAnalogFilter>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000882:	f000 fb35 	bl	8000ef0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000886:	2100      	movs	r1, #0
 8000888:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_I2C3_Init+0x74>)
 800088a:	f002 fad3 	bl	8002e34 <HAL_I2CEx_ConfigDigitalFilter>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000894:	f000 fb2c 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	200004d0 	.word	0x200004d0
 80008a0:	40005c00 	.word	0x40005c00
 80008a4:	000186a0 	.word	0x000186a0

080008a8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b09a      	sub	sp, #104	@ 0x68
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80008ae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80008b2:	2234      	movs	r2, #52	@ 0x34
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f009 f96f 	bl	8009b9a <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80008bc:	463b      	mov	r3, r7
 80008be:	2234      	movs	r2, #52	@ 0x34
 80008c0:	2100      	movs	r1, #0
 80008c2:	4618      	mov	r0, r3
 80008c4:	f009 f969 	bl	8009b9a <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80008c8:	4b4f      	ldr	r3, [pc, #316]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008ca:	4a50      	ldr	r2, [pc, #320]	@ (8000a0c <MX_LTDC_Init+0x164>)
 80008cc:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80008ce:	4b4e      	ldr	r3, [pc, #312]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80008d4:	4b4c      	ldr	r3, [pc, #304]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 80008da:	4b4b      	ldr	r3, [pc, #300]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008dc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80008e0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80008e2:	4b49      	ldr	r3, [pc, #292]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80008e8:	4b47      	ldr	r3, [pc, #284]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008ea:	2209      	movs	r2, #9
 80008ec:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80008ee:	4b46      	ldr	r3, [pc, #280]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80008f4:	4b44      	ldr	r3, [pc, #272]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008f6:	221d      	movs	r2, #29
 80008f8:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80008fa:	4b43      	ldr	r3, [pc, #268]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80008fc:	2203      	movs	r2, #3
 80008fe:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8000900:	4b41      	ldr	r3, [pc, #260]	@ (8000a08 <MX_LTDC_Init+0x160>)
 8000902:	f240 120d 	movw	r2, #269	@ 0x10d
 8000906:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000908:	4b3f      	ldr	r3, [pc, #252]	@ (8000a08 <MX_LTDC_Init+0x160>)
 800090a:	f240 1243 	movw	r2, #323	@ 0x143
 800090e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8000910:	4b3d      	ldr	r3, [pc, #244]	@ (8000a08 <MX_LTDC_Init+0x160>)
 8000912:	f240 1217 	movw	r2, #279	@ 0x117
 8000916:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000918:	4b3b      	ldr	r3, [pc, #236]	@ (8000a08 <MX_LTDC_Init+0x160>)
 800091a:	f240 1247 	movw	r2, #327	@ 0x147
 800091e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000920:	4b39      	ldr	r3, [pc, #228]	@ (8000a08 <MX_LTDC_Init+0x160>)
 8000922:	2200      	movs	r2, #0
 8000924:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000928:	4b37      	ldr	r3, [pc, #220]	@ (8000a08 <MX_LTDC_Init+0x160>)
 800092a:	2200      	movs	r2, #0
 800092c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000930:	4b35      	ldr	r3, [pc, #212]	@ (8000a08 <MX_LTDC_Init+0x160>)
 8000932:	2200      	movs	r2, #0
 8000934:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000938:	4833      	ldr	r0, [pc, #204]	@ (8000a08 <MX_LTDC_Init+0x160>)
 800093a:	f002 faba 	bl	8002eb2 <HAL_LTDC_Init>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_LTDC_Init+0xa0>
  {
    Error_Handler();
 8000944:	f000 fad4 	bl	8000ef0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
 800094c:	2300      	movs	r3, #0
 800094e:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8000950:	2300      	movs	r3, #0
 8000952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000958:	2300      	movs	r3, #0
 800095a:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
 800095c:	2300      	movs	r3, #0
 800095e:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000968:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800096a:	2305      	movs	r3, #5
 800096c:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 800096e:	2300      	movs	r3, #0
 8000970:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 800097a:	2300      	movs	r3, #0
 800097c:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800098c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000990:	2200      	movs	r2, #0
 8000992:	4619      	mov	r1, r3
 8000994:	481c      	ldr	r0, [pc, #112]	@ (8000a08 <MX_LTDC_Init+0x160>)
 8000996:	f002 fb29 	bl	8002fec <HAL_LTDC_ConfigLayer>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_LTDC_Init+0xfc>
  {
    Error_Handler();
 80009a0:	f000 faa6 	bl	8000ef0 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80009b4:	2300      	movs	r3, #0
 80009b6:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80009c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009c4:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80009c6:	2305      	movs	r3, #5
 80009c8:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80009d6:	2300      	movs	r3, #0
 80009d8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80009e8:	463b      	mov	r3, r7
 80009ea:	2201      	movs	r2, #1
 80009ec:	4619      	mov	r1, r3
 80009ee:	4806      	ldr	r0, [pc, #24]	@ (8000a08 <MX_LTDC_Init+0x160>)
 80009f0:	f002 fafc 	bl	8002fec <HAL_LTDC_ConfigLayer>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_LTDC_Init+0x156>
  {
    Error_Handler();
 80009fa:	f000 fa79 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	3768      	adds	r7, #104	@ 0x68
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000524 	.word	0x20000524
 8000a0c:	40016800 	.word	0x40016800

08000a10 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a16:	463b      	mov	r3, r7
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a1e:	4b15      	ldr	r3, [pc, #84]	@ (8000a74 <MX_TIM6_Init+0x64>)
 8000a20:	4a15      	ldr	r2, [pc, #84]	@ (8000a78 <MX_TIM6_Init+0x68>)
 8000a22:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 62;
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <MX_TIM6_Init+0x64>)
 8000a26:	223e      	movs	r2, #62	@ 0x3e
 8000a28:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2a:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <MX_TIM6_Init+0x64>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000a30:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <MX_TIM6_Init+0x64>)
 8000a32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a36:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a38:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <MX_TIM6_Init+0x64>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a3e:	480d      	ldr	r0, [pc, #52]	@ (8000a74 <MX_TIM6_Init+0x64>)
 8000a40:	f004 fd64 	bl	800550c <HAL_TIM_Base_Init>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000a4a:	f000 fa51 	bl	8000ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a4e:	2320      	movs	r3, #32
 8000a50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a52:	2300      	movs	r3, #0
 8000a54:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a56:	463b      	mov	r3, r7
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4806      	ldr	r0, [pc, #24]	@ (8000a74 <MX_TIM6_Init+0x64>)
 8000a5c:	f004 feb4 	bl	80057c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000a66:	f000 fa43 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	200005cc 	.word	0x200005cc
 8000a78:	40001000 	.word	0x40001000

08000a7c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a80:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000a82:	4a12      	ldr	r2, [pc, #72]	@ (8000acc <MX_USART1_UART_Init+0x50>)
 8000a84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a86:	4b10      	ldr	r3, [pc, #64]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000a88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000aa0:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ab2:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <MX_USART1_UART_Init+0x4c>)
 8000ab4:	f004 ff04 	bl	80058c0 <HAL_UART_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000abe:	f000 fa17 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000614 	.word	0x20000614
 8000acc:	40011000 	.word	0x40011000

08000ad0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <MX_DMA_Init+0x3c>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a0b      	ldr	r2, [pc, #44]	@ (8000b0c <MX_DMA_Init+0x3c>)
 8000ae0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <MX_DMA_Init+0x3c>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2100      	movs	r1, #0
 8000af6:	2011      	movs	r0, #17
 8000af8:	f000 ffd5 	bl	8001aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000afc:	2011      	movs	r0, #17
 8000afe:	f000 ffee 	bl	8001ade <HAL_NVIC_EnableIRQ>

}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40023800 	.word	0x40023800

08000b10 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b088      	sub	sp, #32
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
 8000b24:	615a      	str	r2, [r3, #20]
 8000b26:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000b28:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ba8 <MX_FMC_Init+0x98>)
 8000b2c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000b34:	4b1b      	ldr	r3, [pc, #108]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b3c:	2208      	movs	r2, #8
 8000b3e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000b40:	4b18      	ldr	r3, [pc, #96]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b42:	2210      	movs	r2, #16
 8000b44:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000b46:	4b17      	ldr	r3, [pc, #92]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b48:	2240      	movs	r2, #64	@ 0x40
 8000b4a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8000b4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b4e:	2280      	movs	r2, #128	@ 0x80
 8000b50:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000b52:	4b14      	ldr	r3, [pc, #80]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8000b58:	4b12      	ldr	r3, [pc, #72]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000b5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8000b6a:	2310      	movs	r3, #16
 8000b6c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8000b6e:	2310      	movs	r3, #16
 8000b70:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8000b72:	2310      	movs	r3, #16
 8000b74:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8000b76:	2310      	movs	r3, #16
 8000b78:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8000b7a:	2310      	movs	r3, #16
 8000b7c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8000b7e:	2310      	movs	r3, #16
 8000b80:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8000b82:	2310      	movs	r3, #16
 8000b84:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4806      	ldr	r0, [pc, #24]	@ (8000ba4 <MX_FMC_Init+0x94>)
 8000b8c:	f004 fc8a 	bl	80054a4 <HAL_SDRAM_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8000b96:	f000 f9ab 	bl	8000ef0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000b9a:	bf00      	nop
 8000b9c:	3720      	adds	r7, #32
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	2000065c 	.word	0x2000065c
 8000ba8:	a0000140 	.word	0xa0000140

08000bac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08e      	sub	sp, #56	@ 0x38
 8000bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	605a      	str	r2, [r3, #4]
 8000bbc:	609a      	str	r2, [r3, #8]
 8000bbe:	60da      	str	r2, [r3, #12]
 8000bc0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	623b      	str	r3, [r7, #32]
 8000bc6:	4b83      	ldr	r3, [pc, #524]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a82      	ldr	r2, [pc, #520]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000bcc:	f043 0304 	orr.w	r3, r3, #4
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b80      	ldr	r3, [pc, #512]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0304 	and.w	r3, r3, #4
 8000bda:	623b      	str	r3, [r7, #32]
 8000bdc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
 8000be2:	4b7c      	ldr	r3, [pc, #496]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	4a7b      	ldr	r2, [pc, #492]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000be8:	f043 0320 	orr.w	r3, r3, #32
 8000bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bee:	4b79      	ldr	r3, [pc, #484]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	f003 0320 	and.w	r3, r3, #32
 8000bf6:	61fb      	str	r3, [r7, #28]
 8000bf8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	61bb      	str	r3, [r7, #24]
 8000bfe:	4b75      	ldr	r3, [pc, #468]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a74      	ldr	r2, [pc, #464]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b72      	ldr	r3, [pc, #456]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c12:	61bb      	str	r3, [r7, #24]
 8000c14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	4b6e      	ldr	r3, [pc, #440]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a6d      	ldr	r2, [pc, #436]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b6b      	ldr	r3, [pc, #428]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	4b67      	ldr	r3, [pc, #412]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a66      	ldr	r2, [pc, #408]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c3c:	f043 0302 	orr.w	r3, r3, #2
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b64      	ldr	r3, [pc, #400]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	4b60      	ldr	r3, [pc, #384]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a5f      	ldr	r2, [pc, #380]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	4b59      	ldr	r3, [pc, #356]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a58      	ldr	r2, [pc, #352]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c74:	f043 0310 	orr.w	r3, r3, #16
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b56      	ldr	r3, [pc, #344]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0310 	and.w	r3, r3, #16
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	4b52      	ldr	r3, [pc, #328]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a51      	ldr	r2, [pc, #324]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c90:	f043 0308 	orr.w	r3, r3, #8
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b4f      	ldr	r3, [pc, #316]	@ (8000dd4 <MX_GPIO_Init+0x228>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0308 	and.w	r3, r3, #8
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2116      	movs	r1, #22
 8000ca6:	484c      	ldr	r0, [pc, #304]	@ (8000dd8 <MX_GPIO_Init+0x22c>)
 8000ca8:	f001 ff10 	bl	8002acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2180      	movs	r1, #128	@ 0x80
 8000cb0:	484a      	ldr	r0, [pc, #296]	@ (8000ddc <MX_GPIO_Init+0x230>)
 8000cb2:	f001 ff0b 	bl	8002acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000cbc:	4848      	ldr	r0, [pc, #288]	@ (8000de0 <MX_GPIO_Init+0x234>)
 8000cbe:	f001 ff05 	bl	8002acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000cc8:	4846      	ldr	r0, [pc, #280]	@ (8000de4 <MX_GPIO_Init+0x238>)
 8000cca:	f001 feff 	bl	8002acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8000cce:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000ce0:	2305      	movs	r3, #5
 8000ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ce4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce8:	4619      	mov	r1, r3
 8000cea:	483f      	ldr	r0, [pc, #252]	@ (8000de8 <MX_GPIO_Init+0x23c>)
 8000cec:	f001 fd42 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000cf0:	2316      	movs	r3, #22
 8000cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4834      	ldr	r0, [pc, #208]	@ (8000dd8 <MX_GPIO_Init+0x22c>)
 8000d08:	f001 fd34 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000d0c:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d12:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d20:	4619      	mov	r1, r3
 8000d22:	482e      	ldr	r0, [pc, #184]	@ (8000ddc <MX_GPIO_Init+0x230>)
 8000d24:	f001 fd26 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000d28:	2380      	movs	r3, #128	@ 0x80
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000d38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4827      	ldr	r0, [pc, #156]	@ (8000ddc <MX_GPIO_Init+0x230>)
 8000d40:	f001 fd18 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000d44:	2320      	movs	r3, #32
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d48:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000d52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d56:	4619      	mov	r1, r3
 8000d58:	481f      	ldr	r0, [pc, #124]	@ (8000dd8 <MX_GPIO_Init+0x22c>)
 8000d5a:	f001 fd0b 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d5e:	2304      	movs	r3, #4
 8000d60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6e:	4619      	mov	r1, r3
 8000d70:	481e      	ldr	r0, [pc, #120]	@ (8000dec <MX_GPIO_Init+0x240>)
 8000d72:	f001 fcff 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000d76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4815      	ldr	r0, [pc, #84]	@ (8000de0 <MX_GPIO_Init+0x234>)
 8000d8c:	f001 fcf2 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000d90:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d96:	2301      	movs	r3, #1
 8000d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da6:	4619      	mov	r1, r3
 8000da8:	480d      	ldr	r0, [pc, #52]	@ (8000de0 <MX_GPIO_Init+0x234>)
 8000daa:	f001 fce3 	bl	8002774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000dae:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db4:	2301      	movs	r3, #1
 8000db6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4807      	ldr	r0, [pc, #28]	@ (8000de4 <MX_GPIO_Init+0x238>)
 8000dc8:	f001 fcd4 	bl	8002774 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dcc:	bf00      	nop
 8000dce:	3738      	adds	r7, #56	@ 0x38
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	40020800 	.word	0x40020800
 8000ddc:	40020000 	.word	0x40020000
 8000de0:	40020c00 	.word	0x40020c00
 8000de4:	40021800 	.word	0x40021800
 8000de8:	40021400 	.word	0x40021400
 8000dec:	40020400 	.word	0x40020400

08000df0 <USBD_MIDI_OnPacketsReceived>:
  * Ta funkcja nadpisuje s≈ÇabƒÖ definicjƒô z usbd_midi.c
  * @param  data: wska≈∫nik do bufora z danymi
  * @param  len: d≈Çugo≈õƒá danych w bajtach
  */
void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b088      	sub	sp, #32
 8000df4:	af02      	add	r7, sp, #8
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	70fb      	strb	r3, [r7, #3]
  // Pƒôtla przetwarzajƒÖca wszystkie pakiety w buforze
  // (Ka≈ºdy pakiet MIDI ma 4 bajty)
  for (uint16_t i = 0; i < len; i += 4)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	82fb      	strh	r3, [r7, #22]
 8000e00:	e063      	b.n	8000eca <USBD_MIDI_OnPacketsReceived+0xda>
  {
    uint8_t cable = data[i + 0] >> 4;     // Numer portu (kabla)
 8000e02:	8afb      	ldrh	r3, [r7, #22]
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	4413      	add	r3, r2
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	757b      	strb	r3, [r7, #21]
    uint8_t code = data[i + 0] & 0x0F;    // Code Index Number (CIN)
 8000e0e:	8afb      	ldrh	r3, [r7, #22]
 8000e10:	687a      	ldr	r2, [r7, #4]
 8000e12:	4413      	add	r3, r2
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	753b      	strb	r3, [r7, #20]
    uint8_t message = data[i + 1] >> 4;   // Wiadomo≈õƒá (np. 0x9 = Note On)
 8000e1c:	8afb      	ldrh	r3, [r7, #22]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	4413      	add	r3, r2
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	091b      	lsrs	r3, r3, #4
 8000e28:	74fb      	strb	r3, [r7, #19]
    uint8_t channel = data[i + 1] & 0x0F; // Kana≈Ç MIDI (0-15)
 8000e2a:	8afb      	ldrh	r3, [r7, #22]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	4413      	add	r3, r2
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	f003 030f 	and.w	r3, r3, #15
 8000e38:	74bb      	strb	r3, [r7, #18]
    uint8_t note_num = data[i + 2];         // Pierwszy bajt danych (np. numer nuty)
 8000e3a:	8afb      	ldrh	r3, [r7, #22]
 8000e3c:	3302      	adds	r3, #2
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	4413      	add	r3, r2
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	747b      	strb	r3, [r7, #17]
    uint8_t vel = data[i + 3];         // Drugi bajt danych (np. prƒôdko≈õƒá)
 8000e46:	8afb      	ldrh	r3, [r7, #22]
 8000e48:	3303      	adds	r3, #3
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	743b      	strb	r3, [r7, #16]

    const char* note_name =NOTE_NAMES[note_num % 12];
 8000e52:	7c7a      	ldrb	r2, [r7, #17]
 8000e54:	4b22      	ldr	r3, [pc, #136]	@ (8000ee0 <USBD_MIDI_OnPacketsReceived+0xf0>)
 8000e56:	fba3 1302 	umull	r1, r3, r3, r2
 8000e5a:	08d9      	lsrs	r1, r3, #3
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	440b      	add	r3, r1
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee4 <USBD_MIDI_OnPacketsReceived+0xf4>)
 8000e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e70:	60fb      	str	r3, [r7, #12]
    int octave = (note_num / 12) - 1;
 8000e72:	7c7b      	ldrb	r3, [r7, #17]
 8000e74:	4a1a      	ldr	r2, [pc, #104]	@ (8000ee0 <USBD_MIDI_OnPacketsReceived+0xf0>)
 8000e76:	fba2 2303 	umull	r2, r3, r2, r3
 8000e7a:	08db      	lsrs	r3, r3, #3
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	60bb      	str	r3, [r7, #8]

    if (message == 0x09 && vel > 0) // Note On
 8000e82:	7cfb      	ldrb	r3, [r7, #19]
 8000e84:	2b09      	cmp	r3, #9
 8000e86:	d10e      	bne.n	8000ea6 <USBD_MIDI_OnPacketsReceived+0xb6>
 8000e88:	7c3b      	ldrb	r3, [r7, #16]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d00b      	beq.n	8000ea6 <USBD_MIDI_OnPacketsReceived+0xb6>
    {
    	//float freq = MIDINoteToFrequency(note_num);
    	//AudioEngine_PlayNote(note_num, freq);
    	printf("[MIDI] Note On: %s%d (Note: %d) | Vel: %d | Ch: %d\r\n", note_name, octave, note_num, vel, channel);
 8000e8e:	7c79      	ldrb	r1, [r7, #17]
 8000e90:	7c3b      	ldrb	r3, [r7, #16]
 8000e92:	7cba      	ldrb	r2, [r7, #18]
 8000e94:	9201      	str	r2, [sp, #4]
 8000e96:	9300      	str	r3, [sp, #0]
 8000e98:	460b      	mov	r3, r1
 8000e9a:	68ba      	ldr	r2, [r7, #8]
 8000e9c:	68f9      	ldr	r1, [r7, #12]
 8000e9e:	4812      	ldr	r0, [pc, #72]	@ (8000ee8 <USBD_MIDI_OnPacketsReceived+0xf8>)
 8000ea0:	f008 fe26 	bl	8009af0 <iprintf>
 8000ea4:	e00e      	b.n	8000ec4 <USBD_MIDI_OnPacketsReceived+0xd4>
    }
    else if (message == 0x08 || (message == 0x09 && vel == 0)) // Note Off or velocity = 0
 8000ea6:	7cfb      	ldrb	r3, [r7, #19]
 8000ea8:	2b08      	cmp	r3, #8
 8000eaa:	d005      	beq.n	8000eb8 <USBD_MIDI_OnPacketsReceived+0xc8>
 8000eac:	7cfb      	ldrb	r3, [r7, #19]
 8000eae:	2b09      	cmp	r3, #9
 8000eb0:	d108      	bne.n	8000ec4 <USBD_MIDI_OnPacketsReceived+0xd4>
 8000eb2:	7c3b      	ldrb	r3, [r7, #16]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d105      	bne.n	8000ec4 <USBD_MIDI_OnPacketsReceived+0xd4>
    {
    	printf("[MIDI] Note OFF: %s%d (Note: %d)\r\n", note_name, octave, note_num);
 8000eb8:	7c7b      	ldrb	r3, [r7, #17]
 8000eba:	68ba      	ldr	r2, [r7, #8]
 8000ebc:	68f9      	ldr	r1, [r7, #12]
 8000ebe:	480b      	ldr	r0, [pc, #44]	@ (8000eec <USBD_MIDI_OnPacketsReceived+0xfc>)
 8000ec0:	f008 fe16 	bl	8009af0 <iprintf>
  for (uint16_t i = 0; i < len; i += 4)
 8000ec4:	8afb      	ldrh	r3, [r7, #22]
 8000ec6:	3304      	adds	r3, #4
 8000ec8:	82fb      	strh	r3, [r7, #22]
 8000eca:	78fb      	ldrb	r3, [r7, #3]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	8afa      	ldrh	r2, [r7, #22]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d396      	bcc.n	8000e02 <USBD_MIDI_OnPacketsReceived+0x12>
    	//AudioEngine_StopNore(note_num);
    }
  }
}
 8000ed4:	bf00      	nop
 8000ed6:	bf00      	nop
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	aaaaaaab 	.word	0xaaaaaaab
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	0800a810 	.word	0x0800a810
 8000eec:	0800a848 	.word	0x0800a848

08000ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef4:	b672      	cpsid	i
}
 8000ef6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef8:	bf00      	nop
 8000efa:	e7fd      	b.n	8000ef8 <Error_Handler+0x8>

08000efc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f12:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	603b      	str	r3, [r7, #0]
 8000f22:	4b09      	ldr	r3, [pc, #36]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	4a08      	ldr	r2, [pc, #32]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <HAL_MspInit+0x4c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f3a:	2007      	movs	r0, #7
 8000f3c:	f000 fda8 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	40023800 	.word	0x40023800

08000f4c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	@ 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a30      	ldr	r2, [pc, #192]	@ (800102c <HAL_DAC_MspInit+0xe0>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d159      	bne.n	8001022 <HAL_DAC_MspInit+0xd6>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	4b2f      	ldr	r3, [pc, #188]	@ (8001030 <HAL_DAC_MspInit+0xe4>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	4a2e      	ldr	r2, [pc, #184]	@ (8001030 <HAL_DAC_MspInit+0xe4>)
 8000f78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000f7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f7e:	4b2c      	ldr	r3, [pc, #176]	@ (8001030 <HAL_DAC_MspInit+0xe4>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	4b28      	ldr	r3, [pc, #160]	@ (8001030 <HAL_DAC_MspInit+0xe4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a27      	ldr	r2, [pc, #156]	@ (8001030 <HAL_DAC_MspInit+0xe4>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b25      	ldr	r3, [pc, #148]	@ (8001030 <HAL_DAC_MspInit+0xe4>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000fa6:	2320      	movs	r3, #32
 8000fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000faa:	2303      	movs	r3, #3
 8000fac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	481e      	ldr	r0, [pc, #120]	@ (8001034 <HAL_DAC_MspInit+0xe8>)
 8000fba:	f001 fbdb 	bl	8002774 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8000fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800103c <HAL_DAC_MspInit+0xf0>)
 8000fc2:	601a      	str	r2, [r3, #0]
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
 8000fc4:	4b1c      	ldr	r3, [pc, #112]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000fc6:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8000fca:	605a      	str	r2, [r3, #4]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000fce:	2240      	movs	r2, #64	@ 0x40
 8000fd0:	609a      	str	r2, [r3, #8]
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fd2:	4b19      	ldr	r3, [pc, #100]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	60da      	str	r2, [r3, #12]
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8000fd8:	4b17      	ldr	r3, [pc, #92]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000fda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fde:	611a      	str	r2, [r3, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000fe0:	4b15      	ldr	r3, [pc, #84]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000fe2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fe6:	615a      	str	r2, [r3, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000fe8:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000fea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000fee:	619a      	str	r2, [r3, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000ff2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ff6:	61da      	str	r2, [r3, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_HIGH;
 8000ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8000ffa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ffe:	621a      	str	r2, [r3, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001000:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8001002:	2200      	movs	r2, #0
 8001004:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8001006:	480c      	ldr	r0, [pc, #48]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 8001008:	f000 ff68 	bl	8001edc <HAL_DMA_Init>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001012:	f7ff ff6d 	bl	8000ef0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a07      	ldr	r2, [pc, #28]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 800101a:	60da      	str	r2, [r3, #12]
 800101c:	4a06      	ldr	r2, [pc, #24]	@ (8001038 <HAL_DAC_MspInit+0xec>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001022:	bf00      	nop
 8001024:	3728      	adds	r7, #40	@ 0x28
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40007400 	.word	0x40007400
 8001030:	40023800 	.word	0x40023800
 8001034:	40020000 	.word	0x40020000
 8001038:	20000430 	.word	0x20000430
 800103c:	400260a0 	.word	0x400260a0

08001040 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a0b      	ldr	r2, [pc, #44]	@ (800107c <HAL_DMA2D_MspInit+0x3c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d10d      	bne.n	800106e <HAL_DMA2D_MspInit+0x2e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <HAL_DMA2D_MspInit+0x40>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a09      	ldr	r2, [pc, #36]	@ (8001080 <HAL_DMA2D_MspInit+0x40>)
 800105c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b07      	ldr	r3, [pc, #28]	@ (8001080 <HAL_DMA2D_MspInit+0x40>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800106e:	bf00      	nop
 8001070:	3714      	adds	r7, #20
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	4002b000 	.word	0x4002b000
 8001080:	40023800 	.word	0x40023800

08001084 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a29      	ldr	r2, [pc, #164]	@ (8001148 <HAL_I2C_MspInit+0xc4>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d14b      	bne.n	800113e <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	4b28      	ldr	r3, [pc, #160]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	4a27      	ldr	r2, [pc, #156]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010b0:	f043 0304 	orr.w	r3, r3, #4
 80010b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b6:	4b25      	ldr	r3, [pc, #148]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	f003 0304 	and.w	r3, r3, #4
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b21      	ldr	r3, [pc, #132]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a20      	ldr	r2, [pc, #128]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b1e      	ldr	r3, [pc, #120]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80010de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010e4:	2312      	movs	r3, #18
 80010e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ec:	2300      	movs	r3, #0
 80010ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80010f0:	2304      	movs	r3, #4
 80010f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	4815      	ldr	r0, [pc, #84]	@ (8001150 <HAL_I2C_MspInit+0xcc>)
 80010fc:	f001 fb3a 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001100:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001104:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001106:	2312      	movs	r3, #18
 8001108:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110e:	2300      	movs	r3, #0
 8001110:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001112:	2304      	movs	r3, #4
 8001114:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4619      	mov	r1, r3
 800111c:	480d      	ldr	r0, [pc, #52]	@ (8001154 <HAL_I2C_MspInit+0xd0>)
 800111e:	f001 fb29 	bl	8002774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	4b09      	ldr	r3, [pc, #36]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 8001128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800112a:	4a08      	ldr	r2, [pc, #32]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 800112c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001130:	6413      	str	r3, [r2, #64]	@ 0x40
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_I2C_MspInit+0xc8>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001136:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 800113e:	bf00      	nop
 8001140:	3728      	adds	r7, #40	@ 0x28
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40005c00 	.word	0x40005c00
 800114c:	40023800 	.word	0x40023800
 8001150:	40020800 	.word	0x40020800
 8001154:	40020000 	.word	0x40020000

08001158 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b09a      	sub	sp, #104	@ 0x68
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001160:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001174:	2230      	movs	r2, #48	@ 0x30
 8001176:	2100      	movs	r1, #0
 8001178:	4618      	mov	r0, r3
 800117a:	f008 fd0e 	bl	8009b9a <memset>
  if(hltdc->Instance==LTDC)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a81      	ldr	r2, [pc, #516]	@ (8001388 <HAL_LTDC_MspInit+0x230>)
 8001184:	4293      	cmp	r3, r2
 8001186:	f040 80fa 	bne.w	800137e <HAL_LTDC_MspInit+0x226>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800118a:	2308      	movs	r3, #8
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800118e:	2332      	movs	r3, #50	@ 0x32
 8001190:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001192:	2302      	movs	r3, #2
 8001194:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001196:	2300      	movs	r3, #0
 8001198:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800119a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800119e:	4618      	mov	r0, r3
 80011a0:	f003 ffc0 	bl	8005124 <HAL_RCCEx_PeriphCLKConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80011aa:	f7ff fea1 	bl	8000ef0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
 80011b2:	4b76      	ldr	r3, [pc, #472]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b6:	4a75      	ldr	r2, [pc, #468]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80011be:	4b73      	ldr	r3, [pc, #460]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80011c6:	623b      	str	r3, [r7, #32]
 80011c8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
 80011ce:	4b6f      	ldr	r3, [pc, #444]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	4a6e      	ldr	r2, [pc, #440]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011d4:	f043 0320 	orr.w	r3, r3, #32
 80011d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011da:	4b6c      	ldr	r3, [pc, #432]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	f003 0320 	and.w	r3, r3, #32
 80011e2:	61fb      	str	r3, [r7, #28]
 80011e4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
 80011ea:	4b68      	ldr	r3, [pc, #416]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	4a67      	ldr	r2, [pc, #412]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f6:	4b65      	ldr	r3, [pc, #404]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	61bb      	str	r3, [r7, #24]
 8001200:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	4b61      	ldr	r3, [pc, #388]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a60      	ldr	r2, [pc, #384]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b5e      	ldr	r3, [pc, #376]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	4b5a      	ldr	r3, [pc, #360]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	4a59      	ldr	r2, [pc, #356]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001228:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800122c:	6313      	str	r3, [r2, #48]	@ 0x30
 800122e:	4b57      	ldr	r3, [pc, #348]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	4b53      	ldr	r3, [pc, #332]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a52      	ldr	r2, [pc, #328]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001244:	f043 0304 	orr.w	r3, r3, #4
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b50      	ldr	r3, [pc, #320]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0304 	and.w	r3, r3, #4
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	4b4c      	ldr	r3, [pc, #304]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a4b      	ldr	r2, [pc, #300]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001260:	f043 0308 	orr.w	r3, r3, #8
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b49      	ldr	r3, [pc, #292]	@ (800138c <HAL_LTDC_MspInit+0x234>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0308 	and.w	r3, r3, #8
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001272:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001276:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001280:	2300      	movs	r3, #0
 8001282:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001284:	230e      	movs	r3, #14
 8001286:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001288:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800128c:	4619      	mov	r1, r3
 800128e:	4840      	ldr	r0, [pc, #256]	@ (8001390 <HAL_LTDC_MspInit+0x238>)
 8001290:	f001 fa70 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001294:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001298:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129a:	2302      	movs	r3, #2
 800129c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	2300      	movs	r3, #0
 80012a4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80012a6:	230e      	movs	r3, #14
 80012a8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012ae:	4619      	mov	r1, r3
 80012b0:	4838      	ldr	r0, [pc, #224]	@ (8001394 <HAL_LTDC_MspInit+0x23c>)
 80012b2:	f001 fa5f 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80012b6:	2303      	movs	r3, #3
 80012b8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c2:	2300      	movs	r3, #0
 80012c4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80012c6:	2309      	movs	r3, #9
 80012c8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012ce:	4619      	mov	r1, r3
 80012d0:	4831      	ldr	r0, [pc, #196]	@ (8001398 <HAL_LTDC_MspInit+0x240>)
 80012d2:	f001 fa4f 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80012d6:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80012da:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012dc:	2302      	movs	r3, #2
 80012de:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e4:	2300      	movs	r3, #0
 80012e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80012e8:	230e      	movs	r3, #14
 80012ea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012f0:	4619      	mov	r1, r3
 80012f2:	4829      	ldr	r0, [pc, #164]	@ (8001398 <HAL_LTDC_MspInit+0x240>)
 80012f4:	f001 fa3e 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80012f8:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80012fc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800130a:	230e      	movs	r3, #14
 800130c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800130e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001312:	4619      	mov	r1, r3
 8001314:	4821      	ldr	r0, [pc, #132]	@ (800139c <HAL_LTDC_MspInit+0x244>)
 8001316:	f001 fa2d 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800131a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800131e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	2300      	movs	r3, #0
 800132a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800132c:	230e      	movs	r3, #14
 800132e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001330:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001334:	4619      	mov	r1, r3
 8001336:	481a      	ldr	r0, [pc, #104]	@ (80013a0 <HAL_LTDC_MspInit+0x248>)
 8001338:	f001 fa1c 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800133c:	2348      	movs	r3, #72	@ 0x48
 800133e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001340:	2302      	movs	r3, #2
 8001342:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800134c:	230e      	movs	r3, #14
 800134e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001350:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001354:	4619      	mov	r1, r3
 8001356:	4813      	ldr	r0, [pc, #76]	@ (80013a4 <HAL_LTDC_MspInit+0x24c>)
 8001358:	f001 fa0c 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800135c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001360:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001362:	2302      	movs	r3, #2
 8001364:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136a:	2300      	movs	r3, #0
 800136c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800136e:	2309      	movs	r3, #9
 8001370:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001372:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001376:	4619      	mov	r1, r3
 8001378:	4808      	ldr	r0, [pc, #32]	@ (800139c <HAL_LTDC_MspInit+0x244>)
 800137a:	f001 f9fb 	bl	8002774 <HAL_GPIO_Init>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 800137e:	bf00      	nop
 8001380:	3768      	adds	r7, #104	@ 0x68
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40016800 	.word	0x40016800
 800138c:	40023800 	.word	0x40023800
 8001390:	40021400 	.word	0x40021400
 8001394:	40020000 	.word	0x40020000
 8001398:	40020400 	.word	0x40020400
 800139c:	40021800 	.word	0x40021800
 80013a0:	40020800 	.word	0x40020800
 80013a4:	40020c00 	.word	0x40020c00

080013a8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a0b      	ldr	r2, [pc, #44]	@ (80013e4 <HAL_TIM_Base_MspInit+0x3c>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d10d      	bne.n	80013d6 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	4b0a      	ldr	r3, [pc, #40]	@ (80013e8 <HAL_TIM_Base_MspInit+0x40>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c2:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <HAL_TIM_Base_MspInit+0x40>)
 80013c4:	f043 0310 	orr.w	r3, r3, #16
 80013c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ca:	4b07      	ldr	r3, [pc, #28]	@ (80013e8 <HAL_TIM_Base_MspInit+0x40>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	f003 0310 	and.w	r3, r3, #16
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40001000 	.word	0x40001000
 80013e8:	40023800 	.word	0x40023800

080013ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	@ 0x28
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a19      	ldr	r2, [pc, #100]	@ (8001470 <HAL_UART_MspInit+0x84>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d12c      	bne.n	8001468 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <HAL_UART_MspInit+0x88>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001416:	4a17      	ldr	r2, [pc, #92]	@ (8001474 <HAL_UART_MspInit+0x88>)
 8001418:	f043 0310 	orr.w	r3, r3, #16
 800141c:	6453      	str	r3, [r2, #68]	@ 0x44
 800141e:	4b15      	ldr	r3, [pc, #84]	@ (8001474 <HAL_UART_MspInit+0x88>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	613b      	str	r3, [r7, #16]
 8001428:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	4b11      	ldr	r3, [pc, #68]	@ (8001474 <HAL_UART_MspInit+0x88>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	4a10      	ldr	r2, [pc, #64]	@ (8001474 <HAL_UART_MspInit+0x88>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6313      	str	r3, [r2, #48]	@ 0x30
 800143a:	4b0e      	ldr	r3, [pc, #56]	@ (8001474 <HAL_UART_MspInit+0x88>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001446:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800144a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144c:	2302      	movs	r3, #2
 800144e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001454:	2303      	movs	r3, #3
 8001456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001458:	2307      	movs	r3, #7
 800145a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145c:	f107 0314 	add.w	r3, r7, #20
 8001460:	4619      	mov	r1, r3
 8001462:	4805      	ldr	r0, [pc, #20]	@ (8001478 <HAL_UART_MspInit+0x8c>)
 8001464:	f001 f986 	bl	8002774 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001468:	bf00      	nop
 800146a:	3728      	adds	r7, #40	@ 0x28
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40011000 	.word	0x40011000
 8001474:	40023800 	.word	0x40023800
 8001478:	40020000 	.word	0x40020000

0800147c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001490:	4b3b      	ldr	r3, [pc, #236]	@ (8001580 <HAL_FMC_MspInit+0x104>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d16f      	bne.n	8001578 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001498:	4b39      	ldr	r3, [pc, #228]	@ (8001580 <HAL_FMC_MspInit+0x104>)
 800149a:	2201      	movs	r2, #1
 800149c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	603b      	str	r3, [r7, #0]
 80014a2:	4b38      	ldr	r3, [pc, #224]	@ (8001584 <HAL_FMC_MspInit+0x108>)
 80014a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014a6:	4a37      	ldr	r2, [pc, #220]	@ (8001584 <HAL_FMC_MspInit+0x108>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6393      	str	r3, [r2, #56]	@ 0x38
 80014ae:	4b35      	ldr	r3, [pc, #212]	@ (8001584 <HAL_FMC_MspInit+0x108>)
 80014b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	603b      	str	r3, [r7, #0]
 80014b8:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80014ba:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80014be:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c0:	2302      	movs	r3, #2
 80014c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c8:	2303      	movs	r3, #3
 80014ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014cc:	230c      	movs	r3, #12
 80014ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	4619      	mov	r1, r3
 80014d4:	482c      	ldr	r0, [pc, #176]	@ (8001588 <HAL_FMC_MspInit+0x10c>)
 80014d6:	f001 f94d 	bl	8002774 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80014da:	2301      	movs	r3, #1
 80014dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	2302      	movs	r3, #2
 80014e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e6:	2303      	movs	r3, #3
 80014e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80014ea:	230c      	movs	r3, #12
 80014ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	4619      	mov	r1, r3
 80014f2:	4826      	ldr	r0, [pc, #152]	@ (800158c <HAL_FMC_MspInit+0x110>)
 80014f4:	f001 f93e 	bl	8002774 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|GPIO_PIN_2|BA0_Pin
 80014f8:	f248 1337 	movw	r3, #33079	@ 0x8137
 80014fc:	607b      	str	r3, [r7, #4]
                          |BA1_Pin|SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fe:	2302      	movs	r3, #2
 8001500:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001506:	2303      	movs	r3, #3
 8001508:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800150a:	230c      	movs	r3, #12
 800150c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	4619      	mov	r1, r3
 8001512:	481f      	ldr	r0, [pc, #124]	@ (8001590 <HAL_FMC_MspInit+0x114>)
 8001514:	f001 f92e 	bl	8002774 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001518:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800151c:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151e:	2302      	movs	r3, #2
 8001520:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001526:	2303      	movs	r3, #3
 8001528:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800152a:	230c      	movs	r3, #12
 800152c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	4619      	mov	r1, r3
 8001532:	4818      	ldr	r0, [pc, #96]	@ (8001594 <HAL_FMC_MspInit+0x118>)
 8001534:	f001 f91e 	bl	8002774 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001538:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800153c:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153e:	2302      	movs	r3, #2
 8001540:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001546:	2303      	movs	r3, #3
 8001548:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800154a:	230c      	movs	r3, #12
 800154c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	4619      	mov	r1, r3
 8001552:	4811      	ldr	r0, [pc, #68]	@ (8001598 <HAL_FMC_MspInit+0x11c>)
 8001554:	f001 f90e 	bl	8002774 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001558:	2360      	movs	r3, #96	@ 0x60
 800155a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155c:	2302      	movs	r3, #2
 800155e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001564:	2303      	movs	r3, #3
 8001566:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001568:	230c      	movs	r3, #12
 800156a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	4619      	mov	r1, r3
 8001570:	480a      	ldr	r0, [pc, #40]	@ (800159c <HAL_FMC_MspInit+0x120>)
 8001572:	f001 f8ff 	bl	8002774 <HAL_GPIO_Init>
 8001576:	e000      	b.n	800157a <HAL_FMC_MspInit+0xfe>
    return;
 8001578:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000690 	.word	0x20000690
 8001584:	40023800 	.word	0x40023800
 8001588:	40021400 	.word	0x40021400
 800158c:	40020800 	.word	0x40020800
 8001590:	40021800 	.word	0x40021800
 8001594:	40021000 	.word	0x40021000
 8001598:	40020c00 	.word	0x40020c00
 800159c:	40020400 	.word	0x40020400

080015a0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80015a8:	f7ff ff68 	bl	800147c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80015ac:	bf00      	nop
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <NMI_Handler+0x4>

080015bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <HardFault_Handler+0x4>

080015c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <MemManage_Handler+0x4>

080015cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <BusFault_Handler+0x4>

080015d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <UsageFault_Handler+0x4>

080015dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800160a:	f000 f92d 	bl	8001868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 8001618:	4802      	ldr	r0, [pc, #8]	@ (8001624 <DMA1_Stream6_IRQHandler+0x10>)
 800161a:	f000 fd65 	bl	80020e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000430 	.word	0x20000430

08001628 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 800162c:	4802      	ldr	r0, [pc, #8]	@ (8001638 <OTG_HS_IRQHandler+0x10>)
 800162e:	f001 ffd2 	bl	80035d6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000bbc 	.word	0x20000bbc

0800163c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	e00a      	b.n	8001664 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800164e:	f3af 8000 	nop.w
 8001652:	4601      	mov	r1, r0
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	1c5a      	adds	r2, r3, #1
 8001658:	60ba      	str	r2, [r7, #8]
 800165a:	b2ca      	uxtb	r2, r1
 800165c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	3301      	adds	r3, #1
 8001662:	617b      	str	r3, [r7, #20]
 8001664:	697a      	ldr	r2, [r7, #20]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	429a      	cmp	r2, r3
 800166a:	dbf0      	blt.n	800164e <_read+0x12>
  }

  return len;
 800166c:	687b      	ldr	r3, [r7, #4]
}
 800166e:	4618      	mov	r0, r3
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}

08001676 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001676:	b480      	push	{r7}
 8001678:	b083      	sub	sp, #12
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800167e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001682:	4618      	mov	r0, r3
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
 8001696:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800169e:	605a      	str	r2, [r3, #4]
  return 0;
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <_isatty>:

int _isatty(int file)
{
 80016ae:	b480      	push	{r7}
 80016b0:	b083      	sub	sp, #12
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016b6:	2301      	movs	r3, #1
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3714      	adds	r7, #20
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
	...

080016e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016e8:	4a14      	ldr	r2, [pc, #80]	@ (800173c <_sbrk+0x5c>)
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <_sbrk+0x60>)
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f4:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d102      	bne.n	8001702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <_sbrk+0x64>)
 80016fe:	4a12      	ldr	r2, [pc, #72]	@ (8001748 <_sbrk+0x68>)
 8001700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <_sbrk+0x64>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	429a      	cmp	r2, r3
 800170e:	d207      	bcs.n	8001720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001710:	f008 fa92 	bl	8009c38 <__errno>
 8001714:	4603      	mov	r3, r0
 8001716:	220c      	movs	r2, #12
 8001718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171a:	f04f 33ff 	mov.w	r3, #4294967295
 800171e:	e009      	b.n	8001734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001720:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001726:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <_sbrk+0x64>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	4a05      	ldr	r2, [pc, #20]	@ (8001744 <_sbrk+0x64>)
 8001730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001732:	68fb      	ldr	r3, [r7, #12]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20030000 	.word	0x20030000
 8001740:	00000400 	.word	0x00000400
 8001744:	20000694 	.word	0x20000694
 8001748:	20001200 	.word	0x20001200

0800174c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <SystemInit+0x20>)
 8001752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001756:	4a05      	ldr	r2, [pc, #20]	@ (800176c <SystemInit+0x20>)
 8001758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800175c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001770:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001774:	f7ff ffea 	bl	800174c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001778:	480c      	ldr	r0, [pc, #48]	@ (80017ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800177a:	490d      	ldr	r1, [pc, #52]	@ (80017b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800177c:	4a0d      	ldr	r2, [pc, #52]	@ (80017b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a0a      	ldr	r2, [pc, #40]	@ (80017b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001790:	4c0a      	ldr	r4, [pc, #40]	@ (80017bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800179e:	f008 fa51 	bl	8009c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a2:	f7fe ff51 	bl	8000648 <main>
  bx  lr    
 80017a6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80017a8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80017ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b0:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 80017b4:	0800a910 	.word	0x0800a910
  ldr r2, =_sbss
 80017b8:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 80017bc:	20001200 	.word	0x20001200

080017c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c0:	e7fe      	b.n	80017c0 <ADC_IRQHandler>
	...

080017c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001804 <HAL_Init+0x40>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001804 <HAL_Init+0x40>)
 80017ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001804 <HAL_Init+0x40>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001804 <HAL_Init+0x40>)
 80017da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e0:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <HAL_Init+0x40>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a07      	ldr	r2, [pc, #28]	@ (8001804 <HAL_Init+0x40>)
 80017e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ec:	2003      	movs	r0, #3
 80017ee:	f000 f94f 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017f2:	2000      	movs	r0, #0
 80017f4:	f000 f808 	bl	8001808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017f8:	f7ff fb80 	bl	8000efc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40023c00 	.word	0x40023c00

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001810:	4b12      	ldr	r3, [pc, #72]	@ (800185c <HAL_InitTick+0x54>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <HAL_InitTick+0x58>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001822:	fbb2 f3f3 	udiv	r3, r2, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f967 	bl	8001afa <HAL_SYSTICK_Config>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e00e      	b.n	8001854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b0f      	cmp	r3, #15
 800183a:	d80a      	bhi.n	8001852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800183c:	2200      	movs	r2, #0
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	f04f 30ff 	mov.w	r0, #4294967295
 8001844:	f000 f92f 	bl	8001aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001848:	4a06      	ldr	r2, [pc, #24]	@ (8001864 <HAL_InitTick+0x5c>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	e000      	b.n	8001854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000030 	.word	0x20000030
 8001860:	20000038 	.word	0x20000038
 8001864:	20000034 	.word	0x20000034

08001868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800186c:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <HAL_IncTick+0x20>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	461a      	mov	r2, r3
 8001872:	4b06      	ldr	r3, [pc, #24]	@ (800188c <HAL_IncTick+0x24>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4413      	add	r3, r2
 8001878:	4a04      	ldr	r2, [pc, #16]	@ (800188c <HAL_IncTick+0x24>)
 800187a:	6013      	str	r3, [r2, #0]
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	20000038 	.word	0x20000038
 800188c:	20000698 	.word	0x20000698

08001890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return uwTick;
 8001894:	4b03      	ldr	r3, [pc, #12]	@ (80018a4 <HAL_GetTick+0x14>)
 8001896:	681b      	ldr	r3, [r3, #0]
}
 8001898:	4618      	mov	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000698 	.word	0x20000698

080018a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b0:	f7ff ffee 	bl	8001890 <HAL_GetTick>
 80018b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018c0:	d005      	beq.n	80018ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018c2:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <HAL_Delay+0x44>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	461a      	mov	r2, r3
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	4413      	add	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018ce:	bf00      	nop
 80018d0:	f7ff ffde 	bl	8001890 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d8f7      	bhi.n	80018d0 <HAL_Delay+0x28>
  {
  }
}
 80018e0:	bf00      	nop
 80018e2:	bf00      	nop
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20000038 	.word	0x20000038

080018f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001900:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800190c:	4013      	ands	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001918:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800191c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001922:	4a04      	ldr	r2, [pc, #16]	@ (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	60d3      	str	r3, [r2, #12]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800193c:	4b04      	ldr	r3, [pc, #16]	@ (8001950 <__NVIC_GetPriorityGrouping+0x18>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	0a1b      	lsrs	r3, r3, #8
 8001942:	f003 0307 	and.w	r3, r3, #7
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	2b00      	cmp	r3, #0
 8001964:	db0b      	blt.n	800197e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	f003 021f 	and.w	r2, r3, #31
 800196c:	4907      	ldr	r1, [pc, #28]	@ (800198c <__NVIC_EnableIRQ+0x38>)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	095b      	lsrs	r3, r3, #5
 8001974:	2001      	movs	r0, #1
 8001976:	fa00 f202 	lsl.w	r2, r0, r2
 800197a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000e100 	.word	0xe000e100

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	db0a      	blt.n	80019ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	490c      	ldr	r1, [pc, #48]	@ (80019dc <__NVIC_SetPriority+0x4c>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	440b      	add	r3, r1
 80019b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b8:	e00a      	b.n	80019d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4908      	ldr	r1, [pc, #32]	@ (80019e0 <__NVIC_SetPriority+0x50>)
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	3b04      	subs	r3, #4
 80019c8:	0112      	lsls	r2, r2, #4
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	440b      	add	r3, r1
 80019ce:	761a      	strb	r2, [r3, #24]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000e100 	.word	0xe000e100
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	@ 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f1c3 0307 	rsb	r3, r3, #7
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	bf28      	it	cs
 8001a02:	2304      	movcs	r3, #4
 8001a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d902      	bls.n	8001a14 <NVIC_EncodePriority+0x30>
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3b03      	subs	r3, #3
 8001a12:	e000      	b.n	8001a16 <NVIC_EncodePriority+0x32>
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	f04f 32ff 	mov.w	r2, #4294967295
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43da      	mvns	r2, r3
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	401a      	ands	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	43d9      	mvns	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	4313      	orrs	r3, r2
         );
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3724      	adds	r7, #36	@ 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	f7ff ff8e 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	@ (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff29 	bl	80018f0 <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff3e 	bl	8001938 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff8e 	bl	80019e4 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff ff31 	bl	8001954 <__NVIC_EnableIRQ>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ffa2 	bl	8001a4c <SysTick_Config>
 8001b08:	4603      	mov	r3, r0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e014      	b.n	8001b4e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	791b      	ldrb	r3, [r3, #4]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d105      	bne.n	8001b3a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f7ff fa09 	bl	8000f4c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e0a2      	b.n	8001cb6 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	795b      	ldrb	r3, [r3, #5]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d101      	bne.n	8001b7c <HAL_DAC_Start_DMA+0x24>
 8001b78:	2302      	movs	r3, #2
 8001b7a:	e09c      	b.n	8001cb6 <HAL_DAC_Start_DMA+0x15e>
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2202      	movs	r2, #2
 8001b86:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d129      	bne.n	8001be2 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	4a4b      	ldr	r2, [pc, #300]	@ (8001cc0 <HAL_DAC_Start_DMA+0x168>)
 8001b94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8001cc4 <HAL_DAC_Start_DMA+0x16c>)
 8001b9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	4a49      	ldr	r2, [pc, #292]	@ (8001cc8 <HAL_DAC_Start_DMA+0x170>)
 8001ba4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001bb4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001bb6:	6a3b      	ldr	r3, [r7, #32]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d003      	beq.n	8001bc4 <HAL_DAC_Start_DMA+0x6c>
 8001bbc:	6a3b      	ldr	r3, [r7, #32]
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d005      	beq.n	8001bce <HAL_DAC_Start_DMA+0x76>
 8001bc2:	e009      	b.n	8001bd8 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	3308      	adds	r3, #8
 8001bca:	613b      	str	r3, [r7, #16]
        break;
 8001bcc:	e033      	b.n	8001c36 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	330c      	adds	r3, #12
 8001bd4:	613b      	str	r3, [r7, #16]
        break;
 8001bd6:	e02e      	b.n	8001c36 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	3310      	adds	r3, #16
 8001bde:	613b      	str	r3, [r7, #16]
        break;
 8001be0:	e029      	b.n	8001c36 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	4a39      	ldr	r2, [pc, #228]	@ (8001ccc <HAL_DAC_Start_DMA+0x174>)
 8001be8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	4a38      	ldr	r2, [pc, #224]	@ (8001cd0 <HAL_DAC_Start_DMA+0x178>)
 8001bf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	4a37      	ldr	r2, [pc, #220]	@ (8001cd4 <HAL_DAC_Start_DMA+0x17c>)
 8001bf8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001c08:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001c0a:	6a3b      	ldr	r3, [r7, #32]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <HAL_DAC_Start_DMA+0xc0>
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d005      	beq.n	8001c22 <HAL_DAC_Start_DMA+0xca>
 8001c16:	e009      	b.n	8001c2c <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	3314      	adds	r3, #20
 8001c1e:	613b      	str	r3, [r7, #16]
        break;
 8001c20:	e009      	b.n	8001c36 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	3318      	adds	r3, #24
 8001c28:	613b      	str	r3, [r7, #16]
        break;
 8001c2a:	e004      	b.n	8001c36 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	331c      	adds	r3, #28
 8001c32:	613b      	str	r3, [r7, #16]
        break;
 8001c34:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d111      	bne.n	8001c60 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c4a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6898      	ldr	r0, [r3, #8]
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	f000 f9ef 	bl	8002038 <HAL_DMA_Start_IT>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	75fb      	strb	r3, [r7, #23]
 8001c5e:	e010      	b.n	8001c82 <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001c6e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	68d8      	ldr	r0, [r3, #12]
 8001c74:	6879      	ldr	r1, [r7, #4]
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	f000 f9dd 	bl	8002038 <HAL_DMA_Start_IT>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2200      	movs	r2, #0
 8001c86:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001c88:	7dfb      	ldrb	r3, [r7, #23]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d10c      	bne.n	8001ca8 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6819      	ldr	r1, [r3, #0]
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	f003 0310 	and.w	r3, r3, #16
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	409a      	lsls	r2, r3
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	e005      	b.n	8001cb4 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	f043 0204 	orr.w	r2, r3, #4
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	08001dc7 	.word	0x08001dc7
 8001cc4:	08001de9 	.word	0x08001de9
 8001cc8:	08001e05 	.word	0x08001e05
 8001ccc:	08001e6f 	.word	0x08001e6f
 8001cd0:	08001e91 	.word	0x08001e91
 8001cd4:	08001ead 	.word	0x08001ead

08001cd8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b089      	sub	sp, #36	@ 0x24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d20:	2300      	movs	r3, #0
 8001d22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d002      	beq.n	8001d30 <HAL_DAC_ConfigChannel+0x1c>
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d101      	bne.n	8001d34 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e042      	b.n	8001dba <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	795b      	ldrb	r3, [r3, #5]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d101      	bne.n	8001d40 <HAL_DAC_ConfigChannel+0x2c>
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	e03c      	b.n	8001dba <HAL_DAC_ConfigChannel+0xa6>
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2201      	movs	r2, #1
 8001d44:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2202      	movs	r2, #2
 8001d4a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f003 0310 	and.w	r3, r3, #16
 8001d5a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001d62:	43db      	mvns	r3, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6819      	ldr	r1, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f003 0310 	and.w	r3, r3, #16
 8001d9c:	22c0      	movs	r2, #192	@ 0xc0
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43da      	mvns	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	400a      	ands	r2, r1
 8001daa:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2201      	movs	r2, #1
 8001db0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2200      	movs	r2, #0
 8001db6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001db8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3724      	adds	r7, #36	@ 0x24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b084      	sub	sp, #16
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dd2:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f7ff ff7f 	bl	8001cd8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	711a      	strb	r2, [r3, #4]
}
 8001de0:	bf00      	nop
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001df4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001df6:	68f8      	ldr	r0, [r7, #12]
 8001df8:	f7ff ff78 	bl	8001cec <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e10:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	f043 0204 	orr.w	r2, r3, #4
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f7ff ff6e 	bl	8001d00 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2201      	movs	r2, #1
 8001e28:	711a      	strb	r2, [r3, #4]
}
 8001e2a:	bf00      	nop
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b083      	sub	sp, #12
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr

08001e6e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b084      	sub	sp, #16
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e7a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001e7c:	68f8      	ldr	r0, [r7, #12]
 8001e7e:	f7ff ffd8 	bl	8001e32 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2201      	movs	r2, #1
 8001e86:	711a      	strb	r2, [r3, #4]
}
 8001e88:	bf00      	nop
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e9c:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	f7ff ffd1 	bl	8001e46 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001ea4:	bf00      	nop
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eb8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	691b      	ldr	r3, [r3, #16]
 8001ebe:	f043 0204 	orr.w	r2, r3, #4
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f7ff ffc7 	bl	8001e5a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	711a      	strb	r2, [r3, #4]
}
 8001ed2:	bf00      	nop
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
	...

08001edc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ee8:	f7ff fcd2 	bl	8001890 <HAL_GetTick>
 8001eec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e099      	b.n	800202c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2202      	movs	r2, #2
 8001efc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f022 0201 	bic.w	r2, r2, #1
 8001f16:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f18:	e00f      	b.n	8001f3a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f1a:	f7ff fcb9 	bl	8001890 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b05      	cmp	r3, #5
 8001f26:	d908      	bls.n	8001f3a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2220      	movs	r2, #32
 8001f2c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2203      	movs	r2, #3
 8001f32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e078      	b.n	800202c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d1e8      	bne.n	8001f1a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	4b38      	ldr	r3, [pc, #224]	@ (8002034 <HAL_DMA_Init+0x158>)
 8001f54:	4013      	ands	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f66:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f90:	2b04      	cmp	r3, #4
 8001f92:	d107      	bne.n	8001fa4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	f023 0307 	bic.w	r3, r3, #7
 8001fba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc0:	697a      	ldr	r2, [r7, #20]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d117      	bne.n	8001ffe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d00e      	beq.n	8001ffe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 fa6f 	bl	80024c4 <DMA_CheckFifoParam>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d008      	beq.n	8001ffe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2240      	movs	r2, #64	@ 0x40
 8001ff0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e016      	b.n	800202c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 fa26 	bl	8002458 <DMA_CalcBaseAndBitshift>
 800200c:	4603      	mov	r3, r0
 800200e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002014:	223f      	movs	r2, #63	@ 0x3f
 8002016:	409a      	lsls	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800202a:	2300      	movs	r3, #0
}
 800202c:	4618      	mov	r0, r3
 800202e:	3718      	adds	r7, #24
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	f010803f 	.word	0xf010803f

08002038 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
 8002044:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002056:	2b01      	cmp	r3, #1
 8002058:	d101      	bne.n	800205e <HAL_DMA_Start_IT+0x26>
 800205a:	2302      	movs	r3, #2
 800205c:	e040      	b.n	80020e0 <HAL_DMA_Start_IT+0xa8>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b01      	cmp	r3, #1
 8002070:	d12f      	bne.n	80020d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2202      	movs	r2, #2
 8002076:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2200      	movs	r2, #0
 800207e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	68b9      	ldr	r1, [r7, #8]
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f000 f9b8 	bl	80023fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002090:	223f      	movs	r2, #63	@ 0x3f
 8002092:	409a      	lsls	r2, r3
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f042 0216 	orr.w	r2, r2, #22
 80020a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d007      	beq.n	80020c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 0208 	orr.w	r2, r2, #8
 80020be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f042 0201 	orr.w	r2, r2, #1
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	e005      	b.n	80020de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020da:	2302      	movs	r3, #2
 80020dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020de:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020f4:	4b8e      	ldr	r3, [pc, #568]	@ (8002330 <HAL_DMA_IRQHandler+0x248>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a8e      	ldr	r2, [pc, #568]	@ (8002334 <HAL_DMA_IRQHandler+0x24c>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	0a9b      	lsrs	r3, r3, #10
 8002100:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002106:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002112:	2208      	movs	r2, #8
 8002114:	409a      	lsls	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	4013      	ands	r3, r2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d01a      	beq.n	8002154 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0304 	and.w	r3, r3, #4
 8002128:	2b00      	cmp	r3, #0
 800212a:	d013      	beq.n	8002154 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0204 	bic.w	r2, r2, #4
 800213a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002140:	2208      	movs	r2, #8
 8002142:	409a      	lsls	r2, r3
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214c:	f043 0201 	orr.w	r2, r3, #1
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002158:	2201      	movs	r2, #1
 800215a:	409a      	lsls	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4013      	ands	r3, r2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d012      	beq.n	800218a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	695b      	ldr	r3, [r3, #20]
 800216a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00b      	beq.n	800218a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002176:	2201      	movs	r2, #1
 8002178:	409a      	lsls	r2, r3
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002182:	f043 0202 	orr.w	r2, r3, #2
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800218e:	2204      	movs	r2, #4
 8002190:	409a      	lsls	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	4013      	ands	r3, r2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d012      	beq.n	80021c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00b      	beq.n	80021c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ac:	2204      	movs	r2, #4
 80021ae:	409a      	lsls	r2, r3
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b8:	f043 0204 	orr.w	r2, r3, #4
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c4:	2210      	movs	r2, #16
 80021c6:	409a      	lsls	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4013      	ands	r3, r2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d043      	beq.n	8002258 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d03c      	beq.n	8002258 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e2:	2210      	movs	r2, #16
 80021e4:	409a      	lsls	r2, r3
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d018      	beq.n	800222a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d108      	bne.n	8002218 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	2b00      	cmp	r3, #0
 800220c:	d024      	beq.n	8002258 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	4798      	blx	r3
 8002216:	e01f      	b.n	8002258 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800221c:	2b00      	cmp	r3, #0
 800221e:	d01b      	beq.n	8002258 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	4798      	blx	r3
 8002228:	e016      	b.n	8002258 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002234:	2b00      	cmp	r3, #0
 8002236:	d107      	bne.n	8002248 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f022 0208 	bic.w	r2, r2, #8
 8002246:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225c:	2220      	movs	r2, #32
 800225e:	409a      	lsls	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4013      	ands	r3, r2
 8002264:	2b00      	cmp	r3, #0
 8002266:	f000 808f 	beq.w	8002388 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0310 	and.w	r3, r3, #16
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 8087 	beq.w	8002388 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227e:	2220      	movs	r2, #32
 8002280:	409a      	lsls	r2, r3
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b05      	cmp	r3, #5
 8002290:	d136      	bne.n	8002300 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0216 	bic.w	r2, r2, #22
 80022a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	695a      	ldr	r2, [r3, #20]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d103      	bne.n	80022c2 <HAL_DMA_IRQHandler+0x1da>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d007      	beq.n	80022d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f022 0208 	bic.w	r2, r2, #8
 80022d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d6:	223f      	movs	r2, #63	@ 0x3f
 80022d8:	409a      	lsls	r2, r3
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d07e      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	4798      	blx	r3
        }
        return;
 80022fe:	e079      	b.n	80023f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d01d      	beq.n	800234a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10d      	bne.n	8002338 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002320:	2b00      	cmp	r3, #0
 8002322:	d031      	beq.n	8002388 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	4798      	blx	r3
 800232c:	e02c      	b.n	8002388 <HAL_DMA_IRQHandler+0x2a0>
 800232e:	bf00      	nop
 8002330:	20000030 	.word	0x20000030
 8002334:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800233c:	2b00      	cmp	r3, #0
 800233e:	d023      	beq.n	8002388 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	4798      	blx	r3
 8002348:	e01e      	b.n	8002388 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10f      	bne.n	8002378 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f022 0210 	bic.w	r2, r2, #16
 8002366:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800238c:	2b00      	cmp	r3, #0
 800238e:	d032      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	2b00      	cmp	r3, #0
 800239a:	d022      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2205      	movs	r2, #5
 80023a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 0201 	bic.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	3301      	adds	r3, #1
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	697a      	ldr	r2, [r7, #20]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d307      	bcc.n	80023d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1f2      	bne.n	80023b4 <HAL_DMA_IRQHandler+0x2cc>
 80023ce:	e000      	b.n	80023d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80023d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2201      	movs	r2, #1
 80023d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d005      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	4798      	blx	r3
 80023f2:	e000      	b.n	80023f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80023f4:	bf00      	nop
    }
  }
}
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
 8002408:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002418:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	2b40      	cmp	r3, #64	@ 0x40
 8002428:	d108      	bne.n	800243c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800243a:	e007      	b.n	800244c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	60da      	str	r2, [r3, #12]
}
 800244c:	bf00      	nop
 800244e:	3714      	adds	r7, #20
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	3b10      	subs	r3, #16
 8002468:	4a14      	ldr	r2, [pc, #80]	@ (80024bc <DMA_CalcBaseAndBitshift+0x64>)
 800246a:	fba2 2303 	umull	r2, r3, r2, r3
 800246e:	091b      	lsrs	r3, r3, #4
 8002470:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002472:	4a13      	ldr	r2, [pc, #76]	@ (80024c0 <DMA_CalcBaseAndBitshift+0x68>)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4413      	add	r3, r2
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2b03      	cmp	r3, #3
 8002484:	d909      	bls.n	800249a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800248e:	f023 0303 	bic.w	r3, r3, #3
 8002492:	1d1a      	adds	r2, r3, #4
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	659a      	str	r2, [r3, #88]	@ 0x58
 8002498:	e007      	b.n	80024aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80024a2:	f023 0303 	bic.w	r3, r3, #3
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	aaaaaaab 	.word	0xaaaaaaab
 80024c0:	0800a8c4 	.word	0x0800a8c4

080024c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024cc:	2300      	movs	r3, #0
 80024ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d11f      	bne.n	800251e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	d856      	bhi.n	8002592 <DMA_CheckFifoParam+0xce>
 80024e4:	a201      	add	r2, pc, #4	@ (adr r2, 80024ec <DMA_CheckFifoParam+0x28>)
 80024e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ea:	bf00      	nop
 80024ec:	080024fd 	.word	0x080024fd
 80024f0:	0800250f 	.word	0x0800250f
 80024f4:	080024fd 	.word	0x080024fd
 80024f8:	08002593 	.word	0x08002593
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002500:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d046      	beq.n	8002596 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800250c:	e043      	b.n	8002596 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002512:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002516:	d140      	bne.n	800259a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800251c:	e03d      	b.n	800259a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	699b      	ldr	r3, [r3, #24]
 8002522:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002526:	d121      	bne.n	800256c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b03      	cmp	r3, #3
 800252c:	d837      	bhi.n	800259e <DMA_CheckFifoParam+0xda>
 800252e:	a201      	add	r2, pc, #4	@ (adr r2, 8002534 <DMA_CheckFifoParam+0x70>)
 8002530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002534:	08002545 	.word	0x08002545
 8002538:	0800254b 	.word	0x0800254b
 800253c:	08002545 	.word	0x08002545
 8002540:	0800255d 	.word	0x0800255d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
      break;
 8002548:	e030      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d025      	beq.n	80025a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800255a:	e022      	b.n	80025a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002560:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002564:	d11f      	bne.n	80025a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800256a:	e01c      	b.n	80025a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	2b02      	cmp	r3, #2
 8002570:	d903      	bls.n	800257a <DMA_CheckFifoParam+0xb6>
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	2b03      	cmp	r3, #3
 8002576:	d003      	beq.n	8002580 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002578:	e018      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	73fb      	strb	r3, [r7, #15]
      break;
 800257e:	e015      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002584:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d00e      	beq.n	80025aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	73fb      	strb	r3, [r7, #15]
      break;
 8002590:	e00b      	b.n	80025aa <DMA_CheckFifoParam+0xe6>
      break;
 8002592:	bf00      	nop
 8002594:	e00a      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      break;
 8002596:	bf00      	nop
 8002598:	e008      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      break;
 800259a:	bf00      	nop
 800259c:	e006      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      break;
 800259e:	bf00      	nop
 80025a0:	e004      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      break;
 80025a2:	bf00      	nop
 80025a4:	e002      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      break;   
 80025a6:	bf00      	nop
 80025a8:	e000      	b.n	80025ac <DMA_CheckFifoParam+0xe8>
      break;
 80025aa:	bf00      	nop
    }
  } 
  
  return status; 
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop

080025bc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e03b      	b.n	8002646 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d106      	bne.n	80025e8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7fe fd2c 	bl	8001040 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2202      	movs	r2, #2
 80025ec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685a      	ldr	r2, [r3, #4]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800260c:	f023 0107 	bic.w	r1, r3, #7
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002626:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	68d1      	ldr	r1, [r2, #12]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	430b      	orrs	r3, r1
 8002634:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002668:	2b01      	cmp	r3, #1
 800266a:	d101      	bne.n	8002670 <HAL_DMA2D_ConfigLayer+0x20>
 800266c:	2302      	movs	r3, #2
 800266e:	e079      	b.n	8002764 <HAL_DMA2D_ConfigLayer+0x114>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	3318      	adds	r3, #24
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	041b      	lsls	r3, r3, #16
 8002696:	4313      	orrs	r3, r2
 8002698:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800269a:	4b35      	ldr	r3, [pc, #212]	@ (8002770 <HAL_DMA2D_ConfigLayer+0x120>)
 800269c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	2b0a      	cmp	r3, #10
 80026a4:	d003      	beq.n	80026ae <HAL_DMA2D_ConfigLayer+0x5e>
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2b09      	cmp	r3, #9
 80026ac:	d107      	bne.n	80026be <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	617b      	str	r3, [r7, #20]
 80026bc:	e005      	b.n	80026ca <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	061b      	lsls	r3, r3, #24
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d120      	bne.n	8002712 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	43db      	mvns	r3, r3
 80026da:	ea02 0103 	and.w	r1, r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2b0a      	cmp	r3, #10
 80026f8:	d003      	beq.n	8002702 <HAL_DMA2D_ConfigLayer+0xb2>
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b09      	cmp	r3, #9
 8002700:	d127      	bne.n	8002752 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800270e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002710:	e01f      	b.n	8002752 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	69da      	ldr	r2, [r3, #28]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	43db      	mvns	r3, r3
 800271c:	ea02 0103 	and.w	r1, r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	430a      	orrs	r2, r1
 8002728:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	6812      	ldr	r2, [r2, #0]
 8002732:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	2b0a      	cmp	r3, #10
 800273a:	d003      	beq.n	8002744 <HAL_DMA2D_ConfigLayer+0xf4>
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b09      	cmp	r3, #9
 8002742:	d106      	bne.n	8002752 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002750:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	371c      	adds	r7, #28
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	ff03000f 	.word	0xff03000f

08002774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	@ 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800277e:	2300      	movs	r3, #0
 8002780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002786:	2300      	movs	r3, #0
 8002788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800278a:	2300      	movs	r3, #0
 800278c:	61fb      	str	r3, [r7, #28]
 800278e:	e177      	b.n	8002a80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002790:	2201      	movs	r2, #1
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	4013      	ands	r3, r2
 80027a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	f040 8166 	bne.w	8002a7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f003 0303 	and.w	r3, r3, #3
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d005      	beq.n	80027c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d130      	bne.n	8002828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	2203      	movs	r2, #3
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43db      	mvns	r3, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4013      	ands	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68da      	ldr	r2, [r3, #12]
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027fc:	2201      	movs	r2, #1
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	091b      	lsrs	r3, r3, #4
 8002812:	f003 0201 	and.w	r2, r3, #1
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4313      	orrs	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f003 0303 	and.w	r3, r3, #3
 8002830:	2b03      	cmp	r3, #3
 8002832:	d017      	beq.n	8002864 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	2203      	movs	r2, #3
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	4013      	ands	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4313      	orrs	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d123      	bne.n	80028b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	08da      	lsrs	r2, r3, #3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3208      	adds	r2, #8
 8002878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800287c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	220f      	movs	r2, #15
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	43db      	mvns	r3, r3
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4013      	ands	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	691a      	ldr	r2, [r3, #16]
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	08da      	lsrs	r2, r3, #3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3208      	adds	r2, #8
 80028b2:	69b9      	ldr	r1, [r7, #24]
 80028b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	2203      	movs	r2, #3
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f003 0203 	and.w	r2, r3, #3
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 80c0 	beq.w	8002a7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	4b66      	ldr	r3, [pc, #408]	@ (8002a98 <HAL_GPIO_Init+0x324>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	4a65      	ldr	r2, [pc, #404]	@ (8002a98 <HAL_GPIO_Init+0x324>)
 8002904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002908:	6453      	str	r3, [r2, #68]	@ 0x44
 800290a:	4b63      	ldr	r3, [pc, #396]	@ (8002a98 <HAL_GPIO_Init+0x324>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002916:	4a61      	ldr	r2, [pc, #388]	@ (8002a9c <HAL_GPIO_Init+0x328>)
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	089b      	lsrs	r3, r3, #2
 800291c:	3302      	adds	r3, #2
 800291e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	220f      	movs	r2, #15
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4013      	ands	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a58      	ldr	r2, [pc, #352]	@ (8002aa0 <HAL_GPIO_Init+0x32c>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d037      	beq.n	80029b2 <HAL_GPIO_Init+0x23e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a57      	ldr	r2, [pc, #348]	@ (8002aa4 <HAL_GPIO_Init+0x330>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d031      	beq.n	80029ae <HAL_GPIO_Init+0x23a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a56      	ldr	r2, [pc, #344]	@ (8002aa8 <HAL_GPIO_Init+0x334>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d02b      	beq.n	80029aa <HAL_GPIO_Init+0x236>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a55      	ldr	r2, [pc, #340]	@ (8002aac <HAL_GPIO_Init+0x338>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d025      	beq.n	80029a6 <HAL_GPIO_Init+0x232>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a54      	ldr	r2, [pc, #336]	@ (8002ab0 <HAL_GPIO_Init+0x33c>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d01f      	beq.n	80029a2 <HAL_GPIO_Init+0x22e>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a53      	ldr	r2, [pc, #332]	@ (8002ab4 <HAL_GPIO_Init+0x340>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d019      	beq.n	800299e <HAL_GPIO_Init+0x22a>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a52      	ldr	r2, [pc, #328]	@ (8002ab8 <HAL_GPIO_Init+0x344>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d013      	beq.n	800299a <HAL_GPIO_Init+0x226>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a51      	ldr	r2, [pc, #324]	@ (8002abc <HAL_GPIO_Init+0x348>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d00d      	beq.n	8002996 <HAL_GPIO_Init+0x222>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a50      	ldr	r2, [pc, #320]	@ (8002ac0 <HAL_GPIO_Init+0x34c>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d007      	beq.n	8002992 <HAL_GPIO_Init+0x21e>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a4f      	ldr	r2, [pc, #316]	@ (8002ac4 <HAL_GPIO_Init+0x350>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d101      	bne.n	800298e <HAL_GPIO_Init+0x21a>
 800298a:	2309      	movs	r3, #9
 800298c:	e012      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 800298e:	230a      	movs	r3, #10
 8002990:	e010      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 8002992:	2308      	movs	r3, #8
 8002994:	e00e      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 8002996:	2307      	movs	r3, #7
 8002998:	e00c      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 800299a:	2306      	movs	r3, #6
 800299c:	e00a      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 800299e:	2305      	movs	r3, #5
 80029a0:	e008      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 80029a2:	2304      	movs	r3, #4
 80029a4:	e006      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 80029a6:	2303      	movs	r3, #3
 80029a8:	e004      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 80029aa:	2302      	movs	r3, #2
 80029ac:	e002      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <HAL_GPIO_Init+0x240>
 80029b2:	2300      	movs	r3, #0
 80029b4:	69fa      	ldr	r2, [r7, #28]
 80029b6:	f002 0203 	and.w	r2, r2, #3
 80029ba:	0092      	lsls	r2, r2, #2
 80029bc:	4093      	lsls	r3, r2
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029c4:	4935      	ldr	r1, [pc, #212]	@ (8002a9c <HAL_GPIO_Init+0x328>)
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	089b      	lsrs	r3, r3, #2
 80029ca:	3302      	adds	r3, #2
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029d2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	43db      	mvns	r3, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4013      	ands	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029f6:	4a34      	ldr	r2, [pc, #208]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029fc:	4b32      	ldr	r3, [pc, #200]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	43db      	mvns	r3, r3
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d003      	beq.n	8002a20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a20:	4a29      	ldr	r2, [pc, #164]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a26:	4b28      	ldr	r3, [pc, #160]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	4013      	ands	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d003      	beq.n	8002a4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a50:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d003      	beq.n	8002a74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a74:	4a14      	ldr	r2, [pc, #80]	@ (8002ac8 <HAL_GPIO_Init+0x354>)
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	61fb      	str	r3, [r7, #28]
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	2b0f      	cmp	r3, #15
 8002a84:	f67f ae84 	bls.w	8002790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a88:	bf00      	nop
 8002a8a:	bf00      	nop
 8002a8c:	3724      	adds	r7, #36	@ 0x24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40013800 	.word	0x40013800
 8002aa0:	40020000 	.word	0x40020000
 8002aa4:	40020400 	.word	0x40020400
 8002aa8:	40020800 	.word	0x40020800
 8002aac:	40020c00 	.word	0x40020c00
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40021400 	.word	0x40021400
 8002ab8:	40021800 	.word	0x40021800
 8002abc:	40021c00 	.word	0x40021c00
 8002ac0:	40022000 	.word	0x40022000
 8002ac4:	40022400 	.word	0x40022400
 8002ac8:	40013c00 	.word	0x40013c00

08002acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	807b      	strh	r3, [r7, #2]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002adc:	787b      	ldrb	r3, [r7, #1]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ae2:	887a      	ldrh	r2, [r7, #2]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ae8:	e003      	b.n	8002af2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002aea:	887b      	ldrh	r3, [r7, #2]
 8002aec:	041a      	lsls	r2, r3, #16
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	619a      	str	r2, [r3, #24]
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b085      	sub	sp, #20
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
 8002b06:	460b      	mov	r3, r1
 8002b08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b10:	887a      	ldrh	r2, [r7, #2]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4013      	ands	r3, r2
 8002b16:	041a      	lsls	r2, r3, #16
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	43d9      	mvns	r1, r3
 8002b1c:	887b      	ldrh	r3, [r7, #2]
 8002b1e:	400b      	ands	r3, r1
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	619a      	str	r2, [r3, #24]
}
 8002b26:	bf00      	nop
 8002b28:	3714      	adds	r7, #20
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
	...

08002b34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e12b      	b.n	8002d9e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d106      	bne.n	8002b60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f7fe fa92 	bl	8001084 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2224      	movs	r2, #36	@ 0x24
 8002b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0201 	bic.w	r2, r2, #1
 8002b76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b98:	f002 fa9c 	bl	80050d4 <HAL_RCC_GetPCLK1Freq>
 8002b9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	4a81      	ldr	r2, [pc, #516]	@ (8002da8 <HAL_I2C_Init+0x274>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d807      	bhi.n	8002bb8 <HAL_I2C_Init+0x84>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4a80      	ldr	r2, [pc, #512]	@ (8002dac <HAL_I2C_Init+0x278>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	bf94      	ite	ls
 8002bb0:	2301      	movls	r3, #1
 8002bb2:	2300      	movhi	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	e006      	b.n	8002bc6 <HAL_I2C_Init+0x92>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4a7d      	ldr	r2, [pc, #500]	@ (8002db0 <HAL_I2C_Init+0x27c>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	bf94      	ite	ls
 8002bc0:	2301      	movls	r3, #1
 8002bc2:	2300      	movhi	r3, #0
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e0e7      	b.n	8002d9e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	4a78      	ldr	r2, [pc, #480]	@ (8002db4 <HAL_I2C_Init+0x280>)
 8002bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd6:	0c9b      	lsrs	r3, r3, #18
 8002bd8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68ba      	ldr	r2, [r7, #8]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4a6a      	ldr	r2, [pc, #424]	@ (8002da8 <HAL_I2C_Init+0x274>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d802      	bhi.n	8002c08 <HAL_I2C_Init+0xd4>
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	3301      	adds	r3, #1
 8002c06:	e009      	b.n	8002c1c <HAL_I2C_Init+0xe8>
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	4a69      	ldr	r2, [pc, #420]	@ (8002db8 <HAL_I2C_Init+0x284>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	099b      	lsrs	r3, r3, #6
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	430b      	orrs	r3, r1
 8002c22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c2e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	495c      	ldr	r1, [pc, #368]	@ (8002da8 <HAL_I2C_Init+0x274>)
 8002c38:	428b      	cmp	r3, r1
 8002c3a:	d819      	bhi.n	8002c70 <HAL_I2C_Init+0x13c>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	1e59      	subs	r1, r3, #1
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c4a:	1c59      	adds	r1, r3, #1
 8002c4c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c50:	400b      	ands	r3, r1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00a      	beq.n	8002c6c <HAL_I2C_Init+0x138>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	1e59      	subs	r1, r3, #1
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c64:	3301      	adds	r3, #1
 8002c66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c6a:	e051      	b.n	8002d10 <HAL_I2C_Init+0x1dc>
 8002c6c:	2304      	movs	r3, #4
 8002c6e:	e04f      	b.n	8002d10 <HAL_I2C_Init+0x1dc>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d111      	bne.n	8002c9c <HAL_I2C_Init+0x168>
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	1e58      	subs	r0, r3, #1
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6859      	ldr	r1, [r3, #4]
 8002c80:	460b      	mov	r3, r1
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	440b      	add	r3, r1
 8002c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	bf0c      	ite	eq
 8002c94:	2301      	moveq	r3, #1
 8002c96:	2300      	movne	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	e012      	b.n	8002cc2 <HAL_I2C_Init+0x18e>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	1e58      	subs	r0, r3, #1
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6859      	ldr	r1, [r3, #4]
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	440b      	add	r3, r1
 8002caa:	0099      	lsls	r1, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	bf0c      	ite	eq
 8002cbc:	2301      	moveq	r3, #1
 8002cbe:	2300      	movne	r3, #0
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <HAL_I2C_Init+0x196>
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e022      	b.n	8002d10 <HAL_I2C_Init+0x1dc>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10e      	bne.n	8002cf0 <HAL_I2C_Init+0x1bc>
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	1e58      	subs	r0, r3, #1
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6859      	ldr	r1, [r3, #4]
 8002cda:	460b      	mov	r3, r1
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	440b      	add	r3, r1
 8002ce0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cee:	e00f      	b.n	8002d10 <HAL_I2C_Init+0x1dc>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1e58      	subs	r0, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6859      	ldr	r1, [r3, #4]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	0099      	lsls	r1, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d06:	3301      	adds	r3, #1
 8002d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d0c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	6809      	ldr	r1, [r1, #0]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69da      	ldr	r2, [r3, #28]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d3e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	6911      	ldr	r1, [r2, #16]
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	68d2      	ldr	r2, [r2, #12]
 8002d4a:	4311      	orrs	r1, r2
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	430b      	orrs	r3, r1
 8002d52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	695a      	ldr	r2, [r3, #20]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	431a      	orrs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 0201 	orr.w	r2, r2, #1
 8002d7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2220      	movs	r2, #32
 8002d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	000186a0 	.word	0x000186a0
 8002dac:	001e847f 	.word	0x001e847f
 8002db0:	003d08ff 	.word	0x003d08ff
 8002db4:	431bde83 	.word	0x431bde83
 8002db8:	10624dd3 	.word	0x10624dd3

08002dbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b20      	cmp	r3, #32
 8002dd0:	d129      	bne.n	8002e26 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2224      	movs	r2, #36	@ 0x24
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0201 	bic.w	r2, r2, #1
 8002de8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0210 	bic.w	r2, r2, #16
 8002df8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f042 0201 	orr.w	r2, r2, #1
 8002e18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002e22:	2300      	movs	r3, #0
 8002e24:	e000      	b.n	8002e28 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8002e26:	2302      	movs	r3, #2
  }
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b20      	cmp	r3, #32
 8002e4c:	d12a      	bne.n	8002ea4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2224      	movs	r2, #36	@ 0x24
 8002e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 0201 	bic.w	r2, r2, #1
 8002e64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002e6e:	89fb      	ldrh	r3, [r7, #14]
 8002e70:	f023 030f 	bic.w	r3, r3, #15
 8002e74:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	89fb      	ldrh	r3, [r7, #14]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	89fa      	ldrh	r2, [r7, #14]
 8002e86:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	e000      	b.n	8002ea6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8002ea4:	2302      	movs	r3, #2
  }
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3714      	adds	r7, #20
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b084      	sub	sp, #16
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e08f      	b.n	8002fe4 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d106      	bne.n	8002ede <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7fe f93d 	bl	8001158 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	699a      	ldr	r2, [r3, #24]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002ef4:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6999      	ldr	r1, [r3, #24]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f0a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	041b      	lsls	r3, r3, #16
 8002f20:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6999      	ldr	r1, [r3, #24]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	041b      	lsls	r3, r3, #16
 8002f36:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a19      	ldr	r1, [r3, #32]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68fa      	ldr	r2, [r7, #12]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4a:	041b      	lsls	r3, r3, #16
 8002f4c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f60:	041b      	lsls	r3, r3, #16
 8002f62:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f78:	021b      	lsls	r3, r3, #8
 8002f7a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002f82:	041b      	lsls	r3, r3, #16
 8002f84:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8002f94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f9c:	68ba      	ldr	r2, [r7, #8]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f042 0206 	orr.w	r2, r2, #6
 8002fc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	699a      	ldr	r2, [r3, #24]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f042 0201 	orr.w	r2, r2, #1
 8002fd0:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002fec:	b5b0      	push	{r4, r5, r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d101      	bne.n	8003006 <HAL_LTDC_ConfigLayer+0x1a>
 8003002:	2302      	movs	r3, #2
 8003004:	e02c      	b.n	8003060 <HAL_LTDC_ConfigLayer+0x74>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2202      	movs	r2, #2
 8003012:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2134      	movs	r1, #52	@ 0x34
 800301c:	fb01 f303 	mul.w	r3, r1, r3
 8003020:	4413      	add	r3, r2
 8003022:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	4614      	mov	r4, r2
 800302a:	461d      	mov	r5, r3
 800302c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800302e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003030:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003034:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003036:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003038:	682b      	ldr	r3, [r5, #0]
 800303a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	68b9      	ldr	r1, [r7, #8]
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 f811 	bl	8003068 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2201      	movs	r2, #1
 800304c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bdb0      	pop	{r4, r5, r7, pc}

08003068 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003068:	b480      	push	{r7}
 800306a:	b089      	sub	sp, #36	@ 0x24
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	0c1b      	lsrs	r3, r3, #16
 8003080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003084:	4413      	add	r3, r2
 8003086:	041b      	lsls	r3, r3, #16
 8003088:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	01db      	lsls	r3, r3, #7
 8003094:	4413      	add	r3, r2
 8003096:	3384      	adds	r3, #132	@ 0x84
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	6812      	ldr	r2, [r2, #0]
 800309e:	4611      	mov	r1, r2
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	01d2      	lsls	r2, r2, #7
 80030a4:	440a      	add	r2, r1
 80030a6:	3284      	adds	r2, #132	@ 0x84
 80030a8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80030ac:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	0c1b      	lsrs	r3, r3, #16
 80030ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80030be:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80030c0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4619      	mov	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	01db      	lsls	r3, r3, #7
 80030cc:	440b      	add	r3, r1
 80030ce:	3384      	adds	r3, #132	@ 0x84
 80030d0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80030d6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	68da      	ldr	r2, [r3, #12]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030e6:	4413      	add	r3, r2
 80030e8:	041b      	lsls	r3, r3, #16
 80030ea:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	461a      	mov	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	01db      	lsls	r3, r3, #7
 80030f6:	4413      	add	r3, r2
 80030f8:	3384      	adds	r3, #132	@ 0x84
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	68fa      	ldr	r2, [r7, #12]
 80030fe:	6812      	ldr	r2, [r2, #0]
 8003100:	4611      	mov	r1, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	01d2      	lsls	r2, r2, #7
 8003106:	440a      	add	r2, r1
 8003108:	3284      	adds	r2, #132	@ 0x84
 800310a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800310e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800311e:	4413      	add	r3, r2
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4619      	mov	r1, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	01db      	lsls	r3, r3, #7
 800312c:	440b      	add	r3, r1
 800312e:	3384      	adds	r3, #132	@ 0x84
 8003130:	4619      	mov	r1, r3
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	4313      	orrs	r3, r2
 8003136:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	01db      	lsls	r3, r3, #7
 8003142:	4413      	add	r3, r2
 8003144:	3384      	adds	r3, #132	@ 0x84
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	6812      	ldr	r2, [r2, #0]
 800314c:	4611      	mov	r1, r2
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	01d2      	lsls	r2, r2, #7
 8003152:	440a      	add	r2, r1
 8003154:	3284      	adds	r2, #132	@ 0x84
 8003156:	f023 0307 	bic.w	r3, r3, #7
 800315a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	01db      	lsls	r3, r3, #7
 8003166:	4413      	add	r3, r2
 8003168:	3384      	adds	r3, #132	@ 0x84
 800316a:	461a      	mov	r2, r3
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003178:	021b      	lsls	r3, r3, #8
 800317a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003182:	041b      	lsls	r3, r3, #16
 8003184:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	061b      	lsls	r3, r3, #24
 800318c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003194:	461a      	mov	r2, r3
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	431a      	orrs	r2, r3
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	431a      	orrs	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4619      	mov	r1, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	01db      	lsls	r3, r3, #7
 80031a8:	440b      	add	r3, r1
 80031aa:	3384      	adds	r3, #132	@ 0x84
 80031ac:	4619      	mov	r1, r3
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	461a      	mov	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	01db      	lsls	r3, r3, #7
 80031be:	4413      	add	r3, r2
 80031c0:	3384      	adds	r3, #132	@ 0x84
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	6812      	ldr	r2, [r2, #0]
 80031c8:	4611      	mov	r1, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	01d2      	lsls	r2, r2, #7
 80031ce:	440a      	add	r2, r1
 80031d0:	3284      	adds	r2, #132	@ 0x84
 80031d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031d6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	461a      	mov	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	01db      	lsls	r3, r3, #7
 80031e2:	4413      	add	r3, r2
 80031e4:	3384      	adds	r3, #132	@ 0x84
 80031e6:	461a      	mov	r2, r3
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	461a      	mov	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	01db      	lsls	r3, r3, #7
 80031f8:	4413      	add	r3, r2
 80031fa:	3384      	adds	r3, #132	@ 0x84
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	6812      	ldr	r2, [r2, #0]
 8003202:	4611      	mov	r1, r2
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	01d2      	lsls	r2, r2, #7
 8003208:	440a      	add	r2, r1
 800320a:	3284      	adds	r2, #132	@ 0x84
 800320c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003210:	f023 0307 	bic.w	r3, r3, #7
 8003214:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	69da      	ldr	r2, [r3, #28]
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	68f9      	ldr	r1, [r7, #12]
 8003220:	6809      	ldr	r1, [r1, #0]
 8003222:	4608      	mov	r0, r1
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	01c9      	lsls	r1, r1, #7
 8003228:	4401      	add	r1, r0
 800322a:	3184      	adds	r1, #132	@ 0x84
 800322c:	4313      	orrs	r3, r2
 800322e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	461a      	mov	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	01db      	lsls	r3, r3, #7
 800323a:	4413      	add	r3, r2
 800323c:	3384      	adds	r3, #132	@ 0x84
 800323e:	461a      	mov	r2, r3
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003244:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d102      	bne.n	8003254 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 800324e:	2304      	movs	r3, #4
 8003250:	61fb      	str	r3, [r7, #28]
 8003252:	e01b      	b.n	800328c <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d102      	bne.n	8003262 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 800325c:	2303      	movs	r3, #3
 800325e:	61fb      	str	r3, [r7, #28]
 8003260:	e014      	b.n	800328c <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	2b04      	cmp	r3, #4
 8003268:	d00b      	beq.n	8003282 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800326e:	2b02      	cmp	r3, #2
 8003270:	d007      	beq.n	8003282 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003276:	2b03      	cmp	r3, #3
 8003278:	d003      	beq.n	8003282 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800327e:	2b07      	cmp	r3, #7
 8003280:	d102      	bne.n	8003288 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8003282:	2302      	movs	r3, #2
 8003284:	61fb      	str	r3, [r7, #28]
 8003286:	e001      	b.n	800328c <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8003288:	2301      	movs	r3, #1
 800328a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	461a      	mov	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	01db      	lsls	r3, r3, #7
 8003296:	4413      	add	r3, r2
 8003298:	3384      	adds	r3, #132	@ 0x84
 800329a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	6812      	ldr	r2, [r2, #0]
 80032a0:	4611      	mov	r1, r2
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	01d2      	lsls	r2, r2, #7
 80032a6:	440a      	add	r2, r1
 80032a8:	3284      	adds	r2, #132	@ 0x84
 80032aa:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80032ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b4:	69fa      	ldr	r2, [r7, #28]
 80032b6:	fb02 f303 	mul.w	r3, r2, r3
 80032ba:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	6859      	ldr	r1, [r3, #4]
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	1acb      	subs	r3, r1, r3
 80032c6:	69f9      	ldr	r1, [r7, #28]
 80032c8:	fb01 f303 	mul.w	r3, r1, r3
 80032cc:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80032ce:	68f9      	ldr	r1, [r7, #12]
 80032d0:	6809      	ldr	r1, [r1, #0]
 80032d2:	4608      	mov	r0, r1
 80032d4:	6879      	ldr	r1, [r7, #4]
 80032d6:	01c9      	lsls	r1, r1, #7
 80032d8:	4401      	add	r1, r0
 80032da:	3184      	adds	r1, #132	@ 0x84
 80032dc:	4313      	orrs	r3, r2
 80032de:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	01db      	lsls	r3, r3, #7
 80032ea:	4413      	add	r3, r2
 80032ec:	3384      	adds	r3, #132	@ 0x84
 80032ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	4611      	mov	r1, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	01d2      	lsls	r2, r2, #7
 80032fa:	440a      	add	r2, r1
 80032fc:	3284      	adds	r2, #132	@ 0x84
 80032fe:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003302:	f023 0307 	bic.w	r3, r3, #7
 8003306:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	01db      	lsls	r3, r3, #7
 8003312:	4413      	add	r3, r2
 8003314:	3384      	adds	r3, #132	@ 0x84
 8003316:	461a      	mov	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	461a      	mov	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	01db      	lsls	r3, r3, #7
 8003328:	4413      	add	r3, r2
 800332a:	3384      	adds	r3, #132	@ 0x84
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	6812      	ldr	r2, [r2, #0]
 8003332:	4611      	mov	r1, r2
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	01d2      	lsls	r2, r2, #7
 8003338:	440a      	add	r2, r1
 800333a:	3284      	adds	r2, #132	@ 0x84
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6013      	str	r3, [r2, #0]
}
 8003342:	bf00      	nop
 8003344:	3724      	adds	r7, #36	@ 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr

0800334e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800334e:	b580      	push	{r7, lr}
 8003350:	b086      	sub	sp, #24
 8003352:	af02      	add	r7, sp, #8
 8003354:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e101      	b.n	8003564 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f005 ffe4 	bl	8009348 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2203      	movs	r2, #3
 8003384:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800338e:	d102      	bne.n	8003396 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f003 f879 	bl	8006492 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	7c1a      	ldrb	r2, [r3, #16]
 80033a8:	f88d 2000 	strb.w	r2, [sp]
 80033ac:	3304      	adds	r3, #4
 80033ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033b0:	f002 ff58 	bl	8006264 <USB_CoreInit>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d005      	beq.n	80033c6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2202      	movs	r2, #2
 80033be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e0ce      	b.n	8003564 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2100      	movs	r1, #0
 80033cc:	4618      	mov	r0, r3
 80033ce:	f003 f871 	bl	80064b4 <USB_SetCurrentMode>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d005      	beq.n	80033e4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2202      	movs	r2, #2
 80033dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e0bf      	b.n	8003564 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]
 80033e8:	e04a      	b.n	8003480 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80033ea:	7bfa      	ldrb	r2, [r7, #15]
 80033ec:	6879      	ldr	r1, [r7, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	4413      	add	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	440b      	add	r3, r1
 80033f8:	3315      	adds	r3, #21
 80033fa:	2201      	movs	r2, #1
 80033fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80033fe:	7bfa      	ldrb	r2, [r7, #15]
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	4413      	add	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	440b      	add	r3, r1
 800340c:	3314      	adds	r3, #20
 800340e:	7bfa      	ldrb	r2, [r7, #15]
 8003410:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003412:	7bfa      	ldrb	r2, [r7, #15]
 8003414:	7bfb      	ldrb	r3, [r7, #15]
 8003416:	b298      	uxth	r0, r3
 8003418:	6879      	ldr	r1, [r7, #4]
 800341a:	4613      	mov	r3, r2
 800341c:	00db      	lsls	r3, r3, #3
 800341e:	4413      	add	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	440b      	add	r3, r1
 8003424:	332e      	adds	r3, #46	@ 0x2e
 8003426:	4602      	mov	r2, r0
 8003428:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800342a:	7bfa      	ldrb	r2, [r7, #15]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	00db      	lsls	r3, r3, #3
 8003432:	4413      	add	r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	3318      	adds	r3, #24
 800343a:	2200      	movs	r2, #0
 800343c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800343e:	7bfa      	ldrb	r2, [r7, #15]
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	00db      	lsls	r3, r3, #3
 8003446:	4413      	add	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	440b      	add	r3, r1
 800344c:	331c      	adds	r3, #28
 800344e:	2200      	movs	r2, #0
 8003450:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003452:	7bfa      	ldrb	r2, [r7, #15]
 8003454:	6879      	ldr	r1, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	00db      	lsls	r3, r3, #3
 800345a:	4413      	add	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	440b      	add	r3, r1
 8003460:	3320      	adds	r3, #32
 8003462:	2200      	movs	r2, #0
 8003464:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003466:	7bfa      	ldrb	r2, [r7, #15]
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	00db      	lsls	r3, r3, #3
 800346e:	4413      	add	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	3324      	adds	r3, #36	@ 0x24
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	3301      	adds	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	791b      	ldrb	r3, [r3, #4]
 8003484:	7bfa      	ldrb	r2, [r7, #15]
 8003486:	429a      	cmp	r2, r3
 8003488:	d3af      	bcc.n	80033ea <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800348a:	2300      	movs	r3, #0
 800348c:	73fb      	strb	r3, [r7, #15]
 800348e:	e044      	b.n	800351a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003490:	7bfa      	ldrb	r2, [r7, #15]
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	4413      	add	r3, r2
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80034a2:	2200      	movs	r2, #0
 80034a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034a6:	7bfa      	ldrb	r2, [r7, #15]
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	4413      	add	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80034b8:	7bfa      	ldrb	r2, [r7, #15]
 80034ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034bc:	7bfa      	ldrb	r2, [r7, #15]
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	4613      	mov	r3, r2
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4413      	add	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	440b      	add	r3, r1
 80034ca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80034ce:	2200      	movs	r2, #0
 80034d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034d2:	7bfa      	ldrb	r2, [r7, #15]
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	4613      	mov	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	4413      	add	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	440b      	add	r3, r1
 80034e0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80034e8:	7bfa      	ldrb	r2, [r7, #15]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80034fe:	7bfa      	ldrb	r2, [r7, #15]
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003514:	7bfb      	ldrb	r3, [r7, #15]
 8003516:	3301      	adds	r3, #1
 8003518:	73fb      	strb	r3, [r7, #15]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	791b      	ldrb	r3, [r3, #4]
 800351e:	7bfa      	ldrb	r2, [r7, #15]
 8003520:	429a      	cmp	r2, r3
 8003522:	d3b5      	bcc.n	8003490 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	7c1a      	ldrb	r2, [r3, #16]
 800352c:	f88d 2000 	strb.w	r2, [sp]
 8003530:	3304      	adds	r3, #4
 8003532:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003534:	f003 f80a 	bl	800654c <USB_DevInit>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d005      	beq.n	800354a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2202      	movs	r2, #2
 8003542:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e00c      	b.n	8003564 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f004 f854 	bl	800760a <USB_DevDisconnect>

  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003580:	2b01      	cmp	r3, #1
 8003582:	d101      	bne.n	8003588 <HAL_PCD_Start+0x1c>
 8003584:	2302      	movs	r3, #2
 8003586:	e022      	b.n	80035ce <HAL_PCD_Start+0x62>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003598:	2b00      	cmp	r3, #0
 800359a:	d009      	beq.n	80035b0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d105      	bne.n	80035b0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f002 ff5b 	bl	8006470 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4618      	mov	r0, r3
 80035c0:	f004 f802 	bl	80075c8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80035d6:	b590      	push	{r4, r7, lr}
 80035d8:	b08d      	sub	sp, #52	@ 0x34
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4618      	mov	r0, r3
 80035ee:	f004 f8c0 	bl	8007772 <USB_GetMode>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f040 848c 	bne.w	8003f12 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 f824 	bl	800764c <USB_ReadInterrupts>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 8482 	beq.w	8003f10 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	0a1b      	lsrs	r3, r3, #8
 8003616:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4618      	mov	r0, r3
 8003626:	f004 f811 	bl	800764c <USB_ReadInterrupts>
 800362a:	4603      	mov	r3, r0
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b02      	cmp	r3, #2
 8003632:	d107      	bne.n	8003644 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	695a      	ldr	r2, [r3, #20]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f002 0202 	and.w	r2, r2, #2
 8003642:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4618      	mov	r0, r3
 800364a:	f003 ffff 	bl	800764c <USB_ReadInterrupts>
 800364e:	4603      	mov	r3, r0
 8003650:	f003 0310 	and.w	r3, r3, #16
 8003654:	2b10      	cmp	r3, #16
 8003656:	d161      	bne.n	800371c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f022 0210 	bic.w	r2, r2, #16
 8003666:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	f003 020f 	and.w	r2, r3, #15
 8003674:	4613      	mov	r3, r2
 8003676:	00db      	lsls	r3, r3, #3
 8003678:	4413      	add	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	4413      	add	r3, r2
 8003684:	3304      	adds	r3, #4
 8003686:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800368e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003692:	d124      	bne.n	80036de <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800369a:	4013      	ands	r3, r2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d035      	beq.n	800370c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	091b      	lsrs	r3, r3, #4
 80036a8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	461a      	mov	r2, r3
 80036b2:	6a38      	ldr	r0, [r7, #32]
 80036b4:	f003 fe36 	bl	8007324 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	68da      	ldr	r2, [r3, #12]
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	091b      	lsrs	r3, r3, #4
 80036c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036c4:	441a      	add	r2, r3
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	695a      	ldr	r2, [r3, #20]
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	091b      	lsrs	r3, r3, #4
 80036d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036d6:	441a      	add	r2, r3
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	615a      	str	r2, [r3, #20]
 80036dc:	e016      	b.n	800370c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80036e4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80036e8:	d110      	bne.n	800370c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80036f0:	2208      	movs	r2, #8
 80036f2:	4619      	mov	r1, r3
 80036f4:	6a38      	ldr	r0, [r7, #32]
 80036f6:	f003 fe15 	bl	8007324 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	695a      	ldr	r2, [r3, #20]
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	091b      	lsrs	r3, r3, #4
 8003702:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003706:	441a      	add	r2, r3
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	699a      	ldr	r2, [r3, #24]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f042 0210 	orr.w	r2, r2, #16
 800371a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f003 ff93 	bl	800764c <USB_ReadInterrupts>
 8003726:	4603      	mov	r3, r0
 8003728:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800372c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003730:	f040 80a7 	bne.w	8003882 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f003 ff98 	bl	8007672 <USB_ReadDevAllOutEpInterrupt>
 8003742:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003744:	e099      	b.n	800387a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 808e 	beq.w	800386e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	4611      	mov	r1, r2
 800375c:	4618      	mov	r0, r3
 800375e:	f003 ffbc 	bl	80076da <USB_ReadDevOutEPInterrupt>
 8003762:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00c      	beq.n	8003788 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800376e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003770:	015a      	lsls	r2, r3, #5
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	4413      	add	r3, r2
 8003776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800377a:	461a      	mov	r2, r3
 800377c:	2301      	movs	r3, #1
 800377e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003780:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 fea4 	bl	80044d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	f003 0308 	and.w	r3, r3, #8
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00c      	beq.n	80037ac <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	015a      	lsls	r2, r3, #5
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	4413      	add	r3, r2
 800379a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800379e:	461a      	mov	r2, r3
 80037a0:	2308      	movs	r3, #8
 80037a2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80037a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 ff7a 	bl	80046a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	f003 0310 	and.w	r3, r3, #16
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d008      	beq.n	80037c8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	015a      	lsls	r2, r3, #5
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	4413      	add	r3, r2
 80037be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037c2:	461a      	mov	r2, r3
 80037c4:	2310      	movs	r3, #16
 80037c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d030      	beq.n	8003834 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037da:	2b80      	cmp	r3, #128	@ 0x80
 80037dc:	d109      	bne.n	80037f2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	69fa      	ldr	r2, [r7, #28]
 80037e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037f0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80037f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f4:	4613      	mov	r3, r2
 80037f6:	00db      	lsls	r3, r3, #3
 80037f8:	4413      	add	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	4413      	add	r3, r2
 8003804:	3304      	adds	r3, #4
 8003806:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	78db      	ldrb	r3, [r3, #3]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d108      	bne.n	8003822 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2200      	movs	r2, #0
 8003814:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003818:	b2db      	uxtb	r3, r3
 800381a:	4619      	mov	r1, r3
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f005 fea3 	bl	8009568 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003824:	015a      	lsls	r2, r3, #5
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	4413      	add	r3, r2
 800382a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800382e:	461a      	mov	r2, r3
 8003830:	2302      	movs	r3, #2
 8003832:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	f003 0320 	and.w	r3, r3, #32
 800383a:	2b00      	cmp	r3, #0
 800383c:	d008      	beq.n	8003850 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	015a      	lsls	r2, r3, #5
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	4413      	add	r3, r2
 8003846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800384a:	461a      	mov	r2, r3
 800384c:	2320      	movs	r3, #32
 800384e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d009      	beq.n	800386e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800385a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	4413      	add	r3, r2
 8003862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003866:	461a      	mov	r2, r3
 8003868:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800386c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800386e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003870:	3301      	adds	r3, #1
 8003872:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003876:	085b      	lsrs	r3, r3, #1
 8003878:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800387a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800387c:	2b00      	cmp	r3, #0
 800387e:	f47f af62 	bne.w	8003746 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f003 fee0 	bl	800764c <USB_ReadInterrupts>
 800388c:	4603      	mov	r3, r0
 800388e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003892:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003896:	f040 80db 	bne.w	8003a50 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f003 ff01 	bl	80076a6 <USB_ReadDevAllInEpInterrupt>
 80038a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80038aa:	e0cd      	b.n	8003a48 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80038ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 80c2 	beq.w	8003a3c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038be:	b2d2      	uxtb	r2, r2
 80038c0:	4611      	mov	r1, r2
 80038c2:	4618      	mov	r0, r3
 80038c4:	f003 ff27 	bl	8007716 <USB_ReadDevInEPInterrupt>
 80038c8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d057      	beq.n	8003984 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80038d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	2201      	movs	r2, #1
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	43db      	mvns	r3, r3
 80038ee:	69f9      	ldr	r1, [r7, #28]
 80038f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80038f4:	4013      	ands	r3, r2
 80038f6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80038f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fa:	015a      	lsls	r2, r3, #5
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	4413      	add	r3, r2
 8003900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003904:	461a      	mov	r2, r3
 8003906:	2301      	movs	r3, #1
 8003908:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	799b      	ldrb	r3, [r3, #6]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d132      	bne.n	8003978 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003912:	6879      	ldr	r1, [r7, #4]
 8003914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003916:	4613      	mov	r3, r2
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	4413      	add	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	3320      	adds	r3, #32
 8003922:	6819      	ldr	r1, [r3, #0]
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003928:	4613      	mov	r3, r2
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	4413      	add	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	4403      	add	r3, r0
 8003932:	331c      	adds	r3, #28
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4419      	add	r1, r3
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393c:	4613      	mov	r3, r2
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	4413      	add	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	4403      	add	r3, r0
 8003946:	3320      	adds	r3, #32
 8003948:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800394a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800394c:	2b00      	cmp	r3, #0
 800394e:	d113      	bne.n	8003978 <HAL_PCD_IRQHandler+0x3a2>
 8003950:	6879      	ldr	r1, [r7, #4]
 8003952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003954:	4613      	mov	r3, r2
 8003956:	00db      	lsls	r3, r3, #3
 8003958:	4413      	add	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	440b      	add	r3, r1
 800395e:	3324      	adds	r3, #36	@ 0x24
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d108      	bne.n	8003978 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6818      	ldr	r0, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003970:	461a      	mov	r2, r3
 8003972:	2101      	movs	r1, #1
 8003974:	f003 ff2e 	bl	80077d4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397a:	b2db      	uxtb	r3, r3
 800397c:	4619      	mov	r1, r3
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f005 fd6d 	bl	800945e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	f003 0308 	and.w	r3, r3, #8
 800398a:	2b00      	cmp	r3, #0
 800398c:	d008      	beq.n	80039a0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	015a      	lsls	r2, r3, #5
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	4413      	add	r3, r2
 8003996:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800399a:	461a      	mov	r2, r3
 800399c:	2308      	movs	r3, #8
 800399e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	f003 0310 	and.w	r3, r3, #16
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d008      	beq.n	80039bc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80039aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ac:	015a      	lsls	r2, r3, #5
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	4413      	add	r3, r2
 80039b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039b6:	461a      	mov	r2, r3
 80039b8:	2310      	movs	r3, #16
 80039ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d008      	beq.n	80039d8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	015a      	lsls	r2, r3, #5
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	4413      	add	r3, r2
 80039ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039d2:	461a      	mov	r2, r3
 80039d4:	2340      	movs	r3, #64	@ 0x40
 80039d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d023      	beq.n	8003a2a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80039e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80039e4:	6a38      	ldr	r0, [r7, #32]
 80039e6:	f002 ff15 	bl	8006814 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80039ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ec:	4613      	mov	r3, r2
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	4413      	add	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	3310      	adds	r3, #16
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	4413      	add	r3, r2
 80039fa:	3304      	adds	r3, #4
 80039fc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	78db      	ldrb	r3, [r3, #3]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d108      	bne.n	8003a18 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	4619      	mov	r1, r3
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f005 fdba 	bl	800958c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1a:	015a      	lsls	r2, r3, #5
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	4413      	add	r3, r2
 8003a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a24:	461a      	mov	r2, r3
 8003a26:	2302      	movs	r3, #2
 8003a28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003a34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 fcbd 	bl	80043b6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	3301      	adds	r3, #1
 8003a40:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a44:	085b      	lsrs	r3, r3, #1
 8003a46:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f47f af2e 	bne.w	80038ac <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f003 fdf9 	bl	800764c <USB_ReadInterrupts>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003a60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003a64:	d122      	bne.n	8003aac <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	69fa      	ldr	r2, [r7, #28]
 8003a70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a74:	f023 0301 	bic.w	r3, r3, #1
 8003a78:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d108      	bne.n	8003a96 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fea4 	bl	80047dc <HAL_PCDEx_LPM_Callback>
 8003a94:	e002      	b.n	8003a9c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f005 fd58 	bl	800954c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	695a      	ldr	r2, [r3, #20]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003aaa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f003 fdcb 	bl	800764c <USB_ReadInterrupts>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003abc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ac0:	d112      	bne.n	8003ae8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d102      	bne.n	8003ad8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f005 fd14 	bl	8009500 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	695a      	ldr	r2, [r3, #20]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003ae6:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4618      	mov	r0, r3
 8003aee:	f003 fdad 	bl	800764c <USB_ReadInterrupts>
 8003af2:	4603      	mov	r3, r0
 8003af4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003af8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003afc:	f040 80b7 	bne.w	8003c6e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	69fa      	ldr	r2, [r7, #28]
 8003b0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b0e:	f023 0301 	bic.w	r3, r3, #1
 8003b12:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2110      	movs	r1, #16
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f002 fe7a 	bl	8006814 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b20:	2300      	movs	r3, #0
 8003b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b24:	e046      	b.n	8003bb4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b28:	015a      	lsls	r2, r3, #5
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b32:	461a      	mov	r2, r3
 8003b34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003b38:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b3c:	015a      	lsls	r2, r3, #5
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	4413      	add	r3, r2
 8003b42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b4a:	0151      	lsls	r1, r2, #5
 8003b4c:	69fa      	ldr	r2, [r7, #28]
 8003b4e:	440a      	add	r2, r1
 8003b50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003b54:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b58:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b5c:	015a      	lsls	r2, r3, #5
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	4413      	add	r3, r2
 8003b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b66:	461a      	mov	r2, r3
 8003b68:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003b6c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b70:	015a      	lsls	r2, r3, #5
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	4413      	add	r3, r2
 8003b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b7e:	0151      	lsls	r1, r2, #5
 8003b80:	69fa      	ldr	r2, [r7, #28]
 8003b82:	440a      	add	r2, r1
 8003b84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003b88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b8c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b9e:	0151      	lsls	r1, r2, #5
 8003ba0:	69fa      	ldr	r2, [r7, #28]
 8003ba2:	440a      	add	r2, r1
 8003ba4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003ba8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003bac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	791b      	ldrb	r3, [r3, #4]
 8003bb8:	461a      	mov	r2, r3
 8003bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d3b2      	bcc.n	8003b26 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	69fa      	ldr	r2, [r7, #28]
 8003bca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003bd2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	7bdb      	ldrb	r3, [r3, #15]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d016      	beq.n	8003c0a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003be6:	69fa      	ldr	r2, [r7, #28]
 8003be8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bec:	f043 030b 	orr.w	r3, r3, #11
 8003bf0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfc:	69fa      	ldr	r2, [r7, #28]
 8003bfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c02:	f043 030b 	orr.w	r3, r3, #11
 8003c06:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c08:	e015      	b.n	8003c36 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	69fa      	ldr	r2, [r7, #28]
 8003c14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c18:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003c1c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003c20:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	69fa      	ldr	r2, [r7, #28]
 8003c2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c30:	f043 030b 	orr.w	r3, r3, #11
 8003c34:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	69fa      	ldr	r2, [r7, #28]
 8003c40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c44:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003c48:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c58:	461a      	mov	r2, r3
 8003c5a:	f003 fdbb 	bl	80077d4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	695a      	ldr	r2, [r3, #20]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003c6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f003 fcea 	bl	800764c <USB_ReadInterrupts>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c82:	d123      	bne.n	8003ccc <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f003 fd80 	bl	800778e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f002 fe37 	bl	8006906 <USB_GetDevSpeed>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681c      	ldr	r4, [r3, #0]
 8003ca4:	f001 fa0a 	bl	80050bc <HAL_RCC_GetHCLKFreq>
 8003ca8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003cae:	461a      	mov	r2, r3
 8003cb0:	4620      	mov	r0, r4
 8003cb2:	f002 fb3b 	bl	800632c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f005 fbf9 	bl	80094ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695a      	ldr	r2, [r3, #20]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003cca:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f003 fcbb 	bl	800764c <USB_ReadInterrupts>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b08      	cmp	r3, #8
 8003cde:	d10a      	bne.n	8003cf6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f005 fbd6 	bl	8009492 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	695a      	ldr	r2, [r3, #20]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f002 0208 	and.w	r2, r2, #8
 8003cf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f003 fca6 	bl	800764c <USB_ReadInterrupts>
 8003d00:	4603      	mov	r3, r0
 8003d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d06:	2b80      	cmp	r3, #128	@ 0x80
 8003d08:	d123      	bne.n	8003d52 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d0a:	6a3b      	ldr	r3, [r7, #32]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d16:	2301      	movs	r3, #1
 8003d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d1a:	e014      	b.n	8003d46 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d20:	4613      	mov	r3, r2
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d105      	bne.n	8003d40 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	4619      	mov	r1, r3
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fb0a 	bl	8004354 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d42:	3301      	adds	r3, #1
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	791b      	ldrb	r3, [r3, #4]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d3e4      	bcc.n	8003d1c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f003 fc78 	bl	800764c <USB_ReadInterrupts>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d66:	d13c      	bne.n	8003de2 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d68:	2301      	movs	r3, #1
 8003d6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d6c:	e02b      	b.n	8003dc6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d70:	015a      	lsls	r2, r3, #5
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	4413      	add	r3, r2
 8003d76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d82:	4613      	mov	r3, r2
 8003d84:	00db      	lsls	r3, r3, #3
 8003d86:	4413      	add	r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	440b      	add	r3, r1
 8003d8c:	3318      	adds	r3, #24
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d115      	bne.n	8003dc0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003d94:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	da12      	bge.n	8003dc0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d9e:	4613      	mov	r3, r2
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	4413      	add	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	440b      	add	r3, r1
 8003da8:	3317      	adds	r3, #23
 8003daa:	2201      	movs	r2, #1
 8003dac:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	4619      	mov	r1, r3
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 faca 	bl	8004354 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	791b      	ldrb	r3, [r3, #4]
 8003dca:	461a      	mov	r2, r3
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d3cd      	bcc.n	8003d6e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	695a      	ldr	r2, [r3, #20]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003de0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f003 fc30 	bl	800764c <USB_ReadInterrupts>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003df2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003df6:	d156      	bne.n	8003ea6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003df8:	2301      	movs	r3, #1
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dfc:	e045      	b.n	8003e8a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e0e:	6879      	ldr	r1, [r7, #4]
 8003e10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e12:	4613      	mov	r3, r2
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	4413      	add	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d12e      	bne.n	8003e84 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e26:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	da2b      	bge.n	8003e84 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	0c1a      	lsrs	r2, r3, #16
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003e36:	4053      	eors	r3, r2
 8003e38:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d121      	bne.n	8003e84 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e44:	4613      	mov	r3, r2
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	4413      	add	r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003e52:	2201      	movs	r2, #1
 8003e54:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003e5e:	6a3b      	ldr	r3, [r7, #32]
 8003e60:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003e62:	6a3b      	ldr	r3, [r7, #32]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d10a      	bne.n	8003e84 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	69fa      	ldr	r2, [r7, #28]
 8003e78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e80:	6053      	str	r3, [r2, #4]
            break;
 8003e82:	e008      	b.n	8003e96 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e86:	3301      	adds	r3, #1
 8003e88:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	791b      	ldrb	r3, [r3, #4]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d3b3      	bcc.n	8003dfe <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695a      	ldr	r2, [r3, #20]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003ea4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f003 fbce 	bl	800764c <USB_ReadInterrupts>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003eba:	d10a      	bne.n	8003ed2 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f005 fb77 	bl	80095b0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	695a      	ldr	r2, [r3, #20]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003ed0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f003 fbb8 	bl	800764c <USB_ReadInterrupts>
 8003edc:	4603      	mov	r3, r0
 8003ede:	f003 0304 	and.w	r3, r3, #4
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d115      	bne.n	8003f12 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f005 fb67 	bl	80095cc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6859      	ldr	r1, [r3, #4]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	605a      	str	r2, [r3, #4]
 8003f0e:	e000      	b.n	8003f12 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003f10:	bf00      	nop
    }
  }
}
 8003f12:	3734      	adds	r7, #52	@ 0x34
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd90      	pop	{r4, r7, pc}

08003f18 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d101      	bne.n	8003f32 <HAL_PCD_SetAddress+0x1a>
 8003f2e:	2302      	movs	r3, #2
 8003f30:	e012      	b.n	8003f58 <HAL_PCD_SetAddress+0x40>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	78fa      	ldrb	r2, [r7, #3]
 8003f3e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	78fa      	ldrb	r2, [r7, #3]
 8003f46:	4611      	mov	r1, r2
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f003 fb17 	bl	800757c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	4608      	mov	r0, r1
 8003f6a:	4611      	mov	r1, r2
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4603      	mov	r3, r0
 8003f70:	70fb      	strb	r3, [r7, #3]
 8003f72:	460b      	mov	r3, r1
 8003f74:	803b      	strh	r3, [r7, #0]
 8003f76:	4613      	mov	r3, r2
 8003f78:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	da0f      	bge.n	8003fa6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f86:	78fb      	ldrb	r3, [r7, #3]
 8003f88:	f003 020f 	and.w	r2, r3, #15
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	4413      	add	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	3310      	adds	r3, #16
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	4413      	add	r3, r2
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	705a      	strb	r2, [r3, #1]
 8003fa4:	e00f      	b.n	8003fc6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fa6:	78fb      	ldrb	r3, [r7, #3]
 8003fa8:	f003 020f 	and.w	r2, r3, #15
 8003fac:	4613      	mov	r3, r2
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	4413      	add	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	4413      	add	r3, r2
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003fc6:	78fb      	ldrb	r3, [r7, #3]
 8003fc8:	f003 030f 	and.w	r3, r3, #15
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003fd2:	883b      	ldrh	r3, [r7, #0]
 8003fd4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	78ba      	ldrb	r2, [r7, #2]
 8003fe0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	785b      	ldrb	r3, [r3, #1]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d004      	beq.n	8003ff4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003ff4:	78bb      	ldrb	r3, [r7, #2]
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d102      	bne.n	8004000 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004006:	2b01      	cmp	r3, #1
 8004008:	d101      	bne.n	800400e <HAL_PCD_EP_Open+0xae>
 800400a:	2302      	movs	r3, #2
 800400c:	e00e      	b.n	800402c <HAL_PCD_EP_Open+0xcc>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68f9      	ldr	r1, [r7, #12]
 800401c:	4618      	mov	r0, r3
 800401e:	f002 fc97 	bl	8006950 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800402a:	7afb      	ldrb	r3, [r7, #11]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	460b      	mov	r3, r1
 800403e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004040:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004044:	2b00      	cmp	r3, #0
 8004046:	da0f      	bge.n	8004068 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004048:	78fb      	ldrb	r3, [r7, #3]
 800404a:	f003 020f 	and.w	r2, r3, #15
 800404e:	4613      	mov	r3, r2
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	4413      	add	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	3310      	adds	r3, #16
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	4413      	add	r3, r2
 800405c:	3304      	adds	r3, #4
 800405e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2201      	movs	r2, #1
 8004064:	705a      	strb	r2, [r3, #1]
 8004066:	e00f      	b.n	8004088 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	f003 020f 	and.w	r2, r3, #15
 800406e:	4613      	mov	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	4413      	add	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	4413      	add	r3, r2
 800407e:	3304      	adds	r3, #4
 8004080:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004088:	78fb      	ldrb	r3, [r7, #3]
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	b2da      	uxtb	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800409a:	2b01      	cmp	r3, #1
 800409c:	d101      	bne.n	80040a2 <HAL_PCD_EP_Close+0x6e>
 800409e:	2302      	movs	r3, #2
 80040a0:	e00e      	b.n	80040c0 <HAL_PCD_EP_Close+0x8c>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68f9      	ldr	r1, [r7, #12]
 80040b0:	4618      	mov	r0, r3
 80040b2:	f002 fcd5 	bl	8006a60 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	607a      	str	r2, [r7, #4]
 80040d2:	603b      	str	r3, [r7, #0]
 80040d4:	460b      	mov	r3, r1
 80040d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040d8:	7afb      	ldrb	r3, [r7, #11]
 80040da:	f003 020f 	and.w	r2, r3, #15
 80040de:	4613      	mov	r3, r2
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	4413      	add	r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	4413      	add	r3, r2
 80040ee:	3304      	adds	r3, #4
 80040f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2200      	movs	r2, #0
 8004102:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	2200      	movs	r2, #0
 8004108:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800410a:	7afb      	ldrb	r3, [r7, #11]
 800410c:	f003 030f 	and.w	r3, r3, #15
 8004110:	b2da      	uxtb	r2, r3
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	799b      	ldrb	r3, [r3, #6]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d102      	bne.n	8004124 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6818      	ldr	r0, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	799b      	ldrb	r3, [r3, #6]
 800412c:	461a      	mov	r2, r3
 800412e:	6979      	ldr	r1, [r7, #20]
 8004130:	f002 fd72 	bl	8006c18 <USB_EPStartXfer>

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
 8004146:	460b      	mov	r3, r1
 8004148:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800414a:	78fb      	ldrb	r3, [r7, #3]
 800414c:	f003 020f 	and.w	r2, r3, #15
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	4413      	add	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	440b      	add	r3, r1
 800415c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004160:	681b      	ldr	r3, [r3, #0]
}
 8004162:	4618      	mov	r0, r3
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr

0800416e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b086      	sub	sp, #24
 8004172:	af00      	add	r7, sp, #0
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	607a      	str	r2, [r7, #4]
 8004178:	603b      	str	r3, [r7, #0]
 800417a:	460b      	mov	r3, r1
 800417c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800417e:	7afb      	ldrb	r3, [r7, #11]
 8004180:	f003 020f 	and.w	r2, r3, #15
 8004184:	4613      	mov	r3, r2
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	4413      	add	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	3310      	adds	r3, #16
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	4413      	add	r3, r2
 8004192:	3304      	adds	r3, #4
 8004194:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	2200      	movs	r2, #0
 80041a6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2201      	movs	r2, #1
 80041ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041ae:	7afb      	ldrb	r3, [r7, #11]
 80041b0:	f003 030f 	and.w	r3, r3, #15
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	799b      	ldrb	r3, [r3, #6]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d102      	bne.n	80041c8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6818      	ldr	r0, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	799b      	ldrb	r3, [r3, #6]
 80041d0:	461a      	mov	r2, r3
 80041d2:	6979      	ldr	r1, [r7, #20]
 80041d4:	f002 fd20 	bl	8006c18 <USB_EPStartXfer>

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3718      	adds	r7, #24
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b084      	sub	sp, #16
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
 80041ea:	460b      	mov	r3, r1
 80041ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80041ee:	78fb      	ldrb	r3, [r7, #3]
 80041f0:	f003 030f 	and.w	r3, r3, #15
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	7912      	ldrb	r2, [r2, #4]
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d901      	bls.n	8004200 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e04f      	b.n	80042a0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004200:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004204:	2b00      	cmp	r3, #0
 8004206:	da0f      	bge.n	8004228 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004208:	78fb      	ldrb	r3, [r7, #3]
 800420a:	f003 020f 	and.w	r2, r3, #15
 800420e:	4613      	mov	r3, r2
 8004210:	00db      	lsls	r3, r3, #3
 8004212:	4413      	add	r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	3310      	adds	r3, #16
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	4413      	add	r3, r2
 800421c:	3304      	adds	r3, #4
 800421e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2201      	movs	r2, #1
 8004224:	705a      	strb	r2, [r3, #1]
 8004226:	e00d      	b.n	8004244 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004228:	78fa      	ldrb	r2, [r7, #3]
 800422a:	4613      	mov	r3, r2
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	4413      	add	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	4413      	add	r3, r2
 800423a:	3304      	adds	r3, #4
 800423c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2201      	movs	r2, #1
 8004248:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800424a:	78fb      	ldrb	r3, [r7, #3]
 800424c:	f003 030f 	and.w	r3, r3, #15
 8004250:	b2da      	uxtb	r2, r3
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800425c:	2b01      	cmp	r3, #1
 800425e:	d101      	bne.n	8004264 <HAL_PCD_EP_SetStall+0x82>
 8004260:	2302      	movs	r3, #2
 8004262:	e01d      	b.n	80042a0 <HAL_PCD_EP_SetStall+0xbe>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68f9      	ldr	r1, [r7, #12]
 8004272:	4618      	mov	r0, r3
 8004274:	f003 f8ae 	bl	80073d4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004278:	78fb      	ldrb	r3, [r7, #3]
 800427a:	f003 030f 	and.w	r3, r3, #15
 800427e:	2b00      	cmp	r3, #0
 8004280:	d109      	bne.n	8004296 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6818      	ldr	r0, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	7999      	ldrb	r1, [r3, #6]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004290:	461a      	mov	r2, r3
 8004292:	f003 fa9f 	bl	80077d4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	460b      	mov	r3, r1
 80042b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80042b4:	78fb      	ldrb	r3, [r7, #3]
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	7912      	ldrb	r2, [r2, #4]
 80042be:	4293      	cmp	r3, r2
 80042c0:	d901      	bls.n	80042c6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e042      	b.n	800434c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	da0f      	bge.n	80042ee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042ce:	78fb      	ldrb	r3, [r7, #3]
 80042d0:	f003 020f 	and.w	r2, r3, #15
 80042d4:	4613      	mov	r3, r2
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	4413      	add	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	3310      	adds	r3, #16
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	4413      	add	r3, r2
 80042e2:	3304      	adds	r3, #4
 80042e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	705a      	strb	r2, [r3, #1]
 80042ec:	e00f      	b.n	800430e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042ee:	78fb      	ldrb	r3, [r7, #3]
 80042f0:	f003 020f 	and.w	r2, r3, #15
 80042f4:	4613      	mov	r3, r2
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	4413      	add	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	4413      	add	r3, r2
 8004304:	3304      	adds	r3, #4
 8004306:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004314:	78fb      	ldrb	r3, [r7, #3]
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	b2da      	uxtb	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004326:	2b01      	cmp	r3, #1
 8004328:	d101      	bne.n	800432e <HAL_PCD_EP_ClrStall+0x86>
 800432a:	2302      	movs	r3, #2
 800432c:	e00e      	b.n	800434c <HAL_PCD_EP_ClrStall+0xa4>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68f9      	ldr	r1, [r7, #12]
 800433c:	4618      	mov	r0, r3
 800433e:	f003 f8b7 	bl	80074b0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	460b      	mov	r3, r1
 800435e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004360:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004364:	2b00      	cmp	r3, #0
 8004366:	da0c      	bge.n	8004382 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004368:	78fb      	ldrb	r3, [r7, #3]
 800436a:	f003 020f 	and.w	r2, r3, #15
 800436e:	4613      	mov	r3, r2
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	3310      	adds	r3, #16
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	4413      	add	r3, r2
 800437c:	3304      	adds	r3, #4
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	e00c      	b.n	800439c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004382:	78fb      	ldrb	r3, [r7, #3]
 8004384:	f003 020f 	and.w	r2, r3, #15
 8004388:	4613      	mov	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	4413      	add	r3, r2
 8004398:	3304      	adds	r3, #4
 800439a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68f9      	ldr	r1, [r7, #12]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f002 fed6 	bl	8007154 <USB_EPStopXfer>
 80043a8:	4603      	mov	r3, r0
 80043aa:	72fb      	strb	r3, [r7, #11]

  return ret;
 80043ac:	7afb      	ldrb	r3, [r7, #11]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3710      	adds	r7, #16
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b08a      	sub	sp, #40	@ 0x28
 80043ba:	af02      	add	r7, sp, #8
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	4413      	add	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	3310      	adds	r3, #16
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	4413      	add	r3, r2
 80043da:	3304      	adds	r3, #4
 80043dc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d901      	bls.n	80043ee <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e06b      	b.n	80044c6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	691a      	ldr	r2, [r3, #16]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	69fa      	ldr	r2, [r7, #28]
 8004400:	429a      	cmp	r2, r3
 8004402:	d902      	bls.n	800440a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3303      	adds	r3, #3
 800440e:	089b      	lsrs	r3, r3, #2
 8004410:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004412:	e02a      	b.n	800446a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	691a      	ldr	r2, [r3, #16]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	695b      	ldr	r3, [r3, #20]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	69fa      	ldr	r2, [r7, #28]
 8004426:	429a      	cmp	r2, r3
 8004428:	d902      	bls.n	8004430 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	3303      	adds	r3, #3
 8004434:	089b      	lsrs	r3, r3, #2
 8004436:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	68d9      	ldr	r1, [r3, #12]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	b2da      	uxtb	r2, r3
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	4603      	mov	r3, r0
 800444c:	6978      	ldr	r0, [r7, #20]
 800444e:	f002 ff2b 	bl	80072a8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	68da      	ldr	r2, [r3, #12]
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	441a      	add	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	695a      	ldr	r2, [r3, #20]
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	441a      	add	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	015a      	lsls	r2, r3, #5
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	4413      	add	r3, r2
 8004472:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	429a      	cmp	r2, r3
 800447e:	d809      	bhi.n	8004494 <PCD_WriteEmptyTxFifo+0xde>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	695a      	ldr	r2, [r3, #20]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004488:	429a      	cmp	r2, r3
 800448a:	d203      	bcs.n	8004494 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1bf      	bne.n	8004414 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	429a      	cmp	r2, r3
 800449e:	d811      	bhi.n	80044c4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	f003 030f 	and.w	r3, r3, #15
 80044a6:	2201      	movs	r2, #1
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	43db      	mvns	r3, r3
 80044ba:	6939      	ldr	r1, [r7, #16]
 80044bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80044c0:	4013      	ands	r3, r2
 80044c2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3720      	adds	r7, #32
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
	...

080044d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b088      	sub	sp, #32
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	333c      	adds	r3, #60	@ 0x3c
 80044e8:	3304      	adds	r3, #4
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	015a      	lsls	r2, r3, #5
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	4413      	add	r3, r2
 80044f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	799b      	ldrb	r3, [r3, #6]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d17b      	bne.n	80045fe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f003 0308 	and.w	r3, r3, #8
 800450c:	2b00      	cmp	r3, #0
 800450e:	d015      	beq.n	800453c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	4a61      	ldr	r2, [pc, #388]	@ (8004698 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004514:	4293      	cmp	r3, r2
 8004516:	f240 80b9 	bls.w	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 80b3 	beq.w	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	015a      	lsls	r2, r3, #5
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	4413      	add	r3, r2
 800452e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004532:	461a      	mov	r2, r3
 8004534:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004538:	6093      	str	r3, [r2, #8]
 800453a:	e0a7      	b.n	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	f003 0320 	and.w	r3, r3, #32
 8004542:	2b00      	cmp	r3, #0
 8004544:	d009      	beq.n	800455a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	015a      	lsls	r2, r3, #5
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	4413      	add	r3, r2
 800454e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004552:	461a      	mov	r2, r3
 8004554:	2320      	movs	r3, #32
 8004556:	6093      	str	r3, [r2, #8]
 8004558:	e098      	b.n	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004560:	2b00      	cmp	r3, #0
 8004562:	f040 8093 	bne.w	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	4a4b      	ldr	r2, [pc, #300]	@ (8004698 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d90f      	bls.n	800458e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	015a      	lsls	r2, r3, #5
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	4413      	add	r3, r2
 8004580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004584:	461a      	mov	r2, r3
 8004586:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800458a:	6093      	str	r3, [r2, #8]
 800458c:	e07e      	b.n	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	4613      	mov	r3, r2
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	4413      	add	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	4413      	add	r3, r2
 80045a0:	3304      	adds	r3, #4
 80045a2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6a1a      	ldr	r2, [r3, #32]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	0159      	lsls	r1, r3, #5
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	440b      	add	r3, r1
 80045b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ba:	1ad2      	subs	r2, r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d114      	bne.n	80045f0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	691b      	ldr	r3, [r3, #16]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d109      	bne.n	80045e2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6818      	ldr	r0, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80045d8:	461a      	mov	r2, r3
 80045da:	2101      	movs	r1, #1
 80045dc:	f003 f8fa 	bl	80077d4 <USB_EP0_OutStart>
 80045e0:	e006      	b.n	80045f0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	441a      	add	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	4619      	mov	r1, r3
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f004 ff16 	bl	8009428 <HAL_PCD_DataOutStageCallback>
 80045fc:	e046      	b.n	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	4a26      	ldr	r2, [pc, #152]	@ (800469c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d124      	bne.n	8004650 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00a      	beq.n	8004626 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	015a      	lsls	r2, r3, #5
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	4413      	add	r3, r2
 8004618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800461c:	461a      	mov	r2, r3
 800461e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004622:	6093      	str	r3, [r2, #8]
 8004624:	e032      	b.n	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f003 0320 	and.w	r3, r3, #32
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	015a      	lsls	r2, r3, #5
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	4413      	add	r3, r2
 8004638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800463c:	461a      	mov	r2, r3
 800463e:	2320      	movs	r3, #32
 8004640:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	b2db      	uxtb	r3, r3
 8004646:	4619      	mov	r1, r3
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f004 feed 	bl	8009428 <HAL_PCD_DataOutStageCallback>
 800464e:	e01d      	b.n	800468c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d114      	bne.n	8004680 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	4613      	mov	r3, r2
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	4413      	add	r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	440b      	add	r3, r1
 8004664:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d108      	bne.n	8004680 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6818      	ldr	r0, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004678:	461a      	mov	r2, r3
 800467a:	2100      	movs	r1, #0
 800467c:	f003 f8aa 	bl	80077d4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	b2db      	uxtb	r3, r3
 8004684:	4619      	mov	r1, r3
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f004 fece 	bl	8009428 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3720      	adds	r7, #32
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	4f54300a 	.word	0x4f54300a
 800469c:	4f54310a 	.word	0x4f54310a

080046a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b086      	sub	sp, #24
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	333c      	adds	r3, #60	@ 0x3c
 80046b8:	3304      	adds	r3, #4
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	015a      	lsls	r2, r3, #5
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	4413      	add	r3, r2
 80046c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	4a15      	ldr	r2, [pc, #84]	@ (8004728 <PCD_EP_OutSetupPacket_int+0x88>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d90e      	bls.n	80046f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d009      	beq.n	80046f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ec:	461a      	mov	r2, r3
 80046ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f004 fe85 	bl	8009404 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	4a0a      	ldr	r2, [pc, #40]	@ (8004728 <PCD_EP_OutSetupPacket_int+0x88>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d90c      	bls.n	800471c <PCD_EP_OutSetupPacket_int+0x7c>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	799b      	ldrb	r3, [r3, #6]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d108      	bne.n	800471c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004714:	461a      	mov	r2, r3
 8004716:	2101      	movs	r1, #1
 8004718:	f003 f85c 	bl	80077d4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3718      	adds	r7, #24
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	4f54300a 	.word	0x4f54300a

0800472c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800472c:	b480      	push	{r7}
 800472e:	b085      	sub	sp, #20
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	460b      	mov	r3, r1
 8004736:	70fb      	strb	r3, [r7, #3]
 8004738:	4613      	mov	r3, r2
 800473a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004742:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004744:	78fb      	ldrb	r3, [r7, #3]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d107      	bne.n	800475a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800474a:	883b      	ldrh	r3, [r7, #0]
 800474c:	0419      	lsls	r1, r3, #16
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	430a      	orrs	r2, r1
 8004756:	629a      	str	r2, [r3, #40]	@ 0x28
 8004758:	e028      	b.n	80047ac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004760:	0c1b      	lsrs	r3, r3, #16
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	4413      	add	r3, r2
 8004766:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004768:	2300      	movs	r3, #0
 800476a:	73fb      	strb	r3, [r7, #15]
 800476c:	e00d      	b.n	800478a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	7bfb      	ldrb	r3, [r7, #15]
 8004774:	3340      	adds	r3, #64	@ 0x40
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4413      	add	r3, r2
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	0c1b      	lsrs	r3, r3, #16
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	4413      	add	r3, r2
 8004782:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004784:	7bfb      	ldrb	r3, [r7, #15]
 8004786:	3301      	adds	r3, #1
 8004788:	73fb      	strb	r3, [r7, #15]
 800478a:	7bfa      	ldrb	r2, [r7, #15]
 800478c:	78fb      	ldrb	r3, [r7, #3]
 800478e:	3b01      	subs	r3, #1
 8004790:	429a      	cmp	r2, r3
 8004792:	d3ec      	bcc.n	800476e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004794:	883b      	ldrh	r3, [r7, #0]
 8004796:	0418      	lsls	r0, r3, #16
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6819      	ldr	r1, [r3, #0]
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	3b01      	subs	r3, #1
 80047a0:	68ba      	ldr	r2, [r7, #8]
 80047a2:	4302      	orrs	r2, r0
 80047a4:	3340      	adds	r3, #64	@ 0x40
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b083      	sub	sp, #12
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
 80047c2:	460b      	mov	r3, r1
 80047c4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	887a      	ldrh	r2, [r7, #2]
 80047cc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d101      	bne.n	8004806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e267      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d075      	beq.n	80048fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004812:	4b88      	ldr	r3, [pc, #544]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f003 030c 	and.w	r3, r3, #12
 800481a:	2b04      	cmp	r3, #4
 800481c:	d00c      	beq.n	8004838 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800481e:	4b85      	ldr	r3, [pc, #532]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004826:	2b08      	cmp	r3, #8
 8004828:	d112      	bne.n	8004850 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800482a:	4b82      	ldr	r3, [pc, #520]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004832:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004836:	d10b      	bne.n	8004850 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004838:	4b7e      	ldr	r3, [pc, #504]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d05b      	beq.n	80048fc <HAL_RCC_OscConfig+0x108>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d157      	bne.n	80048fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e242      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004858:	d106      	bne.n	8004868 <HAL_RCC_OscConfig+0x74>
 800485a:	4b76      	ldr	r3, [pc, #472]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a75      	ldr	r2, [pc, #468]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004864:	6013      	str	r3, [r2, #0]
 8004866:	e01d      	b.n	80048a4 <HAL_RCC_OscConfig+0xb0>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004870:	d10c      	bne.n	800488c <HAL_RCC_OscConfig+0x98>
 8004872:	4b70      	ldr	r3, [pc, #448]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a6f      	ldr	r2, [pc, #444]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004878:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800487c:	6013      	str	r3, [r2, #0]
 800487e:	4b6d      	ldr	r3, [pc, #436]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a6c      	ldr	r2, [pc, #432]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004888:	6013      	str	r3, [r2, #0]
 800488a:	e00b      	b.n	80048a4 <HAL_RCC_OscConfig+0xb0>
 800488c:	4b69      	ldr	r3, [pc, #420]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a68      	ldr	r2, [pc, #416]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004896:	6013      	str	r3, [r2, #0]
 8004898:	4b66      	ldr	r3, [pc, #408]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a65      	ldr	r2, [pc, #404]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 800489e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d013      	beq.n	80048d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ac:	f7fc fff0 	bl	8001890 <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048b4:	f7fc ffec 	bl	8001890 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b64      	cmp	r3, #100	@ 0x64
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e207      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c6:	4b5b      	ldr	r3, [pc, #364]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0f0      	beq.n	80048b4 <HAL_RCC_OscConfig+0xc0>
 80048d2:	e014      	b.n	80048fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d4:	f7fc ffdc 	bl	8001890 <HAL_GetTick>
 80048d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048da:	e008      	b.n	80048ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048dc:	f7fc ffd8 	bl	8001890 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b64      	cmp	r3, #100	@ 0x64
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e1f3      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048ee:	4b51      	ldr	r3, [pc, #324]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d1f0      	bne.n	80048dc <HAL_RCC_OscConfig+0xe8>
 80048fa:	e000      	b.n	80048fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d063      	beq.n	80049d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800490a:	4b4a      	ldr	r3, [pc, #296]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 030c 	and.w	r3, r3, #12
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00b      	beq.n	800492e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004916:	4b47      	ldr	r3, [pc, #284]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800491e:	2b08      	cmp	r3, #8
 8004920:	d11c      	bne.n	800495c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004922:	4b44      	ldr	r3, [pc, #272]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d116      	bne.n	800495c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800492e:	4b41      	ldr	r3, [pc, #260]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_RCC_OscConfig+0x152>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d001      	beq.n	8004946 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e1c7      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004946:	4b3b      	ldr	r3, [pc, #236]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	4937      	ldr	r1, [pc, #220]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004956:	4313      	orrs	r3, r2
 8004958:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800495a:	e03a      	b.n	80049d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d020      	beq.n	80049a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004964:	4b34      	ldr	r3, [pc, #208]	@ (8004a38 <HAL_RCC_OscConfig+0x244>)
 8004966:	2201      	movs	r2, #1
 8004968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496a:	f7fc ff91 	bl	8001890 <HAL_GetTick>
 800496e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004970:	e008      	b.n	8004984 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004972:	f7fc ff8d 	bl	8001890 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d901      	bls.n	8004984 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e1a8      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004984:	4b2b      	ldr	r3, [pc, #172]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d0f0      	beq.n	8004972 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004990:	4b28      	ldr	r3, [pc, #160]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	4925      	ldr	r1, [pc, #148]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	600b      	str	r3, [r1, #0]
 80049a4:	e015      	b.n	80049d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049a6:	4b24      	ldr	r3, [pc, #144]	@ (8004a38 <HAL_RCC_OscConfig+0x244>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ac:	f7fc ff70 	bl	8001890 <HAL_GetTick>
 80049b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b2:	e008      	b.n	80049c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b4:	f7fc ff6c 	bl	8001890 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e187      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0302 	and.w	r3, r3, #2
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1f0      	bne.n	80049b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d036      	beq.n	8004a4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d016      	beq.n	8004a14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049e6:	4b15      	ldr	r3, [pc, #84]	@ (8004a3c <HAL_RCC_OscConfig+0x248>)
 80049e8:	2201      	movs	r2, #1
 80049ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ec:	f7fc ff50 	bl	8001890 <HAL_GetTick>
 80049f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f4:	f7fc ff4c 	bl	8001890 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e167      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a06:	4b0b      	ldr	r3, [pc, #44]	@ (8004a34 <HAL_RCC_OscConfig+0x240>)
 8004a08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d0f0      	beq.n	80049f4 <HAL_RCC_OscConfig+0x200>
 8004a12:	e01b      	b.n	8004a4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a14:	4b09      	ldr	r3, [pc, #36]	@ (8004a3c <HAL_RCC_OscConfig+0x248>)
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a1a:	f7fc ff39 	bl	8001890 <HAL_GetTick>
 8004a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a20:	e00e      	b.n	8004a40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a22:	f7fc ff35 	bl	8001890 <HAL_GetTick>
 8004a26:	4602      	mov	r2, r0
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d907      	bls.n	8004a40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e150      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
 8004a34:	40023800 	.word	0x40023800
 8004a38:	42470000 	.word	0x42470000
 8004a3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a40:	4b88      	ldr	r3, [pc, #544]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1ea      	bne.n	8004a22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0304 	and.w	r3, r3, #4
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 8097 	beq.w	8004b88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a5e:	4b81      	ldr	r3, [pc, #516]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10f      	bne.n	8004a8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	60bb      	str	r3, [r7, #8]
 8004a6e:	4b7d      	ldr	r3, [pc, #500]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	4a7c      	ldr	r2, [pc, #496]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a7a:	4b7a      	ldr	r3, [pc, #488]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a82:	60bb      	str	r3, [r7, #8]
 8004a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a86:	2301      	movs	r3, #1
 8004a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a8a:	4b77      	ldr	r3, [pc, #476]	@ (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d118      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a96:	4b74      	ldr	r3, [pc, #464]	@ (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a73      	ldr	r2, [pc, #460]	@ (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aa2:	f7fc fef5 	bl	8001890 <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aaa:	f7fc fef1 	bl	8001890 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e10c      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004abc:	4b6a      	ldr	r3, [pc, #424]	@ (8004c68 <HAL_RCC_OscConfig+0x474>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0f0      	beq.n	8004aaa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d106      	bne.n	8004ade <HAL_RCC_OscConfig+0x2ea>
 8004ad0:	4b64      	ldr	r3, [pc, #400]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad4:	4a63      	ldr	r2, [pc, #396]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	6713      	str	r3, [r2, #112]	@ 0x70
 8004adc:	e01c      	b.n	8004b18 <HAL_RCC_OscConfig+0x324>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b05      	cmp	r3, #5
 8004ae4:	d10c      	bne.n	8004b00 <HAL_RCC_OscConfig+0x30c>
 8004ae6:	4b5f      	ldr	r3, [pc, #380]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aea:	4a5e      	ldr	r2, [pc, #376]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004aec:	f043 0304 	orr.w	r3, r3, #4
 8004af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004af2:	4b5c      	ldr	r3, [pc, #368]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004af6:	4a5b      	ldr	r2, [pc, #364]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004af8:	f043 0301 	orr.w	r3, r3, #1
 8004afc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004afe:	e00b      	b.n	8004b18 <HAL_RCC_OscConfig+0x324>
 8004b00:	4b58      	ldr	r3, [pc, #352]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b04:	4a57      	ldr	r2, [pc, #348]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b06:	f023 0301 	bic.w	r3, r3, #1
 8004b0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b0c:	4b55      	ldr	r3, [pc, #340]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b10:	4a54      	ldr	r2, [pc, #336]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b12:	f023 0304 	bic.w	r3, r3, #4
 8004b16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d015      	beq.n	8004b4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b20:	f7fc feb6 	bl	8001890 <HAL_GetTick>
 8004b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b26:	e00a      	b.n	8004b3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b28:	f7fc feb2 	bl	8001890 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e0cb      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b3e:	4b49      	ldr	r3, [pc, #292]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0ee      	beq.n	8004b28 <HAL_RCC_OscConfig+0x334>
 8004b4a:	e014      	b.n	8004b76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b4c:	f7fc fea0 	bl	8001890 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b52:	e00a      	b.n	8004b6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b54:	f7fc fe9c 	bl	8001890 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e0b5      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b6a:	4b3e      	ldr	r3, [pc, #248]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d1ee      	bne.n	8004b54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b76:	7dfb      	ldrb	r3, [r7, #23]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d105      	bne.n	8004b88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b7c:	4b39      	ldr	r3, [pc, #228]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b80:	4a38      	ldr	r2, [pc, #224]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 80a1 	beq.w	8004cd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b92:	4b34      	ldr	r3, [pc, #208]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f003 030c 	and.w	r3, r3, #12
 8004b9a:	2b08      	cmp	r3, #8
 8004b9c:	d05c      	beq.n	8004c58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d141      	bne.n	8004c2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba6:	4b31      	ldr	r3, [pc, #196]	@ (8004c6c <HAL_RCC_OscConfig+0x478>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7fc fe70 	bl	8001890 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bb4:	f7fc fe6c 	bl	8001890 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e087      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc6:	4b27      	ldr	r3, [pc, #156]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1f0      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69da      	ldr	r2, [r3, #28]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be0:	019b      	lsls	r3, r3, #6
 8004be2:	431a      	orrs	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be8:	085b      	lsrs	r3, r3, #1
 8004bea:	3b01      	subs	r3, #1
 8004bec:	041b      	lsls	r3, r3, #16
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf4:	061b      	lsls	r3, r3, #24
 8004bf6:	491b      	ldr	r1, [pc, #108]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8004c6c <HAL_RCC_OscConfig+0x478>)
 8004bfe:	2201      	movs	r2, #1
 8004c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c02:	f7fc fe45 	bl	8001890 <HAL_GetTick>
 8004c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c0a:	f7fc fe41 	bl	8001890 <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e05c      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c1c:	4b11      	ldr	r3, [pc, #68]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0f0      	beq.n	8004c0a <HAL_RCC_OscConfig+0x416>
 8004c28:	e054      	b.n	8004cd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2a:	4b10      	ldr	r3, [pc, #64]	@ (8004c6c <HAL_RCC_OscConfig+0x478>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c30:	f7fc fe2e 	bl	8001890 <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c36:	e008      	b.n	8004c4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c38:	f7fc fe2a 	bl	8001890 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e045      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4a:	4b06      	ldr	r3, [pc, #24]	@ (8004c64 <HAL_RCC_OscConfig+0x470>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1f0      	bne.n	8004c38 <HAL_RCC_OscConfig+0x444>
 8004c56:	e03d      	b.n	8004cd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d107      	bne.n	8004c70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e038      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
 8004c64:	40023800 	.word	0x40023800
 8004c68:	40007000 	.word	0x40007000
 8004c6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c70:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce0 <HAL_RCC_OscConfig+0x4ec>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d028      	beq.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d121      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d11a      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004ca6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d111      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb6:	085b      	lsrs	r3, r3, #1
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d107      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d001      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3718      	adds	r7, #24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	40023800 	.word	0x40023800

08004ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e0cc      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cf8:	4b68      	ldr	r3, [pc, #416]	@ (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 030f 	and.w	r3, r3, #15
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d90c      	bls.n	8004d20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d06:	4b65      	ldr	r3, [pc, #404]	@ (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d0e:	4b63      	ldr	r3, [pc, #396]	@ (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 030f 	and.w	r3, r3, #15
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d001      	beq.n	8004d20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0b8      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d020      	beq.n	8004d6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0304 	and.w	r3, r3, #4
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d005      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d38:	4b59      	ldr	r3, [pc, #356]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	4a58      	ldr	r2, [pc, #352]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d005      	beq.n	8004d5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d50:	4b53      	ldr	r3, [pc, #332]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	4a52      	ldr	r2, [pc, #328]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d5c:	4b50      	ldr	r3, [pc, #320]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	494d      	ldr	r1, [pc, #308]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d044      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d107      	bne.n	8004d92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d82:	4b47      	ldr	r3, [pc, #284]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d119      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e07f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d003      	beq.n	8004da2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d9e:	2b03      	cmp	r3, #3
 8004da0:	d107      	bne.n	8004db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004da2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d109      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e06f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004db2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e067      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dc2:	4b37      	ldr	r3, [pc, #220]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f023 0203 	bic.w	r2, r3, #3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	4934      	ldr	r1, [pc, #208]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dd4:	f7fc fd5c 	bl	8001890 <HAL_GetTick>
 8004dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dda:	e00a      	b.n	8004df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ddc:	f7fc fd58 	bl	8001890 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e04f      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004df2:	4b2b      	ldr	r3, [pc, #172]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 020c 	and.w	r2, r3, #12
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d1eb      	bne.n	8004ddc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e04:	4b25      	ldr	r3, [pc, #148]	@ (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 030f 	and.w	r3, r3, #15
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d20c      	bcs.n	8004e2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e12:	4b22      	ldr	r3, [pc, #136]	@ (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1a:	4b20      	ldr	r3, [pc, #128]	@ (8004e9c <HAL_RCC_ClockConfig+0x1b8>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d001      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e032      	b.n	8004e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d008      	beq.n	8004e4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e38:	4b19      	ldr	r3, [pc, #100]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	4916      	ldr	r1, [pc, #88]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0308 	and.w	r3, r3, #8
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d009      	beq.n	8004e6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e56:	4b12      	ldr	r3, [pc, #72]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	490e      	ldr	r1, [pc, #56]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004e6a:	f000 f821 	bl	8004eb0 <HAL_RCC_GetSysClockFreq>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	490a      	ldr	r1, [pc, #40]	@ (8004ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8004e7c:	5ccb      	ldrb	r3, [r1, r3]
 8004e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e82:	4a09      	ldr	r2, [pc, #36]	@ (8004ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8004e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004e86:	4b09      	ldr	r3, [pc, #36]	@ (8004eac <HAL_RCC_ClockConfig+0x1c8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fc fcbc 	bl	8001808 <HAL_InitTick>

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	40023c00 	.word	0x40023c00
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	0800a8ac 	.word	0x0800a8ac
 8004ea8:	20000030 	.word	0x20000030
 8004eac:	20000034 	.word	0x20000034

08004eb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004eb4:	b094      	sub	sp, #80	@ 0x50
 8004eb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ec8:	4b79      	ldr	r3, [pc, #484]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f003 030c 	and.w	r3, r3, #12
 8004ed0:	2b08      	cmp	r3, #8
 8004ed2:	d00d      	beq.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x40>
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	f200 80e1 	bhi.w	800509c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <HAL_RCC_GetSysClockFreq+0x34>
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	d003      	beq.n	8004eea <HAL_RCC_GetSysClockFreq+0x3a>
 8004ee2:	e0db      	b.n	800509c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ee4:	4b73      	ldr	r3, [pc, #460]	@ (80050b4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ee8:	e0db      	b.n	80050a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004eea:	4b73      	ldr	r3, [pc, #460]	@ (80050b8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004eec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004eee:	e0d8      	b.n	80050a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ef0:	4b6f      	ldr	r3, [pc, #444]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ef8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004efa:	4b6d      	ldr	r3, [pc, #436]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d063      	beq.n	8004fce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f06:	4b6a      	ldr	r3, [pc, #424]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	099b      	lsrs	r3, r3, #6
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f10:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f18:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004f22:	4622      	mov	r2, r4
 8004f24:	462b      	mov	r3, r5
 8004f26:	f04f 0000 	mov.w	r0, #0
 8004f2a:	f04f 0100 	mov.w	r1, #0
 8004f2e:	0159      	lsls	r1, r3, #5
 8004f30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f34:	0150      	lsls	r0, r2, #5
 8004f36:	4602      	mov	r2, r0
 8004f38:	460b      	mov	r3, r1
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	1a51      	subs	r1, r2, r1
 8004f3e:	6139      	str	r1, [r7, #16]
 8004f40:	4629      	mov	r1, r5
 8004f42:	eb63 0301 	sbc.w	r3, r3, r1
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f54:	4659      	mov	r1, fp
 8004f56:	018b      	lsls	r3, r1, #6
 8004f58:	4651      	mov	r1, sl
 8004f5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f5e:	4651      	mov	r1, sl
 8004f60:	018a      	lsls	r2, r1, #6
 8004f62:	4651      	mov	r1, sl
 8004f64:	ebb2 0801 	subs.w	r8, r2, r1
 8004f68:	4659      	mov	r1, fp
 8004f6a:	eb63 0901 	sbc.w	r9, r3, r1
 8004f6e:	f04f 0200 	mov.w	r2, #0
 8004f72:	f04f 0300 	mov.w	r3, #0
 8004f76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f82:	4690      	mov	r8, r2
 8004f84:	4699      	mov	r9, r3
 8004f86:	4623      	mov	r3, r4
 8004f88:	eb18 0303 	adds.w	r3, r8, r3
 8004f8c:	60bb      	str	r3, [r7, #8]
 8004f8e:	462b      	mov	r3, r5
 8004f90:	eb49 0303 	adc.w	r3, r9, r3
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	f04f 0300 	mov.w	r3, #0
 8004f9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004fa2:	4629      	mov	r1, r5
 8004fa4:	024b      	lsls	r3, r1, #9
 8004fa6:	4621      	mov	r1, r4
 8004fa8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004fac:	4621      	mov	r1, r4
 8004fae:	024a      	lsls	r2, r1, #9
 8004fb0:	4610      	mov	r0, r2
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fbc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004fc0:	f7fb f966 	bl	8000290 <__aeabi_uldivmod>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4613      	mov	r3, r2
 8004fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fcc:	e058      	b.n	8005080 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fce:	4b38      	ldr	r3, [pc, #224]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	099b      	lsrs	r3, r3, #6
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	4611      	mov	r1, r2
 8004fda:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004fde:	623b      	str	r3, [r7, #32]
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fe4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004fe8:	4642      	mov	r2, r8
 8004fea:	464b      	mov	r3, r9
 8004fec:	f04f 0000 	mov.w	r0, #0
 8004ff0:	f04f 0100 	mov.w	r1, #0
 8004ff4:	0159      	lsls	r1, r3, #5
 8004ff6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ffa:	0150      	lsls	r0, r2, #5
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	460b      	mov	r3, r1
 8005000:	4641      	mov	r1, r8
 8005002:	ebb2 0a01 	subs.w	sl, r2, r1
 8005006:	4649      	mov	r1, r9
 8005008:	eb63 0b01 	sbc.w	fp, r3, r1
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	f04f 0300 	mov.w	r3, #0
 8005014:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005018:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800501c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005020:	ebb2 040a 	subs.w	r4, r2, sl
 8005024:	eb63 050b 	sbc.w	r5, r3, fp
 8005028:	f04f 0200 	mov.w	r2, #0
 800502c:	f04f 0300 	mov.w	r3, #0
 8005030:	00eb      	lsls	r3, r5, #3
 8005032:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005036:	00e2      	lsls	r2, r4, #3
 8005038:	4614      	mov	r4, r2
 800503a:	461d      	mov	r5, r3
 800503c:	4643      	mov	r3, r8
 800503e:	18e3      	adds	r3, r4, r3
 8005040:	603b      	str	r3, [r7, #0]
 8005042:	464b      	mov	r3, r9
 8005044:	eb45 0303 	adc.w	r3, r5, r3
 8005048:	607b      	str	r3, [r7, #4]
 800504a:	f04f 0200 	mov.w	r2, #0
 800504e:	f04f 0300 	mov.w	r3, #0
 8005052:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005056:	4629      	mov	r1, r5
 8005058:	028b      	lsls	r3, r1, #10
 800505a:	4621      	mov	r1, r4
 800505c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005060:	4621      	mov	r1, r4
 8005062:	028a      	lsls	r2, r1, #10
 8005064:	4610      	mov	r0, r2
 8005066:	4619      	mov	r1, r3
 8005068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800506a:	2200      	movs	r2, #0
 800506c:	61bb      	str	r3, [r7, #24]
 800506e:	61fa      	str	r2, [r7, #28]
 8005070:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005074:	f7fb f90c 	bl	8000290 <__aeabi_uldivmod>
 8005078:	4602      	mov	r2, r0
 800507a:	460b      	mov	r3, r1
 800507c:	4613      	mov	r3, r2
 800507e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005080:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	0c1b      	lsrs	r3, r3, #16
 8005086:	f003 0303 	and.w	r3, r3, #3
 800508a:	3301      	adds	r3, #1
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005090:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005094:	fbb2 f3f3 	udiv	r3, r2, r3
 8005098:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800509a:	e002      	b.n	80050a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800509c:	4b05      	ldr	r3, [pc, #20]	@ (80050b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800509e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3750      	adds	r7, #80	@ 0x50
 80050a8:	46bd      	mov	sp, r7
 80050aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ae:	bf00      	nop
 80050b0:	40023800 	.word	0x40023800
 80050b4:	00f42400 	.word	0x00f42400
 80050b8:	007a1200 	.word	0x007a1200

080050bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050c0:	4b03      	ldr	r3, [pc, #12]	@ (80050d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80050c2:	681b      	ldr	r3, [r3, #0]
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	20000030 	.word	0x20000030

080050d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050d8:	f7ff fff0 	bl	80050bc <HAL_RCC_GetHCLKFreq>
 80050dc:	4602      	mov	r2, r0
 80050de:	4b05      	ldr	r3, [pc, #20]	@ (80050f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	0a9b      	lsrs	r3, r3, #10
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	4903      	ldr	r1, [pc, #12]	@ (80050f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050ea:	5ccb      	ldrb	r3, [r1, r3]
 80050ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40023800 	.word	0x40023800
 80050f8:	0800a8bc 	.word	0x0800a8bc

080050fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005100:	f7ff ffdc 	bl	80050bc <HAL_RCC_GetHCLKFreq>
 8005104:	4602      	mov	r2, r0
 8005106:	4b05      	ldr	r3, [pc, #20]	@ (800511c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	0b5b      	lsrs	r3, r3, #13
 800510c:	f003 0307 	and.w	r3, r3, #7
 8005110:	4903      	ldr	r1, [pc, #12]	@ (8005120 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005112:	5ccb      	ldrb	r3, [r1, r3]
 8005114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005118:	4618      	mov	r0, r3
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40023800 	.word	0x40023800
 8005120:	0800a8bc 	.word	0x0800a8bc

08005124 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800512c:	2300      	movs	r3, #0
 800512e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005130:	2300      	movs	r3, #0
 8005132:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10b      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005148:	2b00      	cmp	r3, #0
 800514a:	d105      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005154:	2b00      	cmp	r3, #0
 8005156:	d075      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005158:	4b91      	ldr	r3, [pc, #580]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800515a:	2200      	movs	r2, #0
 800515c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800515e:	f7fc fb97 	bl	8001890 <HAL_GetTick>
 8005162:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005164:	e008      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005166:	f7fc fb93 	bl	8001890 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e189      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005178:	4b8a      	ldr	r3, [pc, #552]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1f0      	bne.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0301 	and.w	r3, r3, #1
 800518c:	2b00      	cmp	r3, #0
 800518e:	d009      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	019a      	lsls	r2, r3, #6
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	071b      	lsls	r3, r3, #28
 800519c:	4981      	ldr	r1, [pc, #516]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d01f      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051b0:	4b7c      	ldr	r3, [pc, #496]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051b6:	0f1b      	lsrs	r3, r3, #28
 80051b8:	f003 0307 	and.w	r3, r3, #7
 80051bc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	019a      	lsls	r2, r3, #6
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	061b      	lsls	r3, r3, #24
 80051ca:	431a      	orrs	r2, r3
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	071b      	lsls	r3, r3, #28
 80051d0:	4974      	ldr	r1, [pc, #464]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80051d8:	4b72      	ldr	r3, [pc, #456]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051de:	f023 021f 	bic.w	r2, r3, #31
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	496e      	ldr	r1, [pc, #440]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00d      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	019a      	lsls	r2, r3, #6
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	061b      	lsls	r3, r3, #24
 8005208:	431a      	orrs	r2, r3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	071b      	lsls	r3, r3, #28
 8005210:	4964      	ldr	r1, [pc, #400]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005212:	4313      	orrs	r3, r2
 8005214:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005218:	4b61      	ldr	r3, [pc, #388]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800521a:	2201      	movs	r2, #1
 800521c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800521e:	f7fc fb37 	bl	8001890 <HAL_GetTick>
 8005222:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005224:	e008      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005226:	f7fc fb33 	bl	8001890 <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d901      	bls.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e129      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005238:	4b5a      	ldr	r3, [pc, #360]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d0f0      	beq.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 0304 	and.w	r3, r3, #4
 800524c:	2b00      	cmp	r3, #0
 800524e:	d105      	bne.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005258:	2b00      	cmp	r3, #0
 800525a:	d079      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800525c:	4b52      	ldr	r3, [pc, #328]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005262:	f7fc fb15 	bl	8001890 <HAL_GetTick>
 8005266:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005268:	e008      	b.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800526a:	f7fc fb11 	bl	8001890 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d901      	bls.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e107      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800527c:	4b49      	ldr	r3, [pc, #292]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005284:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005288:	d0ef      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0304 	and.w	r3, r3, #4
 8005292:	2b00      	cmp	r3, #0
 8005294:	d020      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005296:	4b43      	ldr	r3, [pc, #268]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800529c:	0f1b      	lsrs	r3, r3, #28
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	019a      	lsls	r2, r3, #6
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	061b      	lsls	r3, r3, #24
 80052b0:	431a      	orrs	r2, r3
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	071b      	lsls	r3, r3, #28
 80052b6:	493b      	ldr	r1, [pc, #236]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80052be:	4b39      	ldr	r3, [pc, #228]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052c4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	3b01      	subs	r3, #1
 80052ce:	021b      	lsls	r3, r3, #8
 80052d0:	4934      	ldr	r1, [pc, #208]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0308 	and.w	r3, r3, #8
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d01e      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80052e4:	4b2f      	ldr	r3, [pc, #188]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ea:	0e1b      	lsrs	r3, r3, #24
 80052ec:	f003 030f 	and.w	r3, r3, #15
 80052f0:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	019a      	lsls	r2, r3, #6
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	061b      	lsls	r3, r3, #24
 80052fc:	431a      	orrs	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	071b      	lsls	r3, r3, #28
 8005304:	4927      	ldr	r1, [pc, #156]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005306:	4313      	orrs	r3, r2
 8005308:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800530c:	4b25      	ldr	r3, [pc, #148]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800530e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005312:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531a:	4922      	ldr	r1, [pc, #136]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005322:	4b21      	ldr	r3, [pc, #132]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005324:	2201      	movs	r2, #1
 8005326:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005328:	f7fc fab2 	bl	8001890 <HAL_GetTick>
 800532c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800532e:	e008      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005330:	f7fc faae 	bl	8001890 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d901      	bls.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e0a4      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005342:	4b18      	ldr	r3, [pc, #96]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800534a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800534e:	d1ef      	bne.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0320 	and.w	r3, r3, #32
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 808b 	beq.w	8005474 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800535e:	2300      	movs	r3, #0
 8005360:	60fb      	str	r3, [r7, #12]
 8005362:	4b10      	ldr	r3, [pc, #64]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	4a0f      	ldr	r2, [pc, #60]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800536c:	6413      	str	r3, [r2, #64]	@ 0x40
 800536e:	4b0d      	ldr	r3, [pc, #52]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800537a:	4b0c      	ldr	r3, [pc, #48]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a0b      	ldr	r2, [pc, #44]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005384:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005386:	f7fc fa83 	bl	8001890 <HAL_GetTick>
 800538a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800538c:	e010      	b.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800538e:	f7fc fa7f 	bl	8001890 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b02      	cmp	r3, #2
 800539a:	d909      	bls.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e075      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x368>
 80053a0:	42470068 	.word	0x42470068
 80053a4:	40023800 	.word	0x40023800
 80053a8:	42470070 	.word	0x42470070
 80053ac:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80053b0:	4b38      	ldr	r3, [pc, #224]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d0e8      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053bc:	4b36      	ldr	r3, [pc, #216]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053c4:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d02f      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053d4:	693a      	ldr	r2, [r7, #16]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d028      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053da:	4b2f      	ldr	r3, [pc, #188]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053e2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053e4:	4b2d      	ldr	r3, [pc, #180]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80053e6:	2201      	movs	r2, #1
 80053e8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053ea:	4b2c      	ldr	r3, [pc, #176]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80053f0:	4a29      	ldr	r2, [pc, #164]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80053f6:	4b28      	ldr	r3, [pc, #160]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80053f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d114      	bne.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005402:	f7fc fa45 	bl	8001890 <HAL_GetTick>
 8005406:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005408:	e00a      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800540a:	f7fc fa41 	bl	8001890 <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005418:	4293      	cmp	r3, r2
 800541a:	d901      	bls.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e035      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005420:	4b1d      	ldr	r3, [pc, #116]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0ee      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005430:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005434:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005438:	d10d      	bne.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800543a:	4b17      	ldr	r3, [pc, #92]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005446:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800544a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800544e:	4912      	ldr	r1, [pc, #72]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005450:	4313      	orrs	r3, r2
 8005452:	608b      	str	r3, [r1, #8]
 8005454:	e005      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005456:	4b10      	ldr	r3, [pc, #64]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	4a0f      	ldr	r2, [pc, #60]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800545c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005460:	6093      	str	r3, [r2, #8]
 8005462:	4b0d      	ldr	r3, [pc, #52]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005464:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800546a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800546e:	490a      	ldr	r1, [pc, #40]	@ (8005498 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005470:	4313      	orrs	r3, r2
 8005472:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0310 	and.w	r3, r3, #16
 800547c:	2b00      	cmp	r3, #0
 800547e:	d004      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005486:	4b06      	ldr	r3, [pc, #24]	@ (80054a0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005488:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3718      	adds	r7, #24
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}
 8005494:	40007000 	.word	0x40007000
 8005498:	40023800 	.word	0x40023800
 800549c:	42470e40 	.word	0x42470e40
 80054a0:	424711e0 	.word	0x424711e0

080054a4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d101      	bne.n	80054b8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e025      	b.n	8005504 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d106      	bne.n	80054d2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7fc f867 	bl	80015a0 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2202      	movs	r2, #2
 80054d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	3304      	adds	r3, #4
 80054e2:	4619      	mov	r1, r3
 80054e4:	4610      	mov	r0, r2
 80054e6:	f000 fdf7 	bl	80060d8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6818      	ldr	r0, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	461a      	mov	r2, r3
 80054f4:	6839      	ldr	r1, [r7, #0]
 80054f6:	f000 fe4c 	bl	8006192 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2201      	movs	r2, #1
 80054fe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	3708      	adds	r7, #8
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e041      	b.n	80055a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d106      	bne.n	8005538 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7fb ff38 	bl	80013a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2202      	movs	r2, #2
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	3304      	adds	r3, #4
 8005548:	4619      	mov	r1, r3
 800554a:	4610      	mov	r0, r2
 800554c:	f000 f896 	bl	800567c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d001      	beq.n	80055c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e046      	b.n	8005652 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a23      	ldr	r2, [pc, #140]	@ (8005660 <HAL_TIM_Base_Start+0xb4>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d022      	beq.n	800561c <HAL_TIM_Base_Start+0x70>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055de:	d01d      	beq.n	800561c <HAL_TIM_Base_Start+0x70>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a1f      	ldr	r2, [pc, #124]	@ (8005664 <HAL_TIM_Base_Start+0xb8>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d018      	beq.n	800561c <HAL_TIM_Base_Start+0x70>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a1e      	ldr	r2, [pc, #120]	@ (8005668 <HAL_TIM_Base_Start+0xbc>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d013      	beq.n	800561c <HAL_TIM_Base_Start+0x70>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a1c      	ldr	r2, [pc, #112]	@ (800566c <HAL_TIM_Base_Start+0xc0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00e      	beq.n	800561c <HAL_TIM_Base_Start+0x70>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a1b      	ldr	r2, [pc, #108]	@ (8005670 <HAL_TIM_Base_Start+0xc4>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d009      	beq.n	800561c <HAL_TIM_Base_Start+0x70>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a19      	ldr	r2, [pc, #100]	@ (8005674 <HAL_TIM_Base_Start+0xc8>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d004      	beq.n	800561c <HAL_TIM_Base_Start+0x70>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a18      	ldr	r2, [pc, #96]	@ (8005678 <HAL_TIM_Base_Start+0xcc>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d111      	bne.n	8005640 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f003 0307 	and.w	r3, r3, #7
 8005626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2b06      	cmp	r3, #6
 800562c:	d010      	beq.n	8005650 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f042 0201 	orr.w	r2, r2, #1
 800563c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800563e:	e007      	b.n	8005650 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f042 0201 	orr.w	r2, r2, #1
 800564e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	40010000 	.word	0x40010000
 8005664:	40000400 	.word	0x40000400
 8005668:	40000800 	.word	0x40000800
 800566c:	40000c00 	.word	0x40000c00
 8005670:	40010400 	.word	0x40010400
 8005674:	40014000 	.word	0x40014000
 8005678:	40001800 	.word	0x40001800

0800567c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a43      	ldr	r2, [pc, #268]	@ (800579c <TIM_Base_SetConfig+0x120>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d013      	beq.n	80056bc <TIM_Base_SetConfig+0x40>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800569a:	d00f      	beq.n	80056bc <TIM_Base_SetConfig+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a40      	ldr	r2, [pc, #256]	@ (80057a0 <TIM_Base_SetConfig+0x124>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d00b      	beq.n	80056bc <TIM_Base_SetConfig+0x40>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a3f      	ldr	r2, [pc, #252]	@ (80057a4 <TIM_Base_SetConfig+0x128>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d007      	beq.n	80056bc <TIM_Base_SetConfig+0x40>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a3e      	ldr	r2, [pc, #248]	@ (80057a8 <TIM_Base_SetConfig+0x12c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d003      	beq.n	80056bc <TIM_Base_SetConfig+0x40>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a3d      	ldr	r2, [pc, #244]	@ (80057ac <TIM_Base_SetConfig+0x130>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d108      	bne.n	80056ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a32      	ldr	r2, [pc, #200]	@ (800579c <TIM_Base_SetConfig+0x120>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d02b      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056dc:	d027      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a2f      	ldr	r2, [pc, #188]	@ (80057a0 <TIM_Base_SetConfig+0x124>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d023      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a2e      	ldr	r2, [pc, #184]	@ (80057a4 <TIM_Base_SetConfig+0x128>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d01f      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a2d      	ldr	r2, [pc, #180]	@ (80057a8 <TIM_Base_SetConfig+0x12c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d01b      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a2c      	ldr	r2, [pc, #176]	@ (80057ac <TIM_Base_SetConfig+0x130>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d017      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a2b      	ldr	r2, [pc, #172]	@ (80057b0 <TIM_Base_SetConfig+0x134>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d013      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a2a      	ldr	r2, [pc, #168]	@ (80057b4 <TIM_Base_SetConfig+0x138>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d00f      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a29      	ldr	r2, [pc, #164]	@ (80057b8 <TIM_Base_SetConfig+0x13c>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d00b      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a28      	ldr	r2, [pc, #160]	@ (80057bc <TIM_Base_SetConfig+0x140>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d007      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a27      	ldr	r2, [pc, #156]	@ (80057c0 <TIM_Base_SetConfig+0x144>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d003      	beq.n	800572e <TIM_Base_SetConfig+0xb2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a26      	ldr	r2, [pc, #152]	@ (80057c4 <TIM_Base_SetConfig+0x148>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d108      	bne.n	8005740 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	4313      	orrs	r3, r2
 800573e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	4313      	orrs	r3, r2
 800574c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	689a      	ldr	r2, [r3, #8]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a0e      	ldr	r2, [pc, #56]	@ (800579c <TIM_Base_SetConfig+0x120>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d003      	beq.n	800576e <TIM_Base_SetConfig+0xf2>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a10      	ldr	r2, [pc, #64]	@ (80057ac <TIM_Base_SetConfig+0x130>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d103      	bne.n	8005776 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	691a      	ldr	r2, [r3, #16]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f043 0204 	orr.w	r2, r3, #4
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	68fa      	ldr	r2, [r7, #12]
 800578c:	601a      	str	r2, [r3, #0]
}
 800578e:	bf00      	nop
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	40010000 	.word	0x40010000
 80057a0:	40000400 	.word	0x40000400
 80057a4:	40000800 	.word	0x40000800
 80057a8:	40000c00 	.word	0x40000c00
 80057ac:	40010400 	.word	0x40010400
 80057b0:	40014000 	.word	0x40014000
 80057b4:	40014400 	.word	0x40014400
 80057b8:	40014800 	.word	0x40014800
 80057bc:	40001800 	.word	0x40001800
 80057c0:	40001c00 	.word	0x40001c00
 80057c4:	40002000 	.word	0x40002000

080057c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057dc:	2302      	movs	r3, #2
 80057de:	e05a      	b.n	8005896 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005806:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	4313      	orrs	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a21      	ldr	r2, [pc, #132]	@ (80058a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d022      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582c:	d01d      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a1d      	ldr	r2, [pc, #116]	@ (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d018      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1b      	ldr	r2, [pc, #108]	@ (80058ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d013      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a1a      	ldr	r2, [pc, #104]	@ (80058b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d00e      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a18      	ldr	r2, [pc, #96]	@ (80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d009      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a17      	ldr	r2, [pc, #92]	@ (80058b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d004      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a15      	ldr	r2, [pc, #84]	@ (80058bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d10c      	bne.n	8005884 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005870:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	4313      	orrs	r3, r2
 800587a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40000400 	.word	0x40000400
 80058ac:	40000800 	.word	0x40000800
 80058b0:	40000c00 	.word	0x40000c00
 80058b4:	40010400 	.word	0x40010400
 80058b8:	40014000 	.word	0x40014000
 80058bc:	40001800 	.word	0x40001800

080058c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e042      	b.n	8005958 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d106      	bne.n	80058ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7fb fd80 	bl	80013ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2224      	movs	r2, #36	@ 0x24
 80058f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005902:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f973 	bl	8005bf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	691a      	ldr	r2, [r3, #16]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005918:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	695a      	ldr	r2, [r3, #20]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005928:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68da      	ldr	r2, [r3, #12]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005938:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2220      	movs	r2, #32
 800594c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b08a      	sub	sp, #40	@ 0x28
 8005964:	af02      	add	r7, sp, #8
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	603b      	str	r3, [r7, #0]
 800596c:	4613      	mov	r3, r2
 800596e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005970:	2300      	movs	r3, #0
 8005972:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800597a:	b2db      	uxtb	r3, r3
 800597c:	2b20      	cmp	r3, #32
 800597e:	d175      	bne.n	8005a6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d002      	beq.n	800598c <HAL_UART_Transmit+0x2c>
 8005986:	88fb      	ldrh	r3, [r7, #6]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d101      	bne.n	8005990 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e06e      	b.n	8005a6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2200      	movs	r2, #0
 8005994:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2221      	movs	r2, #33	@ 0x21
 800599a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800599e:	f7fb ff77 	bl	8001890 <HAL_GetTick>
 80059a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	88fa      	ldrh	r2, [r7, #6]
 80059a8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	88fa      	ldrh	r2, [r7, #6]
 80059ae:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059b8:	d108      	bne.n	80059cc <HAL_UART_Transmit+0x6c>
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d104      	bne.n	80059cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059c2:	2300      	movs	r3, #0
 80059c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	61bb      	str	r3, [r7, #24]
 80059ca:	e003      	b.n	80059d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059d0:	2300      	movs	r3, #0
 80059d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059d4:	e02e      	b.n	8005a34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	9300      	str	r3, [sp, #0]
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	2200      	movs	r2, #0
 80059de:	2180      	movs	r1, #128	@ 0x80
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f000 f848 	bl	8005a76 <UART_WaitOnFlagUntilTimeout>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d005      	beq.n	80059f8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e03a      	b.n	8005a6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10b      	bne.n	8005a16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	881b      	ldrh	r3, [r3, #0]
 8005a02:	461a      	mov	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	3302      	adds	r3, #2
 8005a12:	61bb      	str	r3, [r7, #24]
 8005a14:	e007      	b.n	8005a26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	781a      	ldrb	r2, [r3, #0]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	3301      	adds	r3, #1
 8005a24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1cb      	bne.n	80059d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	9300      	str	r3, [sp, #0]
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	2200      	movs	r2, #0
 8005a46:	2140      	movs	r1, #64	@ 0x40
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f000 f814 	bl	8005a76 <UART_WaitOnFlagUntilTimeout>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d005      	beq.n	8005a60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2220      	movs	r2, #32
 8005a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e006      	b.n	8005a6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2220      	movs	r2, #32
 8005a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	e000      	b.n	8005a6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a6c:	2302      	movs	r3, #2
  }
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3720      	adds	r7, #32
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b086      	sub	sp, #24
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	60f8      	str	r0, [r7, #12]
 8005a7e:	60b9      	str	r1, [r7, #8]
 8005a80:	603b      	str	r3, [r7, #0]
 8005a82:	4613      	mov	r3, r2
 8005a84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a86:	e03b      	b.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a88:	6a3b      	ldr	r3, [r7, #32]
 8005a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a8e:	d037      	beq.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a90:	f7fb fefe 	bl	8001890 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	6a3a      	ldr	r2, [r7, #32]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d302      	bcc.n	8005aa6 <UART_WaitOnFlagUntilTimeout+0x30>
 8005aa0:	6a3b      	ldr	r3, [r7, #32]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d101      	bne.n	8005aaa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e03a      	b.n	8005b20 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d023      	beq.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b80      	cmp	r3, #128	@ 0x80
 8005abc:	d020      	beq.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	2b40      	cmp	r3, #64	@ 0x40
 8005ac2:	d01d      	beq.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0308 	and.w	r3, r3, #8
 8005ace:	2b08      	cmp	r3, #8
 8005ad0:	d116      	bne.n	8005b00 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	617b      	str	r3, [r7, #20]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	617b      	str	r3, [r7, #20]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	617b      	str	r3, [r7, #20]
 8005ae6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 f81d 	bl	8005b28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2208      	movs	r2, #8
 8005af2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e00f      	b.n	8005b20 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	4013      	ands	r3, r2
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	bf0c      	ite	eq
 8005b10:	2301      	moveq	r3, #1
 8005b12:	2300      	movne	r3, #0
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	461a      	mov	r2, r3
 8005b18:	79fb      	ldrb	r3, [r7, #7]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d0b4      	beq.n	8005a88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3718      	adds	r7, #24
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b095      	sub	sp, #84	@ 0x54
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	330c      	adds	r3, #12
 8005b36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3a:	e853 3f00 	ldrex	r3, [r3]
 8005b3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	330c      	adds	r3, #12
 8005b4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b50:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b58:	e841 2300 	strex	r3, r2, [r1]
 8005b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d1e5      	bne.n	8005b30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	3314      	adds	r3, #20
 8005b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6c:	6a3b      	ldr	r3, [r7, #32]
 8005b6e:	e853 3f00 	ldrex	r3, [r3]
 8005b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	f023 0301 	bic.w	r3, r3, #1
 8005b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	3314      	adds	r3, #20
 8005b82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b8c:	e841 2300 	strex	r3, r2, [r1]
 8005b90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d1e5      	bne.n	8005b64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d119      	bne.n	8005bd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	330c      	adds	r3, #12
 8005ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	e853 3f00 	ldrex	r3, [r3]
 8005bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f023 0310 	bic.w	r3, r3, #16
 8005bb6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	330c      	adds	r3, #12
 8005bbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bc0:	61ba      	str	r2, [r7, #24]
 8005bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc4:	6979      	ldr	r1, [r7, #20]
 8005bc6:	69ba      	ldr	r2, [r7, #24]
 8005bc8:	e841 2300 	strex	r3, r2, [r1]
 8005bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1e5      	bne.n	8005ba0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005be2:	bf00      	nop
 8005be4:	3754      	adds	r7, #84	@ 0x54
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
	...

08005bf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bf4:	b0c0      	sub	sp, #256	@ 0x100
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c0c:	68d9      	ldr	r1, [r3, #12]
 8005c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	ea40 0301 	orr.w	r3, r0, r1
 8005c18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c1e:	689a      	ldr	r2, [r3, #8]
 8005c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	431a      	orrs	r2, r3
 8005c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c34:	69db      	ldr	r3, [r3, #28]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005c48:	f021 010c 	bic.w	r1, r1, #12
 8005c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c56:	430b      	orrs	r3, r1
 8005c58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	695b      	ldr	r3, [r3, #20]
 8005c62:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c6a:	6999      	ldr	r1, [r3, #24]
 8005c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	ea40 0301 	orr.w	r3, r0, r1
 8005c76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	4b8f      	ldr	r3, [pc, #572]	@ (8005ebc <UART_SetConfig+0x2cc>)
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d005      	beq.n	8005c90 <UART_SetConfig+0xa0>
 8005c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	4b8d      	ldr	r3, [pc, #564]	@ (8005ec0 <UART_SetConfig+0x2d0>)
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d104      	bne.n	8005c9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005c90:	f7ff fa34 	bl	80050fc <HAL_RCC_GetPCLK2Freq>
 8005c94:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005c98:	e003      	b.n	8005ca2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c9a:	f7ff fa1b 	bl	80050d4 <HAL_RCC_GetPCLK1Freq>
 8005c9e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca6:	69db      	ldr	r3, [r3, #28]
 8005ca8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cac:	f040 810c 	bne.w	8005ec8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005cba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005cbe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005cc2:	4622      	mov	r2, r4
 8005cc4:	462b      	mov	r3, r5
 8005cc6:	1891      	adds	r1, r2, r2
 8005cc8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005cca:	415b      	adcs	r3, r3
 8005ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005cd2:	4621      	mov	r1, r4
 8005cd4:	eb12 0801 	adds.w	r8, r2, r1
 8005cd8:	4629      	mov	r1, r5
 8005cda:	eb43 0901 	adc.w	r9, r3, r1
 8005cde:	f04f 0200 	mov.w	r2, #0
 8005ce2:	f04f 0300 	mov.w	r3, #0
 8005ce6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005cea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005cee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005cf2:	4690      	mov	r8, r2
 8005cf4:	4699      	mov	r9, r3
 8005cf6:	4623      	mov	r3, r4
 8005cf8:	eb18 0303 	adds.w	r3, r8, r3
 8005cfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d00:	462b      	mov	r3, r5
 8005d02:	eb49 0303 	adc.w	r3, r9, r3
 8005d06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005d16:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005d1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005d1e:	460b      	mov	r3, r1
 8005d20:	18db      	adds	r3, r3, r3
 8005d22:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d24:	4613      	mov	r3, r2
 8005d26:	eb42 0303 	adc.w	r3, r2, r3
 8005d2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005d30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005d34:	f7fa faac 	bl	8000290 <__aeabi_uldivmod>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	460b      	mov	r3, r1
 8005d3c:	4b61      	ldr	r3, [pc, #388]	@ (8005ec4 <UART_SetConfig+0x2d4>)
 8005d3e:	fba3 2302 	umull	r2, r3, r3, r2
 8005d42:	095b      	lsrs	r3, r3, #5
 8005d44:	011c      	lsls	r4, r3, #4
 8005d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d50:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005d54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005d58:	4642      	mov	r2, r8
 8005d5a:	464b      	mov	r3, r9
 8005d5c:	1891      	adds	r1, r2, r2
 8005d5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005d60:	415b      	adcs	r3, r3
 8005d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005d68:	4641      	mov	r1, r8
 8005d6a:	eb12 0a01 	adds.w	sl, r2, r1
 8005d6e:	4649      	mov	r1, r9
 8005d70:	eb43 0b01 	adc.w	fp, r3, r1
 8005d74:	f04f 0200 	mov.w	r2, #0
 8005d78:	f04f 0300 	mov.w	r3, #0
 8005d7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005d80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005d84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d88:	4692      	mov	sl, r2
 8005d8a:	469b      	mov	fp, r3
 8005d8c:	4643      	mov	r3, r8
 8005d8e:	eb1a 0303 	adds.w	r3, sl, r3
 8005d92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d96:	464b      	mov	r3, r9
 8005d98:	eb4b 0303 	adc.w	r3, fp, r3
 8005d9c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005dac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005db0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005db4:	460b      	mov	r3, r1
 8005db6:	18db      	adds	r3, r3, r3
 8005db8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005dba:	4613      	mov	r3, r2
 8005dbc:	eb42 0303 	adc.w	r3, r2, r3
 8005dc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005dc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005dca:	f7fa fa61 	bl	8000290 <__aeabi_uldivmod>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	4611      	mov	r1, r2
 8005dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8005ec4 <UART_SetConfig+0x2d4>)
 8005dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8005dda:	095b      	lsrs	r3, r3, #5
 8005ddc:	2264      	movs	r2, #100	@ 0x64
 8005dde:	fb02 f303 	mul.w	r3, r2, r3
 8005de2:	1acb      	subs	r3, r1, r3
 8005de4:	00db      	lsls	r3, r3, #3
 8005de6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005dea:	4b36      	ldr	r3, [pc, #216]	@ (8005ec4 <UART_SetConfig+0x2d4>)
 8005dec:	fba3 2302 	umull	r2, r3, r3, r2
 8005df0:	095b      	lsrs	r3, r3, #5
 8005df2:	005b      	lsls	r3, r3, #1
 8005df4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005df8:	441c      	add	r4, r3
 8005dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e04:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005e08:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005e0c:	4642      	mov	r2, r8
 8005e0e:	464b      	mov	r3, r9
 8005e10:	1891      	adds	r1, r2, r2
 8005e12:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005e14:	415b      	adcs	r3, r3
 8005e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e18:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e1c:	4641      	mov	r1, r8
 8005e1e:	1851      	adds	r1, r2, r1
 8005e20:	6339      	str	r1, [r7, #48]	@ 0x30
 8005e22:	4649      	mov	r1, r9
 8005e24:	414b      	adcs	r3, r1
 8005e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e28:	f04f 0200 	mov.w	r2, #0
 8005e2c:	f04f 0300 	mov.w	r3, #0
 8005e30:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005e34:	4659      	mov	r1, fp
 8005e36:	00cb      	lsls	r3, r1, #3
 8005e38:	4651      	mov	r1, sl
 8005e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e3e:	4651      	mov	r1, sl
 8005e40:	00ca      	lsls	r2, r1, #3
 8005e42:	4610      	mov	r0, r2
 8005e44:	4619      	mov	r1, r3
 8005e46:	4603      	mov	r3, r0
 8005e48:	4642      	mov	r2, r8
 8005e4a:	189b      	adds	r3, r3, r2
 8005e4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e50:	464b      	mov	r3, r9
 8005e52:	460a      	mov	r2, r1
 8005e54:	eb42 0303 	adc.w	r3, r2, r3
 8005e58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e68:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005e6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e70:	460b      	mov	r3, r1
 8005e72:	18db      	adds	r3, r3, r3
 8005e74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e76:	4613      	mov	r3, r2
 8005e78:	eb42 0303 	adc.w	r3, r2, r3
 8005e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e82:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005e86:	f7fa fa03 	bl	8000290 <__aeabi_uldivmod>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ec4 <UART_SetConfig+0x2d4>)
 8005e90:	fba3 1302 	umull	r1, r3, r3, r2
 8005e94:	095b      	lsrs	r3, r3, #5
 8005e96:	2164      	movs	r1, #100	@ 0x64
 8005e98:	fb01 f303 	mul.w	r3, r1, r3
 8005e9c:	1ad3      	subs	r3, r2, r3
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	3332      	adds	r3, #50	@ 0x32
 8005ea2:	4a08      	ldr	r2, [pc, #32]	@ (8005ec4 <UART_SetConfig+0x2d4>)
 8005ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea8:	095b      	lsrs	r3, r3, #5
 8005eaa:	f003 0207 	and.w	r2, r3, #7
 8005eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4422      	add	r2, r4
 8005eb6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005eb8:	e106      	b.n	80060c8 <UART_SetConfig+0x4d8>
 8005eba:	bf00      	nop
 8005ebc:	40011000 	.word	0x40011000
 8005ec0:	40011400 	.word	0x40011400
 8005ec4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ec8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ed2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005ed6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005eda:	4642      	mov	r2, r8
 8005edc:	464b      	mov	r3, r9
 8005ede:	1891      	adds	r1, r2, r2
 8005ee0:	6239      	str	r1, [r7, #32]
 8005ee2:	415b      	adcs	r3, r3
 8005ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ee6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005eea:	4641      	mov	r1, r8
 8005eec:	1854      	adds	r4, r2, r1
 8005eee:	4649      	mov	r1, r9
 8005ef0:	eb43 0501 	adc.w	r5, r3, r1
 8005ef4:	f04f 0200 	mov.w	r2, #0
 8005ef8:	f04f 0300 	mov.w	r3, #0
 8005efc:	00eb      	lsls	r3, r5, #3
 8005efe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f02:	00e2      	lsls	r2, r4, #3
 8005f04:	4614      	mov	r4, r2
 8005f06:	461d      	mov	r5, r3
 8005f08:	4643      	mov	r3, r8
 8005f0a:	18e3      	adds	r3, r4, r3
 8005f0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f10:	464b      	mov	r3, r9
 8005f12:	eb45 0303 	adc.w	r3, r5, r3
 8005f16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f26:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005f2a:	f04f 0200 	mov.w	r2, #0
 8005f2e:	f04f 0300 	mov.w	r3, #0
 8005f32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f36:	4629      	mov	r1, r5
 8005f38:	008b      	lsls	r3, r1, #2
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f40:	4621      	mov	r1, r4
 8005f42:	008a      	lsls	r2, r1, #2
 8005f44:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005f48:	f7fa f9a2 	bl	8000290 <__aeabi_uldivmod>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4b60      	ldr	r3, [pc, #384]	@ (80060d4 <UART_SetConfig+0x4e4>)
 8005f52:	fba3 2302 	umull	r2, r3, r3, r2
 8005f56:	095b      	lsrs	r3, r3, #5
 8005f58:	011c      	lsls	r4, r3, #4
 8005f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005f64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005f68:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005f6c:	4642      	mov	r2, r8
 8005f6e:	464b      	mov	r3, r9
 8005f70:	1891      	adds	r1, r2, r2
 8005f72:	61b9      	str	r1, [r7, #24]
 8005f74:	415b      	adcs	r3, r3
 8005f76:	61fb      	str	r3, [r7, #28]
 8005f78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f7c:	4641      	mov	r1, r8
 8005f7e:	1851      	adds	r1, r2, r1
 8005f80:	6139      	str	r1, [r7, #16]
 8005f82:	4649      	mov	r1, r9
 8005f84:	414b      	adcs	r3, r1
 8005f86:	617b      	str	r3, [r7, #20]
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f94:	4659      	mov	r1, fp
 8005f96:	00cb      	lsls	r3, r1, #3
 8005f98:	4651      	mov	r1, sl
 8005f9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f9e:	4651      	mov	r1, sl
 8005fa0:	00ca      	lsls	r2, r1, #3
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	4642      	mov	r2, r8
 8005faa:	189b      	adds	r3, r3, r2
 8005fac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005fb0:	464b      	mov	r3, r9
 8005fb2:	460a      	mov	r2, r1
 8005fb4:	eb42 0303 	adc.w	r3, r2, r3
 8005fb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005fc6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005fc8:	f04f 0200 	mov.w	r2, #0
 8005fcc:	f04f 0300 	mov.w	r3, #0
 8005fd0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005fd4:	4649      	mov	r1, r9
 8005fd6:	008b      	lsls	r3, r1, #2
 8005fd8:	4641      	mov	r1, r8
 8005fda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005fde:	4641      	mov	r1, r8
 8005fe0:	008a      	lsls	r2, r1, #2
 8005fe2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005fe6:	f7fa f953 	bl	8000290 <__aeabi_uldivmod>
 8005fea:	4602      	mov	r2, r0
 8005fec:	460b      	mov	r3, r1
 8005fee:	4611      	mov	r1, r2
 8005ff0:	4b38      	ldr	r3, [pc, #224]	@ (80060d4 <UART_SetConfig+0x4e4>)
 8005ff2:	fba3 2301 	umull	r2, r3, r3, r1
 8005ff6:	095b      	lsrs	r3, r3, #5
 8005ff8:	2264      	movs	r2, #100	@ 0x64
 8005ffa:	fb02 f303 	mul.w	r3, r2, r3
 8005ffe:	1acb      	subs	r3, r1, r3
 8006000:	011b      	lsls	r3, r3, #4
 8006002:	3332      	adds	r3, #50	@ 0x32
 8006004:	4a33      	ldr	r2, [pc, #204]	@ (80060d4 <UART_SetConfig+0x4e4>)
 8006006:	fba2 2303 	umull	r2, r3, r2, r3
 800600a:	095b      	lsrs	r3, r3, #5
 800600c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006010:	441c      	add	r4, r3
 8006012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006016:	2200      	movs	r2, #0
 8006018:	673b      	str	r3, [r7, #112]	@ 0x70
 800601a:	677a      	str	r2, [r7, #116]	@ 0x74
 800601c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006020:	4642      	mov	r2, r8
 8006022:	464b      	mov	r3, r9
 8006024:	1891      	adds	r1, r2, r2
 8006026:	60b9      	str	r1, [r7, #8]
 8006028:	415b      	adcs	r3, r3
 800602a:	60fb      	str	r3, [r7, #12]
 800602c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006030:	4641      	mov	r1, r8
 8006032:	1851      	adds	r1, r2, r1
 8006034:	6039      	str	r1, [r7, #0]
 8006036:	4649      	mov	r1, r9
 8006038:	414b      	adcs	r3, r1
 800603a:	607b      	str	r3, [r7, #4]
 800603c:	f04f 0200 	mov.w	r2, #0
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006048:	4659      	mov	r1, fp
 800604a:	00cb      	lsls	r3, r1, #3
 800604c:	4651      	mov	r1, sl
 800604e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006052:	4651      	mov	r1, sl
 8006054:	00ca      	lsls	r2, r1, #3
 8006056:	4610      	mov	r0, r2
 8006058:	4619      	mov	r1, r3
 800605a:	4603      	mov	r3, r0
 800605c:	4642      	mov	r2, r8
 800605e:	189b      	adds	r3, r3, r2
 8006060:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006062:	464b      	mov	r3, r9
 8006064:	460a      	mov	r2, r1
 8006066:	eb42 0303 	adc.w	r3, r2, r3
 800606a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800606c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	663b      	str	r3, [r7, #96]	@ 0x60
 8006076:	667a      	str	r2, [r7, #100]	@ 0x64
 8006078:	f04f 0200 	mov.w	r2, #0
 800607c:	f04f 0300 	mov.w	r3, #0
 8006080:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006084:	4649      	mov	r1, r9
 8006086:	008b      	lsls	r3, r1, #2
 8006088:	4641      	mov	r1, r8
 800608a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800608e:	4641      	mov	r1, r8
 8006090:	008a      	lsls	r2, r1, #2
 8006092:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006096:	f7fa f8fb 	bl	8000290 <__aeabi_uldivmod>
 800609a:	4602      	mov	r2, r0
 800609c:	460b      	mov	r3, r1
 800609e:	4b0d      	ldr	r3, [pc, #52]	@ (80060d4 <UART_SetConfig+0x4e4>)
 80060a0:	fba3 1302 	umull	r1, r3, r3, r2
 80060a4:	095b      	lsrs	r3, r3, #5
 80060a6:	2164      	movs	r1, #100	@ 0x64
 80060a8:	fb01 f303 	mul.w	r3, r1, r3
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	3332      	adds	r3, #50	@ 0x32
 80060b2:	4a08      	ldr	r2, [pc, #32]	@ (80060d4 <UART_SetConfig+0x4e4>)
 80060b4:	fba2 2303 	umull	r2, r3, r2, r3
 80060b8:	095b      	lsrs	r3, r3, #5
 80060ba:	f003 020f 	and.w	r2, r3, #15
 80060be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4422      	add	r2, r4
 80060c6:	609a      	str	r2, [r3, #8]
}
 80060c8:	bf00      	nop
 80060ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80060ce:	46bd      	mov	sp, r7
 80060d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060d4:	51eb851f 	.word	0x51eb851f

080060d8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d123      	bne.n	8006132 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80060f2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	6851      	ldr	r1, [r2, #4]
 80060fa:	683a      	ldr	r2, [r7, #0]
 80060fc:	6892      	ldr	r2, [r2, #8]
 80060fe:	4311      	orrs	r1, r2
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	68d2      	ldr	r2, [r2, #12]
 8006104:	4311      	orrs	r1, r2
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	6912      	ldr	r2, [r2, #16]
 800610a:	4311      	orrs	r1, r2
 800610c:	683a      	ldr	r2, [r7, #0]
 800610e:	6952      	ldr	r2, [r2, #20]
 8006110:	4311      	orrs	r1, r2
 8006112:	683a      	ldr	r2, [r7, #0]
 8006114:	6992      	ldr	r2, [r2, #24]
 8006116:	4311      	orrs	r1, r2
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	69d2      	ldr	r2, [r2, #28]
 800611c:	4311      	orrs	r1, r2
 800611e:	683a      	ldr	r2, [r7, #0]
 8006120:	6a12      	ldr	r2, [r2, #32]
 8006122:	4311      	orrs	r1, r2
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006128:	430a      	orrs	r2, r1
 800612a:	431a      	orrs	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	e028      	b.n	8006184 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	69d9      	ldr	r1, [r3, #28]
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	4319      	orrs	r1, r3
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006148:	430b      	orrs	r3, r1
 800614a:	431a      	orrs	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006158:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	6851      	ldr	r1, [r2, #4]
 8006160:	683a      	ldr	r2, [r7, #0]
 8006162:	6892      	ldr	r2, [r2, #8]
 8006164:	4311      	orrs	r1, r2
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	68d2      	ldr	r2, [r2, #12]
 800616a:	4311      	orrs	r1, r2
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	6912      	ldr	r2, [r2, #16]
 8006170:	4311      	orrs	r1, r2
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	6952      	ldr	r2, [r2, #20]
 8006176:	4311      	orrs	r1, r2
 8006178:	683a      	ldr	r2, [r7, #0]
 800617a:	6992      	ldr	r2, [r2, #24]
 800617c:	430a      	orrs	r2, r1
 800617e:	431a      	orrs	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	370c      	adds	r7, #12
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006192:	b480      	push	{r7}
 8006194:	b085      	sub	sp, #20
 8006196:	af00      	add	r7, sp, #0
 8006198:	60f8      	str	r0, [r7, #12]
 800619a:	60b9      	str	r1, [r7, #8]
 800619c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d128      	bne.n	80061f6 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	1e59      	subs	r1, r3, #1
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	3b01      	subs	r3, #1
 80061b8:	011b      	lsls	r3, r3, #4
 80061ba:	4319      	orrs	r1, r3
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	3b01      	subs	r3, #1
 80061c2:	021b      	lsls	r3, r3, #8
 80061c4:	4319      	orrs	r1, r3
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	3b01      	subs	r3, #1
 80061cc:	031b      	lsls	r3, r3, #12
 80061ce:	4319      	orrs	r1, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	3b01      	subs	r3, #1
 80061d6:	041b      	lsls	r3, r3, #16
 80061d8:	4319      	orrs	r1, r3
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	3b01      	subs	r3, #1
 80061e0:	051b      	lsls	r3, r3, #20
 80061e2:	4319      	orrs	r1, r3
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	3b01      	subs	r3, #1
 80061ea:	061b      	lsls	r3, r3, #24
 80061ec:	430b      	orrs	r3, r1
 80061ee:	431a      	orrs	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	609a      	str	r2, [r3, #8]
 80061f4:	e02f      	b.n	8006256 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80061fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	68d2      	ldr	r2, [r2, #12]
 8006206:	3a01      	subs	r2, #1
 8006208:	0311      	lsls	r1, r2, #12
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	6952      	ldr	r2, [r2, #20]
 800620e:	3a01      	subs	r2, #1
 8006210:	0512      	lsls	r2, r2, #20
 8006212:	430a      	orrs	r2, r1
 8006214:	431a      	orrs	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	1e59      	subs	r1, r3, #1
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	3b01      	subs	r3, #1
 800622e:	011b      	lsls	r3, r3, #4
 8006230:	4319      	orrs	r1, r3
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	3b01      	subs	r3, #1
 8006238:	021b      	lsls	r3, r3, #8
 800623a:	4319      	orrs	r1, r3
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	691b      	ldr	r3, [r3, #16]
 8006240:	3b01      	subs	r3, #1
 8006242:	041b      	lsls	r3, r3, #16
 8006244:	4319      	orrs	r1, r3
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	3b01      	subs	r3, #1
 800624c:	061b      	lsls	r3, r3, #24
 800624e:	430b      	orrs	r3, r1
 8006250:	431a      	orrs	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3714      	adds	r7, #20
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006264:	b084      	sub	sp, #16
 8006266:	b580      	push	{r7, lr}
 8006268:	b084      	sub	sp, #16
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
 800626e:	f107 001c 	add.w	r0, r7, #28
 8006272:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006276:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800627a:	2b01      	cmp	r3, #1
 800627c:	d123      	bne.n	80062c6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006282:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	68db      	ldr	r3, [r3, #12]
 800628e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80062a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d105      	bne.n	80062ba <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f001 fae8 	bl	8007890 <USB_CoreReset>
 80062c0:	4603      	mov	r3, r0
 80062c2:	73fb      	strb	r3, [r7, #15]
 80062c4:	e01b      	b.n	80062fe <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f001 fadc 	bl	8007890 <USB_CoreReset>
 80062d8:	4603      	mov	r3, r0
 80062da:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80062dc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d106      	bne.n	80062f2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80062f0:	e005      	b.n	80062fe <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80062fe:	7fbb      	ldrb	r3, [r7, #30]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d10b      	bne.n	800631c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	f043 0206 	orr.w	r2, r3, #6
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	f043 0220 	orr.w	r2, r3, #32
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800631c:	7bfb      	ldrb	r3, [r7, #15]
}
 800631e:	4618      	mov	r0, r3
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006328:	b004      	add	sp, #16
 800632a:	4770      	bx	lr

0800632c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800632c:	b480      	push	{r7}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	4613      	mov	r3, r2
 8006338:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800633a:	79fb      	ldrb	r3, [r7, #7]
 800633c:	2b02      	cmp	r3, #2
 800633e:	d165      	bne.n	800640c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	4a41      	ldr	r2, [pc, #260]	@ (8006448 <USB_SetTurnaroundTime+0x11c>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d906      	bls.n	8006356 <USB_SetTurnaroundTime+0x2a>
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	4a40      	ldr	r2, [pc, #256]	@ (800644c <USB_SetTurnaroundTime+0x120>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d202      	bcs.n	8006356 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006350:	230f      	movs	r3, #15
 8006352:	617b      	str	r3, [r7, #20]
 8006354:	e062      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	4a3c      	ldr	r2, [pc, #240]	@ (800644c <USB_SetTurnaroundTime+0x120>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d306      	bcc.n	800636c <USB_SetTurnaroundTime+0x40>
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	4a3b      	ldr	r2, [pc, #236]	@ (8006450 <USB_SetTurnaroundTime+0x124>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d202      	bcs.n	800636c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006366:	230e      	movs	r3, #14
 8006368:	617b      	str	r3, [r7, #20]
 800636a:	e057      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	4a38      	ldr	r2, [pc, #224]	@ (8006450 <USB_SetTurnaroundTime+0x124>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d306      	bcc.n	8006382 <USB_SetTurnaroundTime+0x56>
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	4a37      	ldr	r2, [pc, #220]	@ (8006454 <USB_SetTurnaroundTime+0x128>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d202      	bcs.n	8006382 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800637c:	230d      	movs	r3, #13
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	e04c      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	4a33      	ldr	r2, [pc, #204]	@ (8006454 <USB_SetTurnaroundTime+0x128>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d306      	bcc.n	8006398 <USB_SetTurnaroundTime+0x6c>
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	4a32      	ldr	r2, [pc, #200]	@ (8006458 <USB_SetTurnaroundTime+0x12c>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d802      	bhi.n	8006398 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006392:	230c      	movs	r3, #12
 8006394:	617b      	str	r3, [r7, #20]
 8006396:	e041      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	4a2f      	ldr	r2, [pc, #188]	@ (8006458 <USB_SetTurnaroundTime+0x12c>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d906      	bls.n	80063ae <USB_SetTurnaroundTime+0x82>
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	4a2e      	ldr	r2, [pc, #184]	@ (800645c <USB_SetTurnaroundTime+0x130>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d802      	bhi.n	80063ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80063a8:	230b      	movs	r3, #11
 80063aa:	617b      	str	r3, [r7, #20]
 80063ac:	e036      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	4a2a      	ldr	r2, [pc, #168]	@ (800645c <USB_SetTurnaroundTime+0x130>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d906      	bls.n	80063c4 <USB_SetTurnaroundTime+0x98>
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	4a29      	ldr	r2, [pc, #164]	@ (8006460 <USB_SetTurnaroundTime+0x134>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d802      	bhi.n	80063c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80063be:	230a      	movs	r3, #10
 80063c0:	617b      	str	r3, [r7, #20]
 80063c2:	e02b      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	4a26      	ldr	r2, [pc, #152]	@ (8006460 <USB_SetTurnaroundTime+0x134>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d906      	bls.n	80063da <USB_SetTurnaroundTime+0xae>
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4a25      	ldr	r2, [pc, #148]	@ (8006464 <USB_SetTurnaroundTime+0x138>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d202      	bcs.n	80063da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80063d4:	2309      	movs	r3, #9
 80063d6:	617b      	str	r3, [r7, #20]
 80063d8:	e020      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	4a21      	ldr	r2, [pc, #132]	@ (8006464 <USB_SetTurnaroundTime+0x138>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d306      	bcc.n	80063f0 <USB_SetTurnaroundTime+0xc4>
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	4a20      	ldr	r2, [pc, #128]	@ (8006468 <USB_SetTurnaroundTime+0x13c>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d802      	bhi.n	80063f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80063ea:	2308      	movs	r3, #8
 80063ec:	617b      	str	r3, [r7, #20]
 80063ee:	e015      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	4a1d      	ldr	r2, [pc, #116]	@ (8006468 <USB_SetTurnaroundTime+0x13c>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d906      	bls.n	8006406 <USB_SetTurnaroundTime+0xda>
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	4a1c      	ldr	r2, [pc, #112]	@ (800646c <USB_SetTurnaroundTime+0x140>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d202      	bcs.n	8006406 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006400:	2307      	movs	r3, #7
 8006402:	617b      	str	r3, [r7, #20]
 8006404:	e00a      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006406:	2306      	movs	r3, #6
 8006408:	617b      	str	r3, [r7, #20]
 800640a:	e007      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800640c:	79fb      	ldrb	r3, [r7, #7]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d102      	bne.n	8006418 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006412:	2309      	movs	r3, #9
 8006414:	617b      	str	r3, [r7, #20]
 8006416:	e001      	b.n	800641c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006418:	2309      	movs	r3, #9
 800641a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	68da      	ldr	r2, [r3, #12]
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	029b      	lsls	r3, r3, #10
 8006430:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006434:	431a      	orrs	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	371c      	adds	r7, #28
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	00d8acbf 	.word	0x00d8acbf
 800644c:	00e4e1c0 	.word	0x00e4e1c0
 8006450:	00f42400 	.word	0x00f42400
 8006454:	01067380 	.word	0x01067380
 8006458:	011a499f 	.word	0x011a499f
 800645c:	01312cff 	.word	0x01312cff
 8006460:	014ca43f 	.word	0x014ca43f
 8006464:	016e3600 	.word	0x016e3600
 8006468:	01a6ab1f 	.word	0x01a6ab1f
 800646c:	01e84800 	.word	0x01e84800

08006470 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f043 0201 	orr.w	r2, r3, #1
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006484:	2300      	movs	r3, #0
}
 8006486:	4618      	mov	r0, r3
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr

08006492 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006492:	b480      	push	{r7}
 8006494:	b083      	sub	sp, #12
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f023 0201 	bic.w	r2, r3, #1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	460b      	mov	r3, r1
 80064be:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80064d0:	78fb      	ldrb	r3, [r7, #3]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d115      	bne.n	8006502 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80064e2:	200a      	movs	r0, #10
 80064e4:	f7fb f9e0 	bl	80018a8 <HAL_Delay>
      ms += 10U;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	330a      	adds	r3, #10
 80064ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f001 f93f 	bl	8007772 <USB_GetMode>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d01e      	beq.n	8006538 <USB_SetCurrentMode+0x84>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2bc7      	cmp	r3, #199	@ 0xc7
 80064fe:	d9f0      	bls.n	80064e2 <USB_SetCurrentMode+0x2e>
 8006500:	e01a      	b.n	8006538 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006502:	78fb      	ldrb	r3, [r7, #3]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d115      	bne.n	8006534 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006514:	200a      	movs	r0, #10
 8006516:	f7fb f9c7 	bl	80018a8 <HAL_Delay>
      ms += 10U;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	330a      	adds	r3, #10
 800651e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f001 f926 	bl	8007772 <USB_GetMode>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d005      	beq.n	8006538 <USB_SetCurrentMode+0x84>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006530:	d9f0      	bls.n	8006514 <USB_SetCurrentMode+0x60>
 8006532:	e001      	b.n	8006538 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e005      	b.n	8006544 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2bc8      	cmp	r3, #200	@ 0xc8
 800653c:	d101      	bne.n	8006542 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e000      	b.n	8006544 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800654c:	b084      	sub	sp, #16
 800654e:	b580      	push	{r7, lr}
 8006550:	b086      	sub	sp, #24
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
 8006556:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800655a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800655e:	2300      	movs	r3, #0
 8006560:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006566:	2300      	movs	r3, #0
 8006568:	613b      	str	r3, [r7, #16]
 800656a:	e009      	b.n	8006580 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	3340      	adds	r3, #64	@ 0x40
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	4413      	add	r3, r2
 8006576:	2200      	movs	r2, #0
 8006578:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800657a:	693b      	ldr	r3, [r7, #16]
 800657c:	3301      	adds	r3, #1
 800657e:	613b      	str	r3, [r7, #16]
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	2b0e      	cmp	r3, #14
 8006584:	d9f2      	bls.n	800656c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006586:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800658a:	2b00      	cmp	r3, #0
 800658c:	d11c      	bne.n	80065c8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800659c:	f043 0302 	orr.w	r3, r3, #2
 80065a0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80065c6:	e00b      	b.n	80065e0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065cc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80065e6:	461a      	mov	r2, r3
 80065e8:	2300      	movs	r3, #0
 80065ea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80065ec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d10d      	bne.n	8006610 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80065f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d104      	bne.n	8006606 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80065fc:	2100      	movs	r1, #0
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 f968 	bl	80068d4 <USB_SetDevSpeed>
 8006604:	e008      	b.n	8006618 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006606:	2101      	movs	r1, #1
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 f963 	bl	80068d4 <USB_SetDevSpeed>
 800660e:	e003      	b.n	8006618 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006610:	2103      	movs	r1, #3
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f95e 	bl	80068d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006618:	2110      	movs	r1, #16
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f8fa 	bl	8006814 <USB_FlushTxFifo>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 f924 	bl	8006878 <USB_FlushRxFifo>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006640:	461a      	mov	r2, r3
 8006642:	2300      	movs	r3, #0
 8006644:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800664c:	461a      	mov	r2, r3
 800664e:	2300      	movs	r3, #0
 8006650:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006658:	461a      	mov	r2, r3
 800665a:	2300      	movs	r3, #0
 800665c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800665e:	2300      	movs	r3, #0
 8006660:	613b      	str	r3, [r7, #16]
 8006662:	e043      	b.n	80066ec <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	015a      	lsls	r2, r3, #5
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	4413      	add	r3, r2
 800666c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006676:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800667a:	d118      	bne.n	80066ae <USB_DevInit+0x162>
    {
      if (i == 0U)
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10a      	bne.n	8006698 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	015a      	lsls	r2, r3, #5
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	4413      	add	r3, r2
 800668a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800668e:	461a      	mov	r2, r3
 8006690:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006694:	6013      	str	r3, [r2, #0]
 8006696:	e013      	b.n	80066c0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	015a      	lsls	r2, r3, #5
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4413      	add	r3, r2
 80066a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a4:	461a      	mov	r2, r3
 80066a6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	e008      	b.n	80066c0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	015a      	lsls	r2, r3, #5
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4413      	add	r3, r2
 80066b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066ba:	461a      	mov	r2, r3
 80066bc:	2300      	movs	r3, #0
 80066be:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066cc:	461a      	mov	r2, r3
 80066ce:	2300      	movs	r3, #0
 80066d0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	015a      	lsls	r2, r3, #5
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	4413      	add	r3, r2
 80066da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066de:	461a      	mov	r2, r3
 80066e0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80066e4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	3301      	adds	r3, #1
 80066ea:	613b      	str	r3, [r7, #16]
 80066ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80066f0:	461a      	mov	r2, r3
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d3b5      	bcc.n	8006664 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80066f8:	2300      	movs	r3, #0
 80066fa:	613b      	str	r3, [r7, #16]
 80066fc:	e043      	b.n	8006786 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	015a      	lsls	r2, r3, #5
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	4413      	add	r3, r2
 8006706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006710:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006714:	d118      	bne.n	8006748 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10a      	bne.n	8006732 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	015a      	lsls	r2, r3, #5
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4413      	add	r3, r2
 8006724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006728:	461a      	mov	r2, r3
 800672a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800672e:	6013      	str	r3, [r2, #0]
 8006730:	e013      	b.n	800675a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	4413      	add	r3, r2
 800673a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800673e:	461a      	mov	r2, r3
 8006740:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006744:	6013      	str	r3, [r2, #0]
 8006746:	e008      	b.n	800675a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	015a      	lsls	r2, r3, #5
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	4413      	add	r3, r2
 8006750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006754:	461a      	mov	r2, r3
 8006756:	2300      	movs	r3, #0
 8006758:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	015a      	lsls	r2, r3, #5
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	4413      	add	r3, r2
 8006762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006766:	461a      	mov	r2, r3
 8006768:	2300      	movs	r3, #0
 800676a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	015a      	lsls	r2, r3, #5
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4413      	add	r3, r2
 8006774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006778:	461a      	mov	r2, r3
 800677a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800677e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	3301      	adds	r3, #1
 8006784:	613b      	str	r3, [r7, #16]
 8006786:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800678a:	461a      	mov	r2, r3
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	4293      	cmp	r3, r2
 8006790:	d3b5      	bcc.n	80066fe <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067a4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80067b2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80067b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d105      	bne.n	80067c8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	f043 0210 	orr.w	r2, r3, #16
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	699a      	ldr	r2, [r3, #24]
 80067cc:	4b10      	ldr	r3, [pc, #64]	@ (8006810 <USB_DevInit+0x2c4>)
 80067ce:	4313      	orrs	r3, r2
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80067d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d005      	beq.n	80067e8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	f043 0208 	orr.w	r2, r3, #8
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80067e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d107      	bne.n	8006800 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067f8:	f043 0304 	orr.w	r3, r3, #4
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006800:	7dfb      	ldrb	r3, [r7, #23]
}
 8006802:	4618      	mov	r0, r3
 8006804:	3718      	adds	r7, #24
 8006806:	46bd      	mov	sp, r7
 8006808:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800680c:	b004      	add	sp, #16
 800680e:	4770      	bx	lr
 8006810:	803c3800 	.word	0x803c3800

08006814 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800681e:	2300      	movs	r3, #0
 8006820:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	3301      	adds	r3, #1
 8006826:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800682e:	d901      	bls.n	8006834 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e01b      	b.n	800686c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	2b00      	cmp	r3, #0
 800683a:	daf2      	bge.n	8006822 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800683c:	2300      	movs	r3, #0
 800683e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	019b      	lsls	r3, r3, #6
 8006844:	f043 0220 	orr.w	r2, r3, #32
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	3301      	adds	r3, #1
 8006850:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006858:	d901      	bls.n	800685e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800685a:	2303      	movs	r3, #3
 800685c:	e006      	b.n	800686c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b20      	cmp	r3, #32
 8006868:	d0f0      	beq.n	800684c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	3301      	adds	r3, #1
 8006888:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006890:	d901      	bls.n	8006896 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e018      	b.n	80068c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	2b00      	cmp	r3, #0
 800689c:	daf2      	bge.n	8006884 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800689e:	2300      	movs	r3, #0
 80068a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2210      	movs	r2, #16
 80068a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	3301      	adds	r3, #1
 80068ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068b4:	d901      	bls.n	80068ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e006      	b.n	80068c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	f003 0310 	and.w	r3, r3, #16
 80068c2:	2b10      	cmp	r3, #16
 80068c4:	d0f0      	beq.n	80068a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80068c6:	2300      	movs	r3, #0
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3714      	adds	r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b085      	sub	sp, #20
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	460b      	mov	r3, r1
 80068de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	78fb      	ldrb	r3, [r7, #3]
 80068ee:	68f9      	ldr	r1, [r7, #12]
 80068f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068f4:	4313      	orrs	r3, r2
 80068f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3714      	adds	r7, #20
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006906:	b480      	push	{r7}
 8006908:	b087      	sub	sp, #28
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 0306 	and.w	r3, r3, #6
 800691e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d102      	bne.n	800692c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006926:	2300      	movs	r3, #0
 8006928:	75fb      	strb	r3, [r7, #23]
 800692a:	e00a      	b.n	8006942 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2b02      	cmp	r3, #2
 8006930:	d002      	beq.n	8006938 <USB_GetDevSpeed+0x32>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2b06      	cmp	r3, #6
 8006936:	d102      	bne.n	800693e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006938:	2302      	movs	r3, #2
 800693a:	75fb      	strb	r3, [r7, #23]
 800693c:	e001      	b.n	8006942 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800693e:	230f      	movs	r3, #15
 8006940:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006942:	7dfb      	ldrb	r3, [r7, #23]
}
 8006944:	4618      	mov	r0, r3
 8006946:	371c      	adds	r7, #28
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr

08006950 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006950:	b480      	push	{r7}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	785b      	ldrb	r3, [r3, #1]
 8006968:	2b01      	cmp	r3, #1
 800696a:	d13a      	bne.n	80069e2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006972:	69da      	ldr	r2, [r3, #28]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	f003 030f 	and.w	r3, r3, #15
 800697c:	2101      	movs	r1, #1
 800697e:	fa01 f303 	lsl.w	r3, r1, r3
 8006982:	b29b      	uxth	r3, r3
 8006984:	68f9      	ldr	r1, [r7, #12]
 8006986:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800698a:	4313      	orrs	r3, r2
 800698c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	015a      	lsls	r2, r3, #5
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	4413      	add	r3, r2
 8006996:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d155      	bne.n	8006a50 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	015a      	lsls	r2, r3, #5
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	4413      	add	r3, r2
 80069ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	791b      	ldrb	r3, [r3, #4]
 80069be:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069c0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	059b      	lsls	r3, r3, #22
 80069c6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069c8:	4313      	orrs	r3, r2
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	0151      	lsls	r1, r2, #5
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	440a      	add	r2, r1
 80069d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069de:	6013      	str	r3, [r2, #0]
 80069e0:	e036      	b.n	8006a50 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069e8:	69da      	ldr	r2, [r3, #28]
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	f003 030f 	and.w	r3, r3, #15
 80069f2:	2101      	movs	r1, #1
 80069f4:	fa01 f303 	lsl.w	r3, r1, r3
 80069f8:	041b      	lsls	r3, r3, #16
 80069fa:	68f9      	ldr	r1, [r7, #12]
 80069fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a00:	4313      	orrs	r3, r2
 8006a02:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	015a      	lsls	r2, r3, #5
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d11a      	bne.n	8006a50 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	015a      	lsls	r2, r3, #5
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4413      	add	r3, r2
 8006a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	791b      	ldrb	r3, [r3, #4]
 8006a34:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a36:	430b      	orrs	r3, r1
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	68ba      	ldr	r2, [r7, #8]
 8006a3c:	0151      	lsls	r1, r2, #5
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	440a      	add	r2, r1
 8006a42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a4e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006a50:	2300      	movs	r3, #0
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3714      	adds	r7, #20
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
	...

08006a60 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	785b      	ldrb	r3, [r3, #1]
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d161      	bne.n	8006b40 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	015a      	lsls	r2, r3, #5
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a92:	d11f      	bne.n	8006ad4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	015a      	lsls	r2, r3, #5
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68ba      	ldr	r2, [r7, #8]
 8006aa4:	0151      	lsls	r1, r2, #5
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	440a      	add	r2, r1
 8006aaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006aae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006ab2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	015a      	lsls	r2, r3, #5
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	4413      	add	r3, r2
 8006abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	0151      	lsls	r1, r2, #5
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	440a      	add	r2, r1
 8006aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ace:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ad2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ada:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	f003 030f 	and.w	r3, r3, #15
 8006ae4:	2101      	movs	r1, #1
 8006ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	43db      	mvns	r3, r3
 8006aee:	68f9      	ldr	r1, [r7, #12]
 8006af0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006af4:	4013      	ands	r3, r2
 8006af6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006afe:	69da      	ldr	r2, [r3, #28]
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	f003 030f 	and.w	r3, r3, #15
 8006b08:	2101      	movs	r1, #1
 8006b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	43db      	mvns	r3, r3
 8006b12:	68f9      	ldr	r1, [r7, #12]
 8006b14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b18:	4013      	ands	r3, r2
 8006b1a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	015a      	lsls	r2, r3, #5
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	0159      	lsls	r1, r3, #5
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	440b      	add	r3, r1
 8006b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b36:	4619      	mov	r1, r3
 8006b38:	4b35      	ldr	r3, [pc, #212]	@ (8006c10 <USB_DeactivateEndpoint+0x1b0>)
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	600b      	str	r3, [r1, #0]
 8006b3e:	e060      	b.n	8006c02 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	015a      	lsls	r2, r3, #5
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	4413      	add	r3, r2
 8006b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b56:	d11f      	bne.n	8006b98 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	015a      	lsls	r2, r3, #5
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	4413      	add	r3, r2
 8006b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	0151      	lsls	r1, r2, #5
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	440a      	add	r2, r1
 8006b6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b72:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b76:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	015a      	lsls	r2, r3, #5
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	4413      	add	r3, r2
 8006b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	0151      	lsls	r1, r2, #5
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	440a      	add	r2, r1
 8006b8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	f003 030f 	and.w	r3, r3, #15
 8006ba8:	2101      	movs	r1, #1
 8006baa:	fa01 f303 	lsl.w	r3, r1, r3
 8006bae:	041b      	lsls	r3, r3, #16
 8006bb0:	43db      	mvns	r3, r3
 8006bb2:	68f9      	ldr	r1, [r7, #12]
 8006bb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bb8:	4013      	ands	r3, r2
 8006bba:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bc2:	69da      	ldr	r2, [r3, #28]
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	f003 030f 	and.w	r3, r3, #15
 8006bcc:	2101      	movs	r1, #1
 8006bce:	fa01 f303 	lsl.w	r3, r1, r3
 8006bd2:	041b      	lsls	r3, r3, #16
 8006bd4:	43db      	mvns	r3, r3
 8006bd6:	68f9      	ldr	r1, [r7, #12]
 8006bd8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bdc:	4013      	ands	r3, r2
 8006bde:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	015a      	lsls	r2, r3, #5
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	4413      	add	r3, r2
 8006be8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	0159      	lsls	r1, r3, #5
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	440b      	add	r3, r1
 8006bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	4b05      	ldr	r3, [pc, #20]	@ (8006c14 <USB_DeactivateEndpoint+0x1b4>)
 8006bfe:	4013      	ands	r3, r2
 8006c00:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3714      	adds	r7, #20
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr
 8006c10:	ec337800 	.word	0xec337800
 8006c14:	eff37800 	.word	0xeff37800

08006c18 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b08a      	sub	sp, #40	@ 0x28
 8006c1c:	af02      	add	r7, sp, #8
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	4613      	mov	r3, r2
 8006c24:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	785b      	ldrb	r3, [r3, #1]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	f040 817f 	bne.w	8006f38 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d132      	bne.n	8006ca8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	015a      	lsls	r2, r3, #5
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	4413      	add	r3, r2
 8006c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c4e:	691b      	ldr	r3, [r3, #16]
 8006c50:	69ba      	ldr	r2, [r7, #24]
 8006c52:	0151      	lsls	r1, r2, #5
 8006c54:	69fa      	ldr	r2, [r7, #28]
 8006c56:	440a      	add	r2, r1
 8006c58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c5c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006c60:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006c64:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	015a      	lsls	r2, r3, #5
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	69ba      	ldr	r2, [r7, #24]
 8006c76:	0151      	lsls	r1, r2, #5
 8006c78:	69fa      	ldr	r2, [r7, #28]
 8006c7a:	440a      	add	r2, r1
 8006c7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c80:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	015a      	lsls	r2, r3, #5
 8006c8a:	69fb      	ldr	r3, [r7, #28]
 8006c8c:	4413      	add	r3, r2
 8006c8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	69ba      	ldr	r2, [r7, #24]
 8006c96:	0151      	lsls	r1, r2, #5
 8006c98:	69fa      	ldr	r2, [r7, #28]
 8006c9a:	440a      	add	r2, r1
 8006c9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ca0:	0cdb      	lsrs	r3, r3, #19
 8006ca2:	04db      	lsls	r3, r3, #19
 8006ca4:	6113      	str	r3, [r2, #16]
 8006ca6:	e097      	b.n	8006dd8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	69ba      	ldr	r2, [r7, #24]
 8006cb8:	0151      	lsls	r1, r2, #5
 8006cba:	69fa      	ldr	r2, [r7, #28]
 8006cbc:	440a      	add	r2, r1
 8006cbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cc2:	0cdb      	lsrs	r3, r3, #19
 8006cc4:	04db      	lsls	r3, r3, #19
 8006cc6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	015a      	lsls	r2, r3, #5
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	4413      	add	r3, r2
 8006cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	69ba      	ldr	r2, [r7, #24]
 8006cd8:	0151      	lsls	r1, r2, #5
 8006cda:	69fa      	ldr	r2, [r7, #28]
 8006cdc:	440a      	add	r2, r1
 8006cde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ce2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006ce6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006cea:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d11a      	bne.n	8006d28 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	691a      	ldr	r2, [r3, #16]
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d903      	bls.n	8006d06 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	689a      	ldr	r2, [r3, #8]
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	015a      	lsls	r2, r3, #5
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d12:	691b      	ldr	r3, [r3, #16]
 8006d14:	69ba      	ldr	r2, [r7, #24]
 8006d16:	0151      	lsls	r1, r2, #5
 8006d18:	69fa      	ldr	r2, [r7, #28]
 8006d1a:	440a      	add	r2, r1
 8006d1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d24:	6113      	str	r3, [r2, #16]
 8006d26:	e044      	b.n	8006db2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	691a      	ldr	r2, [r3, #16]
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	4413      	add	r3, r2
 8006d32:	1e5a      	subs	r2, r3, #1
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d3c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	015a      	lsls	r2, r3, #5
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	4413      	add	r3, r2
 8006d46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d4a:	691a      	ldr	r2, [r3, #16]
 8006d4c:	8afb      	ldrh	r3, [r7, #22]
 8006d4e:	04d9      	lsls	r1, r3, #19
 8006d50:	4ba4      	ldr	r3, [pc, #656]	@ (8006fe4 <USB_EPStartXfer+0x3cc>)
 8006d52:	400b      	ands	r3, r1
 8006d54:	69b9      	ldr	r1, [r7, #24]
 8006d56:	0148      	lsls	r0, r1, #5
 8006d58:	69f9      	ldr	r1, [r7, #28]
 8006d5a:	4401      	add	r1, r0
 8006d5c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006d60:	4313      	orrs	r3, r2
 8006d62:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	791b      	ldrb	r3, [r3, #4]
 8006d68:	2b01      	cmp	r3, #1
 8006d6a:	d122      	bne.n	8006db2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	015a      	lsls	r2, r3, #5
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	4413      	add	r3, r2
 8006d74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d78:	691b      	ldr	r3, [r3, #16]
 8006d7a:	69ba      	ldr	r2, [r7, #24]
 8006d7c:	0151      	lsls	r1, r2, #5
 8006d7e:	69fa      	ldr	r2, [r7, #28]
 8006d80:	440a      	add	r2, r1
 8006d82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d86:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006d8a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	015a      	lsls	r2, r3, #5
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	4413      	add	r3, r2
 8006d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d98:	691a      	ldr	r2, [r3, #16]
 8006d9a:	8afb      	ldrh	r3, [r7, #22]
 8006d9c:	075b      	lsls	r3, r3, #29
 8006d9e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006da2:	69b9      	ldr	r1, [r7, #24]
 8006da4:	0148      	lsls	r0, r1, #5
 8006da6:	69f9      	ldr	r1, [r7, #28]
 8006da8:	4401      	add	r1, r0
 8006daa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006dae:	4313      	orrs	r3, r2
 8006db0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	015a      	lsls	r2, r3, #5
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	4413      	add	r3, r2
 8006dba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dbe:	691a      	ldr	r2, [r3, #16]
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dc8:	69b9      	ldr	r1, [r7, #24]
 8006dca:	0148      	lsls	r0, r1, #5
 8006dcc:	69f9      	ldr	r1, [r7, #28]
 8006dce:	4401      	add	r1, r0
 8006dd0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006dd8:	79fb      	ldrb	r3, [r7, #7]
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d14b      	bne.n	8006e76 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	69db      	ldr	r3, [r3, #28]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d009      	beq.n	8006dfa <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	015a      	lsls	r2, r3, #5
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	4413      	add	r3, r2
 8006dee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006df2:	461a      	mov	r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	69db      	ldr	r3, [r3, #28]
 8006df8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	791b      	ldrb	r3, [r3, #4]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d128      	bne.n	8006e54 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d110      	bne.n	8006e34 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	015a      	lsls	r2, r3, #5
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	4413      	add	r3, r2
 8006e1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	0151      	lsls	r1, r2, #5
 8006e24:	69fa      	ldr	r2, [r7, #28]
 8006e26:	440a      	add	r2, r1
 8006e28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e2c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006e30:	6013      	str	r3, [r2, #0]
 8006e32:	e00f      	b.n	8006e54 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	69fb      	ldr	r3, [r7, #28]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	69ba      	ldr	r2, [r7, #24]
 8006e44:	0151      	lsls	r1, r2, #5
 8006e46:	69fa      	ldr	r2, [r7, #28]
 8006e48:	440a      	add	r2, r1
 8006e4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e52:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	69ba      	ldr	r2, [r7, #24]
 8006e64:	0151      	lsls	r1, r2, #5
 8006e66:	69fa      	ldr	r2, [r7, #28]
 8006e68:	440a      	add	r2, r1
 8006e6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e6e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006e72:	6013      	str	r3, [r2, #0]
 8006e74:	e166      	b.n	8007144 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	015a      	lsls	r2, r3, #5
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	4413      	add	r3, r2
 8006e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	69ba      	ldr	r2, [r7, #24]
 8006e86:	0151      	lsls	r1, r2, #5
 8006e88:	69fa      	ldr	r2, [r7, #28]
 8006e8a:	440a      	add	r2, r1
 8006e8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e90:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006e94:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	791b      	ldrb	r3, [r3, #4]
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d015      	beq.n	8006eca <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f000 814e 	beq.w	8007144 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	f003 030f 	and.w	r3, r3, #15
 8006eb8:	2101      	movs	r1, #1
 8006eba:	fa01 f303 	lsl.w	r3, r1, r3
 8006ebe:	69f9      	ldr	r1, [r7, #28]
 8006ec0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	634b      	str	r3, [r1, #52]	@ 0x34
 8006ec8:	e13c      	b.n	8007144 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006eca:	69fb      	ldr	r3, [r7, #28]
 8006ecc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d110      	bne.n	8006efc <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	015a      	lsls	r2, r3, #5
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	0151      	lsls	r1, r2, #5
 8006eec:	69fa      	ldr	r2, [r7, #28]
 8006eee:	440a      	add	r2, r1
 8006ef0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ef4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ef8:	6013      	str	r3, [r2, #0]
 8006efa:	e00f      	b.n	8006f1c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	015a      	lsls	r2, r3, #5
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	4413      	add	r3, r2
 8006f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	0151      	lsls	r1, r2, #5
 8006f0e:	69fa      	ldr	r2, [r7, #28]
 8006f10:	440a      	add	r2, r1
 8006f12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f1a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	68d9      	ldr	r1, [r3, #12]
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	781a      	ldrb	r2, [r3, #0]
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	691b      	ldr	r3, [r3, #16]
 8006f28:	b298      	uxth	r0, r3
 8006f2a:	79fb      	ldrb	r3, [r7, #7]
 8006f2c:	9300      	str	r3, [sp, #0]
 8006f2e:	4603      	mov	r3, r0
 8006f30:	68f8      	ldr	r0, [r7, #12]
 8006f32:	f000 f9b9 	bl	80072a8 <USB_WritePacket>
 8006f36:	e105      	b.n	8007144 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f38:	69bb      	ldr	r3, [r7, #24]
 8006f3a:	015a      	lsls	r2, r3, #5
 8006f3c:	69fb      	ldr	r3, [r7, #28]
 8006f3e:	4413      	add	r3, r2
 8006f40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	69ba      	ldr	r2, [r7, #24]
 8006f48:	0151      	lsls	r1, r2, #5
 8006f4a:	69fa      	ldr	r2, [r7, #28]
 8006f4c:	440a      	add	r2, r1
 8006f4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f52:	0cdb      	lsrs	r3, r3, #19
 8006f54:	04db      	lsls	r3, r3, #19
 8006f56:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f58:	69bb      	ldr	r3, [r7, #24]
 8006f5a:	015a      	lsls	r2, r3, #5
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	4413      	add	r3, r2
 8006f60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	69ba      	ldr	r2, [r7, #24]
 8006f68:	0151      	lsls	r1, r2, #5
 8006f6a:	69fa      	ldr	r2, [r7, #28]
 8006f6c:	440a      	add	r2, r1
 8006f6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f72:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f76:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f7a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d132      	bne.n	8006fe8 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	689a      	ldr	r2, [r3, #8]
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	689a      	ldr	r2, [r3, #8]
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	015a      	lsls	r2, r3, #5
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fa6:	691a      	ldr	r2, [r3, #16]
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	6a1b      	ldr	r3, [r3, #32]
 8006fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fb0:	69b9      	ldr	r1, [r7, #24]
 8006fb2:	0148      	lsls	r0, r1, #5
 8006fb4:	69f9      	ldr	r1, [r7, #28]
 8006fb6:	4401      	add	r1, r0
 8006fb8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	0151      	lsls	r1, r2, #5
 8006fd2:	69fa      	ldr	r2, [r7, #28]
 8006fd4:	440a      	add	r2, r1
 8006fd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fde:	6113      	str	r3, [r2, #16]
 8006fe0:	e062      	b.n	80070a8 <USB_EPStartXfer+0x490>
 8006fe2:	bf00      	nop
 8006fe4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d123      	bne.n	8007038 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	015a      	lsls	r2, r3, #5
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	4413      	add	r3, r2
 8006ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ffc:	691a      	ldr	r2, [r3, #16]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007006:	69b9      	ldr	r1, [r7, #24]
 8007008:	0148      	lsls	r0, r1, #5
 800700a:	69f9      	ldr	r1, [r7, #28]
 800700c:	4401      	add	r1, r0
 800700e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007012:	4313      	orrs	r3, r2
 8007014:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	4413      	add	r3, r2
 800701e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	0151      	lsls	r1, r2, #5
 8007028:	69fa      	ldr	r2, [r7, #28]
 800702a:	440a      	add	r2, r1
 800702c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007030:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007034:	6113      	str	r3, [r2, #16]
 8007036:	e037      	b.n	80070a8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	691a      	ldr	r2, [r3, #16]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	4413      	add	r3, r2
 8007042:	1e5a      	subs	r2, r3, #1
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	fbb2 f3f3 	udiv	r3, r2, r3
 800704c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	8afa      	ldrh	r2, [r7, #22]
 8007054:	fb03 f202 	mul.w	r2, r3, r2
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	4413      	add	r3, r2
 8007064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007068:	691a      	ldr	r2, [r3, #16]
 800706a:	8afb      	ldrh	r3, [r7, #22]
 800706c:	04d9      	lsls	r1, r3, #19
 800706e:	4b38      	ldr	r3, [pc, #224]	@ (8007150 <USB_EPStartXfer+0x538>)
 8007070:	400b      	ands	r3, r1
 8007072:	69b9      	ldr	r1, [r7, #24]
 8007074:	0148      	lsls	r0, r1, #5
 8007076:	69f9      	ldr	r1, [r7, #28]
 8007078:	4401      	add	r1, r0
 800707a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800707e:	4313      	orrs	r3, r2
 8007080:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007082:	69bb      	ldr	r3, [r7, #24]
 8007084:	015a      	lsls	r2, r3, #5
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	4413      	add	r3, r2
 800708a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800708e:	691a      	ldr	r2, [r3, #16]
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	6a1b      	ldr	r3, [r3, #32]
 8007094:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007098:	69b9      	ldr	r1, [r7, #24]
 800709a:	0148      	lsls	r0, r1, #5
 800709c:	69f9      	ldr	r1, [r7, #28]
 800709e:	4401      	add	r1, r0
 80070a0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80070a4:	4313      	orrs	r3, r2
 80070a6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80070a8:	79fb      	ldrb	r3, [r7, #7]
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d10d      	bne.n	80070ca <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d009      	beq.n	80070ca <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	68d9      	ldr	r1, [r3, #12]
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	015a      	lsls	r2, r3, #5
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	4413      	add	r3, r2
 80070c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070c6:	460a      	mov	r2, r1
 80070c8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	791b      	ldrb	r3, [r3, #4]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d128      	bne.n	8007124 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d110      	bne.n	8007104 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	69ba      	ldr	r2, [r7, #24]
 80070f2:	0151      	lsls	r1, r2, #5
 80070f4:	69fa      	ldr	r2, [r7, #28]
 80070f6:	440a      	add	r2, r1
 80070f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007100:	6013      	str	r3, [r2, #0]
 8007102:	e00f      	b.n	8007124 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	015a      	lsls	r2, r3, #5
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	4413      	add	r3, r2
 800710c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	0151      	lsls	r1, r2, #5
 8007116:	69fa      	ldr	r2, [r7, #28]
 8007118:	440a      	add	r2, r1
 800711a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800711e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007122:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	015a      	lsls	r2, r3, #5
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	4413      	add	r3, r2
 800712c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	69ba      	ldr	r2, [r7, #24]
 8007134:	0151      	lsls	r1, r2, #5
 8007136:	69fa      	ldr	r2, [r7, #28]
 8007138:	440a      	add	r2, r1
 800713a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800713e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007142:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	3720      	adds	r7, #32
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	1ff80000 	.word	0x1ff80000

08007154 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007154:	b480      	push	{r7}
 8007156:	b087      	sub	sp, #28
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800715e:	2300      	movs	r3, #0
 8007160:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007162:	2300      	movs	r3, #0
 8007164:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	785b      	ldrb	r3, [r3, #1]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d14a      	bne.n	8007208 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	015a      	lsls	r2, r3, #5
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	4413      	add	r3, r2
 800717c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007186:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800718a:	f040 8086 	bne.w	800729a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	4413      	add	r3, r2
 8007198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	683a      	ldr	r2, [r7, #0]
 80071a0:	7812      	ldrb	r2, [r2, #0]
 80071a2:	0151      	lsls	r1, r2, #5
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	440a      	add	r2, r1
 80071a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80071b0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	015a      	lsls	r2, r3, #5
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	4413      	add	r3, r2
 80071bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	683a      	ldr	r2, [r7, #0]
 80071c4:	7812      	ldrb	r2, [r2, #0]
 80071c6:	0151      	lsls	r1, r2, #5
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	440a      	add	r2, r1
 80071cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	3301      	adds	r3, #1
 80071da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d902      	bls.n	80071ec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	75fb      	strb	r3, [r7, #23]
          break;
 80071ea:	e056      	b.n	800729a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	015a      	lsls	r2, r3, #5
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	4413      	add	r3, r2
 80071f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007200:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007204:	d0e7      	beq.n	80071d6 <USB_EPStopXfer+0x82>
 8007206:	e048      	b.n	800729a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	4413      	add	r3, r2
 8007212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800721c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007220:	d13b      	bne.n	800729a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	781b      	ldrb	r3, [r3, #0]
 8007226:	015a      	lsls	r2, r3, #5
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	4413      	add	r3, r2
 800722c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	7812      	ldrb	r2, [r2, #0]
 8007236:	0151      	lsls	r1, r2, #5
 8007238:	693a      	ldr	r2, [r7, #16]
 800723a:	440a      	add	r2, r1
 800723c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007240:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007244:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	015a      	lsls	r2, r3, #5
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	4413      	add	r3, r2
 8007250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	683a      	ldr	r2, [r7, #0]
 8007258:	7812      	ldrb	r2, [r2, #0]
 800725a:	0151      	lsls	r1, r2, #5
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	440a      	add	r2, r1
 8007260:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007264:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007268:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	3301      	adds	r3, #1
 800726e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007276:	4293      	cmp	r3, r2
 8007278:	d902      	bls.n	8007280 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	75fb      	strb	r3, [r7, #23]
          break;
 800727e:	e00c      	b.n	800729a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	781b      	ldrb	r3, [r3, #0]
 8007284:	015a      	lsls	r2, r3, #5
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	4413      	add	r3, r2
 800728a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007294:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007298:	d0e7      	beq.n	800726a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800729a:	7dfb      	ldrb	r3, [r7, #23]
}
 800729c:	4618      	mov	r0, r3
 800729e:	371c      	adds	r7, #28
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b089      	sub	sp, #36	@ 0x24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	4611      	mov	r1, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	460b      	mov	r3, r1
 80072b8:	71fb      	strb	r3, [r7, #7]
 80072ba:	4613      	mov	r3, r2
 80072bc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80072c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d123      	bne.n	8007316 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80072ce:	88bb      	ldrh	r3, [r7, #4]
 80072d0:	3303      	adds	r3, #3
 80072d2:	089b      	lsrs	r3, r3, #2
 80072d4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80072d6:	2300      	movs	r3, #0
 80072d8:	61bb      	str	r3, [r7, #24]
 80072da:	e018      	b.n	800730e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80072dc:	79fb      	ldrb	r3, [r7, #7]
 80072de:	031a      	lsls	r2, r3, #12
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072e8:	461a      	mov	r2, r3
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	6013      	str	r3, [r2, #0]
      pSrc++;
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	3301      	adds	r3, #1
 80072f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	3301      	adds	r3, #1
 80072fa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	3301      	adds	r3, #1
 8007300:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007302:	69fb      	ldr	r3, [r7, #28]
 8007304:	3301      	adds	r3, #1
 8007306:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007308:	69bb      	ldr	r3, [r7, #24]
 800730a:	3301      	adds	r3, #1
 800730c:	61bb      	str	r3, [r7, #24]
 800730e:	69ba      	ldr	r2, [r7, #24]
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	429a      	cmp	r2, r3
 8007314:	d3e2      	bcc.n	80072dc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3724      	adds	r7, #36	@ 0x24
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007324:	b480      	push	{r7}
 8007326:	b08b      	sub	sp, #44	@ 0x2c
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	4613      	mov	r3, r2
 8007330:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800733a:	88fb      	ldrh	r3, [r7, #6]
 800733c:	089b      	lsrs	r3, r3, #2
 800733e:	b29b      	uxth	r3, r3
 8007340:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007342:	88fb      	ldrh	r3, [r7, #6]
 8007344:	f003 0303 	and.w	r3, r3, #3
 8007348:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800734a:	2300      	movs	r3, #0
 800734c:	623b      	str	r3, [r7, #32]
 800734e:	e014      	b.n	800737a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735a:	601a      	str	r2, [r3, #0]
    pDest++;
 800735c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735e:	3301      	adds	r3, #1
 8007360:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007364:	3301      	adds	r3, #1
 8007366:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800736a:	3301      	adds	r3, #1
 800736c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800736e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007370:	3301      	adds	r3, #1
 8007372:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007374:	6a3b      	ldr	r3, [r7, #32]
 8007376:	3301      	adds	r3, #1
 8007378:	623b      	str	r3, [r7, #32]
 800737a:	6a3a      	ldr	r2, [r7, #32]
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	429a      	cmp	r2, r3
 8007380:	d3e6      	bcc.n	8007350 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007382:	8bfb      	ldrh	r3, [r7, #30]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d01e      	beq.n	80073c6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007388:	2300      	movs	r3, #0
 800738a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007392:	461a      	mov	r2, r3
 8007394:	f107 0310 	add.w	r3, r7, #16
 8007398:	6812      	ldr	r2, [r2, #0]
 800739a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800739c:	693a      	ldr	r2, [r7, #16]
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	00db      	lsls	r3, r3, #3
 80073a4:	fa22 f303 	lsr.w	r3, r2, r3
 80073a8:	b2da      	uxtb	r2, r3
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	701a      	strb	r2, [r3, #0]
      i++;
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	3301      	adds	r3, #1
 80073b2:	623b      	str	r3, [r7, #32]
      pDest++;
 80073b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b6:	3301      	adds	r3, #1
 80073b8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80073ba:	8bfb      	ldrh	r3, [r7, #30]
 80073bc:	3b01      	subs	r3, #1
 80073be:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80073c0:	8bfb      	ldrh	r3, [r7, #30]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1ea      	bne.n	800739c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80073c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	372c      	adds	r7, #44	@ 0x2c
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	785b      	ldrb	r3, [r3, #1]
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d12c      	bne.n	800744a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	015a      	lsls	r2, r3, #5
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	4413      	add	r3, r2
 80073f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	db12      	blt.n	8007428 <USB_EPSetStall+0x54>
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d00f      	beq.n	8007428 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	015a      	lsls	r2, r3, #5
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4413      	add	r3, r2
 8007410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68ba      	ldr	r2, [r7, #8]
 8007418:	0151      	lsls	r1, r2, #5
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	440a      	add	r2, r1
 800741e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007422:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007426:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	015a      	lsls	r2, r3, #5
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	4413      	add	r3, r2
 8007430:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68ba      	ldr	r2, [r7, #8]
 8007438:	0151      	lsls	r1, r2, #5
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	440a      	add	r2, r1
 800743e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007442:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	e02b      	b.n	80074a2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	015a      	lsls	r2, r3, #5
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	4413      	add	r3, r2
 8007452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	db12      	blt.n	8007482 <USB_EPSetStall+0xae>
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d00f      	beq.n	8007482 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	015a      	lsls	r2, r3, #5
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	4413      	add	r3, r2
 800746a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68ba      	ldr	r2, [r7, #8]
 8007472:	0151      	lsls	r1, r2, #5
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	440a      	add	r2, r1
 8007478:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800747c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007480:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	015a      	lsls	r2, r3, #5
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	4413      	add	r3, r2
 800748a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	0151      	lsls	r1, r2, #5
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	440a      	add	r2, r1
 8007498:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800749c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80074a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80074a2:	2300      	movs	r3, #0
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3714      	adds	r7, #20
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr

080074b0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	785b      	ldrb	r3, [r3, #1]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d128      	bne.n	800751e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	015a      	lsls	r2, r3, #5
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	4413      	add	r3, r2
 80074d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	0151      	lsls	r1, r2, #5
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	440a      	add	r2, r1
 80074e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80074ea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	791b      	ldrb	r3, [r3, #4]
 80074f0:	2b03      	cmp	r3, #3
 80074f2:	d003      	beq.n	80074fc <USB_EPClearStall+0x4c>
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	791b      	ldrb	r3, [r3, #4]
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	d138      	bne.n	800756e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	015a      	lsls	r2, r3, #5
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	4413      	add	r3, r2
 8007504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68ba      	ldr	r2, [r7, #8]
 800750c:	0151      	lsls	r1, r2, #5
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	440a      	add	r2, r1
 8007512:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800751a:	6013      	str	r3, [r2, #0]
 800751c:	e027      	b.n	800756e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	015a      	lsls	r2, r3, #5
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	4413      	add	r3, r2
 8007526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	0151      	lsls	r1, r2, #5
 8007530:	68fa      	ldr	r2, [r7, #12]
 8007532:	440a      	add	r2, r1
 8007534:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007538:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800753c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	791b      	ldrb	r3, [r3, #4]
 8007542:	2b03      	cmp	r3, #3
 8007544:	d003      	beq.n	800754e <USB_EPClearStall+0x9e>
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	791b      	ldrb	r3, [r3, #4]
 800754a:	2b02      	cmp	r3, #2
 800754c:	d10f      	bne.n	800756e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	015a      	lsls	r2, r3, #5
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	4413      	add	r3, r2
 8007556:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	0151      	lsls	r1, r2, #5
 8007560:	68fa      	ldr	r2, [r7, #12]
 8007562:	440a      	add	r2, r1
 8007564:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800756c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3714      	adds	r7, #20
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800759a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800759e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	78fb      	ldrb	r3, [r7, #3]
 80075aa:	011b      	lsls	r3, r3, #4
 80075ac:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80075b0:	68f9      	ldr	r1, [r7, #12]
 80075b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075b6:	4313      	orrs	r3, r2
 80075b8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3714      	adds	r7, #20
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80075e2:	f023 0303 	bic.w	r3, r3, #3
 80075e6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075f6:	f023 0302 	bic.w	r3, r3, #2
 80075fa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3714      	adds	r7, #20
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr

0800760a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800760a:	b480      	push	{r7}
 800760c:	b085      	sub	sp, #20
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007624:	f023 0303 	bic.w	r3, r3, #3
 8007628:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007638:	f043 0302 	orr.w	r3, r3, #2
 800763c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800763e:	2300      	movs	r3, #0
}
 8007640:	4618      	mov	r0, r3
 8007642:	3714      	adds	r7, #20
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800764c:	b480      	push	{r7}
 800764e:	b085      	sub	sp, #20
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	68fa      	ldr	r2, [r7, #12]
 8007660:	4013      	ands	r3, r2
 8007662:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007664:	68fb      	ldr	r3, [r7, #12]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3714      	adds	r7, #20
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr

08007672 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007672:	b480      	push	{r7}
 8007674:	b085      	sub	sp, #20
 8007676:	af00      	add	r7, sp, #0
 8007678:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800768e:	69db      	ldr	r3, [r3, #28]
 8007690:	68ba      	ldr	r2, [r7, #8]
 8007692:	4013      	ands	r3, r2
 8007694:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	0c1b      	lsrs	r3, r3, #16
}
 800769a:	4618      	mov	r0, r3
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80076a6:	b480      	push	{r7}
 80076a8:	b085      	sub	sp, #20
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076c2:	69db      	ldr	r3, [r3, #28]
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	4013      	ands	r3, r2
 80076c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	b29b      	uxth	r3, r3
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80076da:	b480      	push	{r7}
 80076dc:	b085      	sub	sp, #20
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
 80076e2:	460b      	mov	r3, r1
 80076e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80076ea:	78fb      	ldrb	r3, [r7, #3]
 80076ec:	015a      	lsls	r2, r3, #5
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	4413      	add	r3, r2
 80076f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007700:	695b      	ldr	r3, [r3, #20]
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	4013      	ands	r3, r2
 8007706:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007708:	68bb      	ldr	r3, [r7, #8]
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007716:	b480      	push	{r7}
 8007718:	b087      	sub	sp, #28
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
 800771e:	460b      	mov	r3, r1
 8007720:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800772c:	691b      	ldr	r3, [r3, #16]
 800772e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007738:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800773a:	78fb      	ldrb	r3, [r7, #3]
 800773c:	f003 030f 	and.w	r3, r3, #15
 8007740:	68fa      	ldr	r2, [r7, #12]
 8007742:	fa22 f303 	lsr.w	r3, r2, r3
 8007746:	01db      	lsls	r3, r3, #7
 8007748:	b2db      	uxtb	r3, r3
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007750:	78fb      	ldrb	r3, [r7, #3]
 8007752:	015a      	lsls	r2, r3, #5
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	4413      	add	r3, r2
 8007758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	4013      	ands	r3, r2
 8007762:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007764:	68bb      	ldr	r3, [r7, #8]
}
 8007766:	4618      	mov	r0, r3
 8007768:	371c      	adds	r7, #28
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr

08007772 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007772:	b480      	push	{r7}
 8007774:	b083      	sub	sp, #12
 8007776:	af00      	add	r7, sp, #0
 8007778:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	f003 0301 	and.w	r3, r3, #1
}
 8007782:	4618      	mov	r0, r3
 8007784:	370c      	adds	r7, #12
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr

0800778e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800778e:	b480      	push	{r7}
 8007790:	b085      	sub	sp, #20
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077a8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80077ac:	f023 0307 	bic.w	r3, r3, #7
 80077b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b087      	sub	sp, #28
 80077d8:	af00      	add	r7, sp, #0
 80077da:	60f8      	str	r0, [r7, #12]
 80077dc:	460b      	mov	r3, r1
 80077de:	607a      	str	r2, [r7, #4]
 80077e0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	333c      	adds	r3, #60	@ 0x3c
 80077ea:	3304      	adds	r3, #4
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	4a26      	ldr	r2, [pc, #152]	@ (800788c <USB_EP0_OutStart+0xb8>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d90a      	bls.n	800780e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007804:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007808:	d101      	bne.n	800780e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800780a:	2300      	movs	r3, #0
 800780c:	e037      	b.n	800787e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007814:	461a      	mov	r2, r3
 8007816:	2300      	movs	r3, #0
 8007818:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	697a      	ldr	r2, [r7, #20]
 8007824:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007828:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800782c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800783c:	f043 0318 	orr.w	r3, r3, #24
 8007840:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007850:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007854:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007856:	7afb      	ldrb	r3, [r7, #11]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d10f      	bne.n	800787c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007862:	461a      	mov	r2, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	697a      	ldr	r2, [r7, #20]
 8007872:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007876:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800787a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	371c      	adds	r7, #28
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr
 800788a:	bf00      	nop
 800788c:	4f54300a 	.word	0x4f54300a

08007890 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007898:	2300      	movs	r3, #0
 800789a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	3301      	adds	r3, #1
 80078a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80078a8:	d901      	bls.n	80078ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e022      	b.n	80078f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	daf2      	bge.n	800789c <USB_CoreReset+0xc>

  count = 10U;
 80078b6:	230a      	movs	r3, #10
 80078b8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80078ba:	e002      	b.n	80078c2 <USB_CoreReset+0x32>
  {
    count--;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	3b01      	subs	r3, #1
 80078c0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1f9      	bne.n	80078bc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	691b      	ldr	r3, [r3, #16]
 80078cc:	f043 0201 	orr.w	r2, r3, #1
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	3301      	adds	r3, #1
 80078d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80078e0:	d901      	bls.n	80078e6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80078e2:	2303      	movs	r3, #3
 80078e4:	e006      	b.n	80078f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	f003 0301 	and.w	r3, r3, #1
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d0f0      	beq.n	80078d4 <USB_CoreReset+0x44>

  return HAL_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3714      	adds	r7, #20
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev,
                               uint8_t cfgidx)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	460b      	mov	r3, r1
 800790a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800790c:	2300      	movs	r3, #0
 800790e:	73fb      	strb	r3, [r7, #15]

  USBD_LL_OpenEP(pdev,
 8007910:	2340      	movs	r3, #64	@ 0x40
 8007912:	2202      	movs	r2, #2
 8007914:	2181      	movs	r1, #129	@ 0x81
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f001 fed3 	bl	80096c2 <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);

  USBD_LL_OpenEP(pdev,
 800791c:	2340      	movs	r3, #64	@ 0x40
 800791e:	2202      	movs	r2, #2
 8007920:	2101      	movs	r1, #1
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f001 fecd 	bl	80096c2 <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);

  USBD_LL_PrepareReceive(pdev,
 8007928:	2340      	movs	r3, #64	@ 0x40
 800792a:	4a0f      	ldr	r2, [pc, #60]	@ (8007968 <USBD_MIDI_Init+0x68>)
 800792c:	2101      	movs	r1, #1
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f001 ffb6 	bl	80098a0 <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);

  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 8007934:	2010      	movs	r0, #16
 8007936:	f001 ffd5 	bl	80098e4 <USBD_static_malloc>
 800793a:	4602      	mov	r2, r0
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if(pdev->pClassData == NULL)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007948:	2b00      	cmp	r3, #0
 800794a:	d102      	bne.n	8007952 <USBD_MIDI_Init+0x52>
  {
    ret = 1;
 800794c:	2301      	movs	r3, #1
 800794e:	73fb      	strb	r3, [r7, #15]
 8007950:	e004      	b.n	800795c <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007958:	2200      	movs	r2, #0
 800795a:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 800795c:	7bfb      	ldrb	r3, [r7, #15]
}
 800795e:	4618      	mov	r0, r3
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	2000069c 	.word	0x2000069c

0800796c <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev,
                                 uint8_t cfgidx)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	460b      	mov	r3, r1
 8007976:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 8007978:	2140      	movs	r1, #64	@ 0x40
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f001 fec7 	bl	800970e <USBD_LL_CloseEP>

  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007986:	2b00      	cmp	r3, #0
 8007988:	d009      	beq.n	800799e <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007990:	4618      	mov	r0, r3
 8007992:	f001 ffb5 	bl	8009900 <USBD_static_free>
    pdev->pClassData = NULL;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return USBD_OK;
 800799e:	2300      	movs	r3, #0
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 80079b2:	2300      	movs	r3, #0
 80079b4:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80079c0:	60fb      	str	r3, [r7, #12]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d044      	beq.n	8007a58 <USBD_MIDI_Setup+0xb0>
 80079ce:	2b20      	cmp	r3, #32
 80079d0:	d171      	bne.n	8007ab6 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	785b      	ldrb	r3, [r3, #1]
 80079d6:	3b02      	subs	r3, #2
 80079d8:	2b09      	cmp	r3, #9
 80079da:	d836      	bhi.n	8007a4a <USBD_MIDI_Setup+0xa2>
 80079dc:	a201      	add	r2, pc, #4	@ (adr r2, 80079e4 <USBD_MIDI_Setup+0x3c>)
 80079de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e2:	bf00      	nop
 80079e4:	08007a3b 	.word	0x08007a3b
 80079e8:	08007a1b 	.word	0x08007a1b
 80079ec:	08007a4b 	.word	0x08007a4b
 80079f0:	08007a4b 	.word	0x08007a4b
 80079f4:	08007a4b 	.word	0x08007a4b
 80079f8:	08007a4b 	.word	0x08007a4b
 80079fc:	08007a4b 	.word	0x08007a4b
 8007a00:	08007a4b 	.word	0x08007a4b
 8007a04:	08007a29 	.word	0x08007a29
 8007a08:	08007a0d 	.word	0x08007a0d
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	885b      	ldrh	r3, [r3, #2]
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	461a      	mov	r2, r3
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	601a      	str	r2, [r3, #0]
        break;
 8007a18:	e01d      	b.n	8007a56 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->Protocol,
 8007a1a:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev,
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	4619      	mov	r1, r3
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f001 faf5 	bl	8009010 <USBD_CtlSendData>
                          1);
        break;
 8007a26:	e016      	b.n	8007a56 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	885b      	ldrh	r3, [r3, #2]
 8007a2c:	0a1b      	lsrs	r3, r3, #8
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	461a      	mov	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	605a      	str	r2, [r3, #4]
        break;
 8007a38:	e00d      	b.n	8007a56 <USBD_MIDI_Setup+0xae>

      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->IdleState,
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev,
 8007a3e:	2201      	movs	r2, #1
 8007a40:	4619      	mov	r1, r3
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f001 fae4 	bl	8009010 <USBD_CtlSendData>
                          1);
        break;
 8007a48:	e005      	b.n	8007a56 <USBD_MIDI_Setup+0xae>

      default:
        USBD_CtlError (pdev, req);
 8007a4a:	6839      	ldr	r1, [r7, #0]
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f001 fa62 	bl	8008f16 <USBD_CtlError>
        return USBD_FAIL;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e030      	b.n	8007ab8 <USBD_MIDI_Setup+0x110>
    }
    break;
 8007a56:	e02e      	b.n	8007ab6 <USBD_MIDI_Setup+0x10e>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	785b      	ldrb	r3, [r3, #1]
 8007a5c:	2b0b      	cmp	r3, #11
 8007a5e:	d023      	beq.n	8007aa8 <USBD_MIDI_Setup+0x100>
 8007a60:	2b0b      	cmp	r3, #11
 8007a62:	dc28      	bgt.n	8007ab6 <USBD_MIDI_Setup+0x10e>
 8007a64:	2b06      	cmp	r3, #6
 8007a66:	d002      	beq.n	8007a6e <USBD_MIDI_Setup+0xc6>
 8007a68:	2b0a      	cmp	r3, #10
 8007a6a:	d015      	beq.n	8007a98 <USBD_MIDI_Setup+0xf0>
 8007a6c:	e023      	b.n	8007ab6 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR:
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	885b      	ldrh	r3, [r3, #2]
 8007a72:	0a1b      	lsrs	r3, r3, #8
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b21      	cmp	r3, #33	@ 0x21
 8007a78:	d107      	bne.n	8007a8a <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 8007a7a:	4b11      	ldr	r3, [pc, #68]	@ (8007ac0 <USBD_MIDI_Setup+0x118>)
 8007a7c:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	88db      	ldrh	r3, [r3, #6]
 8007a82:	2b07      	cmp	r3, #7
 8007a84:	bf28      	it	cs
 8007a86:	2307      	movcs	r3, #7
 8007a88:	82fb      	strh	r3, [r7, #22]
        }

        USBD_CtlSendData (pdev, pbuf, len);
 8007a8a:	8afb      	ldrh	r3, [r7, #22]
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	6939      	ldr	r1, [r7, #16]
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f001 fabd 	bl	8009010 <USBD_CtlSendData>
        break;
 8007a96:	e00e      	b.n	8007ab6 <USBD_MIDI_Setup+0x10e>

      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f001 fab5 	bl	8009010 <USBD_CtlSendData>
                          1);
        break;
 8007aa6:	e006      	b.n	8007ab6 <USBD_MIDI_Setup+0x10e>

      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	885b      	ldrh	r3, [r3, #2]
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	461a      	mov	r2, r3
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	609a      	str	r2, [r3, #8]
        break;
 8007ab4:	bf00      	nop
    }
  }
  return USBD_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3718      	adds	r7, #24
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	20000086 	.word	0x20000086

08007ac4 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2253      	movs	r2, #83	@ 0x53
 8007ad0:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 8007ad2:	4b03      	ldr	r3, [pc, #12]	@ (8007ae0 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr
 8007ae0:	20000074 	.word	0x20000074

08007ae4 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	460b      	mov	r3, r1
 8007aee:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007af6:	2200      	movs	r2, #0
 8007af8:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 8007afa:	f000 f805 	bl	8007b08 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 8007afe:	2300      	movs	r3, #0
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3708      	adds	r7, #8
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}

08007b08 <USBD_MIDI_OnPacketsSent>:
/**
  * @brief  USBD_MIDI_OnPacketsSent
  *         on usb midi packets sent to the host callback
  */
__weak extern void USBD_MIDI_OnPacketsSent(void)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	af00      	add	r7, sp, #0
}
 8007b0c:	bf00      	nop
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr
	...

08007b18 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	460b      	mov	r3, r1
 8007b22:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 8007b24:	78fb      	ldrb	r3, [r7, #3]
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d001      	beq.n	8007b2e <USBD_MIDI_DataOut+0x16>
 8007b2a:	2303      	movs	r3, #3
 8007b2c:	e015      	b.n	8007b5a <USBD_MIDI_DataOut+0x42>

  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007b34:	78fa      	ldrb	r2, [r7, #3]
 8007b36:	4611      	mov	r1, r2
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7fc fb00 	bl	800413e <HAL_PCD_EP_GetRxCount>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 8007b42:	7bfb      	ldrb	r3, [r7, #15]
 8007b44:	4619      	mov	r1, r3
 8007b46:	4807      	ldr	r0, [pc, #28]	@ (8007b64 <USBD_MIDI_DataOut+0x4c>)
 8007b48:	f7f9 f952 	bl	8000df0 <USBD_MIDI_OnPacketsReceived>

  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);
 8007b4c:	2340      	movs	r3, #64	@ 0x40
 8007b4e:	4a05      	ldr	r2, [pc, #20]	@ (8007b64 <USBD_MIDI_DataOut+0x4c>)
 8007b50:	2101      	movs	r1, #1
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f001 fea4 	bl	80098a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3710      	adds	r7, #16
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	2000069c 	.word	0x2000069c

08007b68 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	220a      	movs	r2, #10
 8007b74:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 8007b76:	4b03      	ldr	r3, [pc, #12]	@ (8007b84 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	370c      	adds	r7, #12
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr
 8007b84:	200000c8 	.word	0x200000c8

08007b88 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b086      	sub	sp, #24
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	4613      	mov	r3, r2
 8007b94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d101      	bne.n	8007ba0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	e01f      	b.n	8007be0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d003      	beq.n	8007bc6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	79fa      	ldrb	r2, [r7, #7]
 8007bd2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f001 fd07 	bl	80095e8 <USBD_LL_Init>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3718      	adds	r7, #24
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d101      	bne.n	8007c00 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	e025      	b.n	8007c4c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	32ae      	adds	r2, #174	@ 0xae
 8007c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00f      	beq.n	8007c3c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	32ae      	adds	r2, #174	@ 0xae
 8007c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2c:	f107 020e 	add.w	r2, r7, #14
 8007c30:	4610      	mov	r0, r2
 8007c32:	4798      	blx	r3
 8007c34:	4602      	mov	r2, r0
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b082      	sub	sp, #8
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f001 fd15 	bl	800968c <USBD_LL_Start>
 8007c62:	4603      	mov	r3, r0
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007c74:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	370c      	adds	r7, #12
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c82:	b580      	push	{r7, lr}
 8007c84:	b084      	sub	sp, #16
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d009      	beq.n	8007cb0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	78fa      	ldrb	r2, [r7, #3]
 8007ca6:	4611      	mov	r1, r2
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	4798      	blx	r3
 8007cac:	4603      	mov	r3, r0
 8007cae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b084      	sub	sp, #16
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	78fa      	ldrb	r2, [r7, #3]
 8007cd4:	4611      	mov	r1, r2
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	4798      	blx	r3
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d001      	beq.n	8007ce4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3710      	adds	r7, #16
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b084      	sub	sp, #16
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
 8007cf6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007cfe:	6839      	ldr	r1, [r7, #0]
 8007d00:	4618      	mov	r0, r3
 8007d02:	f001 f8ce 	bl	8008ea2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007d14:	461a      	mov	r2, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007d22:	f003 031f 	and.w	r3, r3, #31
 8007d26:	2b02      	cmp	r3, #2
 8007d28:	d01a      	beq.n	8007d60 <USBD_LL_SetupStage+0x72>
 8007d2a:	2b02      	cmp	r3, #2
 8007d2c:	d822      	bhi.n	8007d74 <USBD_LL_SetupStage+0x86>
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d002      	beq.n	8007d38 <USBD_LL_SetupStage+0x4a>
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d00a      	beq.n	8007d4c <USBD_LL_SetupStage+0x5e>
 8007d36:	e01d      	b.n	8007d74 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007d3e:	4619      	mov	r1, r3
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f000 fb23 	bl	800838c <USBD_StdDevReq>
 8007d46:	4603      	mov	r3, r0
 8007d48:	73fb      	strb	r3, [r7, #15]
      break;
 8007d4a:	e020      	b.n	8007d8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007d52:	4619      	mov	r1, r3
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f000 fb8b 	bl	8008470 <USBD_StdItfReq>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	73fb      	strb	r3, [r7, #15]
      break;
 8007d5e:	e016      	b.n	8007d8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007d66:	4619      	mov	r1, r3
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 fbed 	bl	8008548 <USBD_StdEPReq>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	73fb      	strb	r3, [r7, #15]
      break;
 8007d72:	e00c      	b.n	8007d8e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007d7a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	4619      	mov	r1, r3
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f001 fce2 	bl	800974c <USBD_LL_StallEP>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d8c:	bf00      	nop
  }

  return ret;
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b086      	sub	sp, #24
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	60f8      	str	r0, [r7, #12]
 8007da0:	460b      	mov	r3, r1
 8007da2:	607a      	str	r2, [r7, #4]
 8007da4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007da6:	2300      	movs	r3, #0
 8007da8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007daa:	7afb      	ldrb	r3, [r7, #11]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d177      	bne.n	8007ea0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007db6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007dbe:	2b03      	cmp	r3, #3
 8007dc0:	f040 80a1 	bne.w	8007f06 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	8992      	ldrh	r2, [r2, #12]
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d91c      	bls.n	8007e0a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	693a      	ldr	r2, [r7, #16]
 8007dd6:	8992      	ldrh	r2, [r2, #12]
 8007dd8:	1a9a      	subs	r2, r3, r2
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	691b      	ldr	r3, [r3, #16]
 8007de2:	693a      	ldr	r2, [r7, #16]
 8007de4:	8992      	ldrh	r2, [r2, #12]
 8007de6:	441a      	add	r2, r3
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	6919      	ldr	r1, [r3, #16]
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	899b      	ldrh	r3, [r3, #12]
 8007df4:	461a      	mov	r2, r3
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	bf38      	it	cc
 8007dfe:	4613      	movcc	r3, r2
 8007e00:	461a      	mov	r2, r3
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f001 f933 	bl	800906e <USBD_CtlContinueRx>
 8007e08:	e07d      	b.n	8007f06 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007e10:	f003 031f 	and.w	r3, r3, #31
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d014      	beq.n	8007e42 <USBD_LL_DataOutStage+0xaa>
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	d81d      	bhi.n	8007e58 <USBD_LL_DataOutStage+0xc0>
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d002      	beq.n	8007e26 <USBD_LL_DataOutStage+0x8e>
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d003      	beq.n	8007e2c <USBD_LL_DataOutStage+0x94>
 8007e24:	e018      	b.n	8007e58 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007e26:	2300      	movs	r3, #0
 8007e28:	75bb      	strb	r3, [r7, #22]
            break;
 8007e2a:	e018      	b.n	8007e5e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	4619      	mov	r1, r3
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f000 fa6e 	bl	8008318 <USBD_CoreFindIF>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	75bb      	strb	r3, [r7, #22]
            break;
 8007e40:	e00d      	b.n	8007e5e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f000 fa70 	bl	8008332 <USBD_CoreFindEP>
 8007e52:	4603      	mov	r3, r0
 8007e54:	75bb      	strb	r3, [r7, #22]
            break;
 8007e56:	e002      	b.n	8007e5e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	75bb      	strb	r3, [r7, #22]
            break;
 8007e5c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007e5e:	7dbb      	ldrb	r3, [r7, #22]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d119      	bne.n	8007e98 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b03      	cmp	r3, #3
 8007e6e:	d113      	bne.n	8007e98 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007e70:	7dba      	ldrb	r2, [r7, #22]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	32ae      	adds	r2, #174	@ 0xae
 8007e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00b      	beq.n	8007e98 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007e80:	7dba      	ldrb	r2, [r7, #22]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007e88:	7dba      	ldrb	r2, [r7, #22]
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	32ae      	adds	r2, #174	@ 0xae
 8007e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	f001 f8f9 	bl	8009090 <USBD_CtlSendStatus>
 8007e9e:	e032      	b.n	8007f06 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007ea0:	7afb      	ldrb	r3, [r7, #11]
 8007ea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	68f8      	ldr	r0, [r7, #12]
 8007eac:	f000 fa41 	bl	8008332 <USBD_CoreFindEP>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007eb4:	7dbb      	ldrb	r3, [r7, #22]
 8007eb6:	2bff      	cmp	r3, #255	@ 0xff
 8007eb8:	d025      	beq.n	8007f06 <USBD_LL_DataOutStage+0x16e>
 8007eba:	7dbb      	ldrb	r3, [r7, #22]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d122      	bne.n	8007f06 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	2b03      	cmp	r3, #3
 8007eca:	d117      	bne.n	8007efc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007ecc:	7dba      	ldrb	r2, [r7, #22]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	32ae      	adds	r2, #174	@ 0xae
 8007ed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ed6:	699b      	ldr	r3, [r3, #24]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00f      	beq.n	8007efc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007edc:	7dba      	ldrb	r2, [r7, #22]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007ee4:	7dba      	ldrb	r2, [r7, #22]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	32ae      	adds	r2, #174	@ 0xae
 8007eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eee:	699b      	ldr	r3, [r3, #24]
 8007ef0:	7afa      	ldrb	r2, [r7, #11]
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	4798      	blx	r3
 8007ef8:	4603      	mov	r3, r0
 8007efa:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007efc:	7dfb      	ldrb	r3, [r7, #23]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d001      	beq.n	8007f06 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007f02:	7dfb      	ldrb	r3, [r7, #23]
 8007f04:	e000      	b.n	8007f08 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3718      	adds	r7, #24
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	460b      	mov	r3, r1
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007f1e:	7afb      	ldrb	r3, [r7, #11]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d178      	bne.n	8008016 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	3314      	adds	r3, #20
 8007f28:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	d163      	bne.n	8007ffc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	693a      	ldr	r2, [r7, #16]
 8007f3a:	8992      	ldrh	r2, [r2, #12]
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d91c      	bls.n	8007f7a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	8992      	ldrh	r2, [r2, #12]
 8007f48:	1a9a      	subs	r2, r3, r2
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	693a      	ldr	r2, [r7, #16]
 8007f54:	8992      	ldrh	r2, [r2, #12]
 8007f56:	441a      	add	r2, r3
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007f5c:	693b      	ldr	r3, [r7, #16]
 8007f5e:	6919      	ldr	r1, [r3, #16]
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	461a      	mov	r2, r3
 8007f66:	68f8      	ldr	r0, [r7, #12]
 8007f68:	f001 f870 	bl	800904c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	2200      	movs	r2, #0
 8007f70:	2100      	movs	r1, #0
 8007f72:	68f8      	ldr	r0, [r7, #12]
 8007f74:	f001 fc94 	bl	80098a0 <USBD_LL_PrepareReceive>
 8007f78:	e040      	b.n	8007ffc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	899b      	ldrh	r3, [r3, #12]
 8007f7e:	461a      	mov	r2, r3
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d11c      	bne.n	8007fc2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d316      	bcc.n	8007fc2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d20f      	bcs.n	8007fc2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	2100      	movs	r1, #0
 8007fa6:	68f8      	ldr	r0, [r7, #12]
 8007fa8:	f001 f850 	bl	800904c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	2100      	movs	r1, #0
 8007fba:	68f8      	ldr	r0, [r7, #12]
 8007fbc:	f001 fc70 	bl	80098a0 <USBD_LL_PrepareReceive>
 8007fc0:	e01c      	b.n	8007ffc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	2b03      	cmp	r3, #3
 8007fcc:	d10f      	bne.n	8007fee <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d009      	beq.n	8007fee <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	68f8      	ldr	r0, [r7, #12]
 8007fec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007fee:	2180      	movs	r1, #128	@ 0x80
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f001 fbab 	bl	800974c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f001 f85d 	bl	80090b6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d03a      	beq.n	800807c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f7ff fe30 	bl	8007c6c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008014:	e032      	b.n	800807c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008016:	7afb      	ldrb	r3, [r7, #11]
 8008018:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800801c:	b2db      	uxtb	r3, r3
 800801e:	4619      	mov	r1, r3
 8008020:	68f8      	ldr	r0, [r7, #12]
 8008022:	f000 f986 	bl	8008332 <USBD_CoreFindEP>
 8008026:	4603      	mov	r3, r0
 8008028:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800802a:	7dfb      	ldrb	r3, [r7, #23]
 800802c:	2bff      	cmp	r3, #255	@ 0xff
 800802e:	d025      	beq.n	800807c <USBD_LL_DataInStage+0x16c>
 8008030:	7dfb      	ldrb	r3, [r7, #23]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d122      	bne.n	800807c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800803c:	b2db      	uxtb	r3, r3
 800803e:	2b03      	cmp	r3, #3
 8008040:	d11c      	bne.n	800807c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008042:	7dfa      	ldrb	r2, [r7, #23]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	32ae      	adds	r2, #174	@ 0xae
 8008048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d014      	beq.n	800807c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008052:	7dfa      	ldrb	r2, [r7, #23]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800805a:	7dfa      	ldrb	r2, [r7, #23]
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	32ae      	adds	r2, #174	@ 0xae
 8008060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008064:	695b      	ldr	r3, [r3, #20]
 8008066:	7afa      	ldrb	r2, [r7, #11]
 8008068:	4611      	mov	r1, r2
 800806a:	68f8      	ldr	r0, [r7, #12]
 800806c:	4798      	blx	r3
 800806e:	4603      	mov	r3, r0
 8008070:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008072:	7dbb      	ldrb	r3, [r7, #22]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d001      	beq.n	800807c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008078:	7dbb      	ldrb	r3, [r7, #22]
 800807a:	e000      	b.n	800807e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	3718      	adds	r7, #24
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008086:	b580      	push	{r7, lr}
 8008088:	b084      	sub	sp, #16
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800808e:	2300      	movs	r3, #0
 8008090:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2201      	movs	r2, #1
 8008096:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d014      	beq.n	80080ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00e      	beq.n	80080ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	6852      	ldr	r2, [r2, #4]
 80080da:	b2d2      	uxtb	r2, r2
 80080dc:	4611      	mov	r1, r2
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	4798      	blx	r3
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80080e8:	2303      	movs	r3, #3
 80080ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80080ec:	2340      	movs	r3, #64	@ 0x40
 80080ee:	2200      	movs	r2, #0
 80080f0:	2100      	movs	r1, #0
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f001 fae5 	bl	80096c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2201      	movs	r2, #1
 80080fc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2240      	movs	r2, #64	@ 0x40
 8008104:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008108:	2340      	movs	r3, #64	@ 0x40
 800810a:	2200      	movs	r2, #0
 800810c:	2180      	movs	r1, #128	@ 0x80
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f001 fad7 	bl	80096c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2240      	movs	r2, #64	@ 0x40
 8008120:	841a      	strh	r2, [r3, #32]

  return ret;
 8008122:	7bfb      	ldrb	r3, [r7, #15]
}
 8008124:	4618      	mov	r0, r3
 8008126:	3710      	adds	r7, #16
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	460b      	mov	r3, r1
 8008136:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	78fa      	ldrb	r2, [r7, #3]
 800813c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800815a:	b2db      	uxtb	r3, r3
 800815c:	2b04      	cmp	r3, #4
 800815e:	d006      	beq.n	800816e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008166:	b2da      	uxtb	r2, r3
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2204      	movs	r2, #4
 8008172:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008192:	b2db      	uxtb	r3, r3
 8008194:	2b04      	cmp	r3, #4
 8008196:	d106      	bne.n	80081a6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800819e:	b2da      	uxtb	r2, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b082      	sub	sp, #8
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	2b03      	cmp	r3, #3
 80081c6:	d110      	bne.n	80081ea <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00b      	beq.n	80081ea <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081d8:	69db      	ldr	r3, [r3, #28]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d005      	beq.n	80081ea <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081e4:	69db      	ldr	r3, [r3, #28]
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3708      	adds	r7, #8
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	460b      	mov	r3, r1
 80081fe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	32ae      	adds	r2, #174	@ 0xae
 800820a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d101      	bne.n	8008216 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008212:	2303      	movs	r3, #3
 8008214:	e01c      	b.n	8008250 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800821c:	b2db      	uxtb	r3, r3
 800821e:	2b03      	cmp	r3, #3
 8008220:	d115      	bne.n	800824e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	32ae      	adds	r2, #174	@ 0xae
 800822c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008230:	6a1b      	ldr	r3, [r3, #32]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00b      	beq.n	800824e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	32ae      	adds	r2, #174	@ 0xae
 8008240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008244:	6a1b      	ldr	r3, [r3, #32]
 8008246:	78fa      	ldrb	r2, [r7, #3]
 8008248:	4611      	mov	r1, r2
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	3708      	adds	r7, #8
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	460b      	mov	r3, r1
 8008262:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	32ae      	adds	r2, #174	@ 0xae
 800826e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d101      	bne.n	800827a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008276:	2303      	movs	r3, #3
 8008278:	e01c      	b.n	80082b4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b03      	cmp	r3, #3
 8008284:	d115      	bne.n	80082b2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	32ae      	adds	r2, #174	@ 0xae
 8008290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00b      	beq.n	80082b2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	32ae      	adds	r2, #174	@ 0xae
 80082a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082aa:	78fa      	ldrb	r2, [r7, #3]
 80082ac:	4611      	mov	r1, r2
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3708      	adds	r7, #8
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	370c      	adds	r7, #12
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b084      	sub	sp, #16
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80082da:	2300      	movs	r3, #0
 80082dc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2201      	movs	r2, #1
 80082e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00e      	beq.n	800830e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	6852      	ldr	r2, [r2, #4]
 80082fc:	b2d2      	uxtb	r2, r2
 80082fe:	4611      	mov	r1, r2
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	4798      	blx	r3
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d001      	beq.n	800830e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800830a:	2303      	movs	r3, #3
 800830c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800830e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008318:	b480      	push	{r7}
 800831a:	b083      	sub	sp, #12
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	460b      	mov	r3, r1
 8008322:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008324:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008326:	4618      	mov	r0, r3
 8008328:	370c      	adds	r7, #12
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr

08008332 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008332:	b480      	push	{r7}
 8008334:	b083      	sub	sp, #12
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
 800833a:	460b      	mov	r3, r1
 800833c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800833e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008340:	4618      	mov	r0, r3
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800834c:	b480      	push	{r7}
 800834e:	b087      	sub	sp, #28
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	3301      	adds	r3, #1
 8008362:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800836a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800836e:	021b      	lsls	r3, r3, #8
 8008370:	b21a      	sxth	r2, r3
 8008372:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008376:	4313      	orrs	r3, r2
 8008378:	b21b      	sxth	r3, r3
 800837a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800837c:	89fb      	ldrh	r3, [r7, #14]
}
 800837e:	4618      	mov	r0, r3
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr
	...

0800838c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008396:	2300      	movs	r3, #0
 8008398:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083a2:	2b40      	cmp	r3, #64	@ 0x40
 80083a4:	d005      	beq.n	80083b2 <USBD_StdDevReq+0x26>
 80083a6:	2b40      	cmp	r3, #64	@ 0x40
 80083a8:	d857      	bhi.n	800845a <USBD_StdDevReq+0xce>
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00f      	beq.n	80083ce <USBD_StdDevReq+0x42>
 80083ae:	2b20      	cmp	r3, #32
 80083b0:	d153      	bne.n	800845a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	32ae      	adds	r2, #174	@ 0xae
 80083bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	6839      	ldr	r1, [r7, #0]
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	4798      	blx	r3
 80083c8:	4603      	mov	r3, r0
 80083ca:	73fb      	strb	r3, [r7, #15]
      break;
 80083cc:	e04a      	b.n	8008464 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	785b      	ldrb	r3, [r3, #1]
 80083d2:	2b09      	cmp	r3, #9
 80083d4:	d83b      	bhi.n	800844e <USBD_StdDevReq+0xc2>
 80083d6:	a201      	add	r2, pc, #4	@ (adr r2, 80083dc <USBD_StdDevReq+0x50>)
 80083d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083dc:	08008431 	.word	0x08008431
 80083e0:	08008445 	.word	0x08008445
 80083e4:	0800844f 	.word	0x0800844f
 80083e8:	0800843b 	.word	0x0800843b
 80083ec:	0800844f 	.word	0x0800844f
 80083f0:	0800840f 	.word	0x0800840f
 80083f4:	08008405 	.word	0x08008405
 80083f8:	0800844f 	.word	0x0800844f
 80083fc:	08008427 	.word	0x08008427
 8008400:	08008419 	.word	0x08008419
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008404:	6839      	ldr	r1, [r7, #0]
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 fa3e 	bl	8008888 <USBD_GetDescriptor>
          break;
 800840c:	e024      	b.n	8008458 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800840e:	6839      	ldr	r1, [r7, #0]
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 fba3 	bl	8008b5c <USBD_SetAddress>
          break;
 8008416:	e01f      	b.n	8008458 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008418:	6839      	ldr	r1, [r7, #0]
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 fbe2 	bl	8008be4 <USBD_SetConfig>
 8008420:	4603      	mov	r3, r0
 8008422:	73fb      	strb	r3, [r7, #15]
          break;
 8008424:	e018      	b.n	8008458 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008426:	6839      	ldr	r1, [r7, #0]
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f000 fc85 	bl	8008d38 <USBD_GetConfig>
          break;
 800842e:	e013      	b.n	8008458 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008430:	6839      	ldr	r1, [r7, #0]
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 fcb6 	bl	8008da4 <USBD_GetStatus>
          break;
 8008438:	e00e      	b.n	8008458 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800843a:	6839      	ldr	r1, [r7, #0]
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 fce5 	bl	8008e0c <USBD_SetFeature>
          break;
 8008442:	e009      	b.n	8008458 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008444:	6839      	ldr	r1, [r7, #0]
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 fd09 	bl	8008e5e <USBD_ClrFeature>
          break;
 800844c:	e004      	b.n	8008458 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800844e:	6839      	ldr	r1, [r7, #0]
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 fd60 	bl	8008f16 <USBD_CtlError>
          break;
 8008456:	bf00      	nop
      }
      break;
 8008458:	e004      	b.n	8008464 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800845a:	6839      	ldr	r1, [r7, #0]
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fd5a 	bl	8008f16 <USBD_CtlError>
      break;
 8008462:	bf00      	nop
  }

  return ret;
 8008464:	7bfb      	ldrb	r3, [r7, #15]
}
 8008466:	4618      	mov	r0, r3
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop

08008470 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800847a:	2300      	movs	r3, #0
 800847c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008486:	2b40      	cmp	r3, #64	@ 0x40
 8008488:	d005      	beq.n	8008496 <USBD_StdItfReq+0x26>
 800848a:	2b40      	cmp	r3, #64	@ 0x40
 800848c:	d852      	bhi.n	8008534 <USBD_StdItfReq+0xc4>
 800848e:	2b00      	cmp	r3, #0
 8008490:	d001      	beq.n	8008496 <USBD_StdItfReq+0x26>
 8008492:	2b20      	cmp	r3, #32
 8008494:	d14e      	bne.n	8008534 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800849c:	b2db      	uxtb	r3, r3
 800849e:	3b01      	subs	r3, #1
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d840      	bhi.n	8008526 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	889b      	ldrh	r3, [r3, #4]
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d836      	bhi.n	800851c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	889b      	ldrh	r3, [r3, #4]
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	4619      	mov	r1, r3
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f7ff ff2e 	bl	8008318 <USBD_CoreFindIF>
 80084bc:	4603      	mov	r3, r0
 80084be:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084c0:	7bbb      	ldrb	r3, [r7, #14]
 80084c2:	2bff      	cmp	r3, #255	@ 0xff
 80084c4:	d01d      	beq.n	8008502 <USBD_StdItfReq+0x92>
 80084c6:	7bbb      	ldrb	r3, [r7, #14]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d11a      	bne.n	8008502 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80084cc:	7bba      	ldrb	r2, [r7, #14]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	32ae      	adds	r2, #174	@ 0xae
 80084d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d00f      	beq.n	80084fc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80084dc:	7bba      	ldrb	r2, [r7, #14]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80084e4:	7bba      	ldrb	r2, [r7, #14]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	32ae      	adds	r2, #174	@ 0xae
 80084ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	4798      	blx	r3
 80084f6:	4603      	mov	r3, r0
 80084f8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80084fa:	e004      	b.n	8008506 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80084fc:	2303      	movs	r3, #3
 80084fe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008500:	e001      	b.n	8008506 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008502:	2303      	movs	r3, #3
 8008504:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	88db      	ldrh	r3, [r3, #6]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d110      	bne.n	8008530 <USBD_StdItfReq+0xc0>
 800850e:	7bfb      	ldrb	r3, [r7, #15]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10d      	bne.n	8008530 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f000 fdbb 	bl	8009090 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800851a:	e009      	b.n	8008530 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800851c:	6839      	ldr	r1, [r7, #0]
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 fcf9 	bl	8008f16 <USBD_CtlError>
          break;
 8008524:	e004      	b.n	8008530 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008526:	6839      	ldr	r1, [r7, #0]
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 fcf4 	bl	8008f16 <USBD_CtlError>
          break;
 800852e:	e000      	b.n	8008532 <USBD_StdItfReq+0xc2>
          break;
 8008530:	bf00      	nop
      }
      break;
 8008532:	e004      	b.n	800853e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008534:	6839      	ldr	r1, [r7, #0]
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 fced 	bl	8008f16 <USBD_CtlError>
      break;
 800853c:	bf00      	nop
  }

  return ret;
 800853e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008540:	4618      	mov	r0, r3
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008552:	2300      	movs	r3, #0
 8008554:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	889b      	ldrh	r3, [r3, #4]
 800855a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008564:	2b40      	cmp	r3, #64	@ 0x40
 8008566:	d007      	beq.n	8008578 <USBD_StdEPReq+0x30>
 8008568:	2b40      	cmp	r3, #64	@ 0x40
 800856a:	f200 8181 	bhi.w	8008870 <USBD_StdEPReq+0x328>
 800856e:	2b00      	cmp	r3, #0
 8008570:	d02a      	beq.n	80085c8 <USBD_StdEPReq+0x80>
 8008572:	2b20      	cmp	r3, #32
 8008574:	f040 817c 	bne.w	8008870 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008578:	7bbb      	ldrb	r3, [r7, #14]
 800857a:	4619      	mov	r1, r3
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f7ff fed8 	bl	8008332 <USBD_CoreFindEP>
 8008582:	4603      	mov	r3, r0
 8008584:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008586:	7b7b      	ldrb	r3, [r7, #13]
 8008588:	2bff      	cmp	r3, #255	@ 0xff
 800858a:	f000 8176 	beq.w	800887a <USBD_StdEPReq+0x332>
 800858e:	7b7b      	ldrb	r3, [r7, #13]
 8008590:	2b00      	cmp	r3, #0
 8008592:	f040 8172 	bne.w	800887a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8008596:	7b7a      	ldrb	r2, [r7, #13]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800859e:	7b7a      	ldrb	r2, [r7, #13]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	32ae      	adds	r2, #174	@ 0xae
 80085a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	f000 8165 	beq.w	800887a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80085b0:	7b7a      	ldrb	r2, [r7, #13]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	32ae      	adds	r2, #174	@ 0xae
 80085b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	6839      	ldr	r1, [r7, #0]
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	4798      	blx	r3
 80085c2:	4603      	mov	r3, r0
 80085c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80085c6:	e158      	b.n	800887a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	785b      	ldrb	r3, [r3, #1]
 80085cc:	2b03      	cmp	r3, #3
 80085ce:	d008      	beq.n	80085e2 <USBD_StdEPReq+0x9a>
 80085d0:	2b03      	cmp	r3, #3
 80085d2:	f300 8147 	bgt.w	8008864 <USBD_StdEPReq+0x31c>
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f000 809b 	beq.w	8008712 <USBD_StdEPReq+0x1ca>
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d03c      	beq.n	800865a <USBD_StdEPReq+0x112>
 80085e0:	e140      	b.n	8008864 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b02      	cmp	r3, #2
 80085ec:	d002      	beq.n	80085f4 <USBD_StdEPReq+0xac>
 80085ee:	2b03      	cmp	r3, #3
 80085f0:	d016      	beq.n	8008620 <USBD_StdEPReq+0xd8>
 80085f2:	e02c      	b.n	800864e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085f4:	7bbb      	ldrb	r3, [r7, #14]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00d      	beq.n	8008616 <USBD_StdEPReq+0xce>
 80085fa:	7bbb      	ldrb	r3, [r7, #14]
 80085fc:	2b80      	cmp	r3, #128	@ 0x80
 80085fe:	d00a      	beq.n	8008616 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008600:	7bbb      	ldrb	r3, [r7, #14]
 8008602:	4619      	mov	r1, r3
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 f8a1 	bl	800974c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800860a:	2180      	movs	r1, #128	@ 0x80
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f001 f89d 	bl	800974c <USBD_LL_StallEP>
 8008612:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008614:	e020      	b.n	8008658 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008616:	6839      	ldr	r1, [r7, #0]
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fc7c 	bl	8008f16 <USBD_CtlError>
              break;
 800861e:	e01b      	b.n	8008658 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	885b      	ldrh	r3, [r3, #2]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d10e      	bne.n	8008646 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008628:	7bbb      	ldrb	r3, [r7, #14]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00b      	beq.n	8008646 <USBD_StdEPReq+0xfe>
 800862e:	7bbb      	ldrb	r3, [r7, #14]
 8008630:	2b80      	cmp	r3, #128	@ 0x80
 8008632:	d008      	beq.n	8008646 <USBD_StdEPReq+0xfe>
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	88db      	ldrh	r3, [r3, #6]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d104      	bne.n	8008646 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800863c:	7bbb      	ldrb	r3, [r7, #14]
 800863e:	4619      	mov	r1, r3
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f001 f883 	bl	800974c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 fd22 	bl	8009090 <USBD_CtlSendStatus>

              break;
 800864c:	e004      	b.n	8008658 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800864e:	6839      	ldr	r1, [r7, #0]
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 fc60 	bl	8008f16 <USBD_CtlError>
              break;
 8008656:	bf00      	nop
          }
          break;
 8008658:	e109      	b.n	800886e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008660:	b2db      	uxtb	r3, r3
 8008662:	2b02      	cmp	r3, #2
 8008664:	d002      	beq.n	800866c <USBD_StdEPReq+0x124>
 8008666:	2b03      	cmp	r3, #3
 8008668:	d016      	beq.n	8008698 <USBD_StdEPReq+0x150>
 800866a:	e04b      	b.n	8008704 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800866c:	7bbb      	ldrb	r3, [r7, #14]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00d      	beq.n	800868e <USBD_StdEPReq+0x146>
 8008672:	7bbb      	ldrb	r3, [r7, #14]
 8008674:	2b80      	cmp	r3, #128	@ 0x80
 8008676:	d00a      	beq.n	800868e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008678:	7bbb      	ldrb	r3, [r7, #14]
 800867a:	4619      	mov	r1, r3
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 f865 	bl	800974c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008682:	2180      	movs	r1, #128	@ 0x80
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f001 f861 	bl	800974c <USBD_LL_StallEP>
 800868a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800868c:	e040      	b.n	8008710 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800868e:	6839      	ldr	r1, [r7, #0]
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 fc40 	bl	8008f16 <USBD_CtlError>
              break;
 8008696:	e03b      	b.n	8008710 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	885b      	ldrh	r3, [r3, #2]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d136      	bne.n	800870e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80086a0:	7bbb      	ldrb	r3, [r7, #14]
 80086a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d004      	beq.n	80086b4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80086aa:	7bbb      	ldrb	r3, [r7, #14]
 80086ac:	4619      	mov	r1, r3
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f001 f86b 	bl	800978a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 fceb 	bl	8009090 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80086ba:	7bbb      	ldrb	r3, [r7, #14]
 80086bc:	4619      	mov	r1, r3
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f7ff fe37 	bl	8008332 <USBD_CoreFindEP>
 80086c4:	4603      	mov	r3, r0
 80086c6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80086c8:	7b7b      	ldrb	r3, [r7, #13]
 80086ca:	2bff      	cmp	r3, #255	@ 0xff
 80086cc:	d01f      	beq.n	800870e <USBD_StdEPReq+0x1c6>
 80086ce:	7b7b      	ldrb	r3, [r7, #13]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d11c      	bne.n	800870e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80086d4:	7b7a      	ldrb	r2, [r7, #13]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80086dc:	7b7a      	ldrb	r2, [r7, #13]
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	32ae      	adds	r2, #174	@ 0xae
 80086e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d010      	beq.n	800870e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80086ec:	7b7a      	ldrb	r2, [r7, #13]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	32ae      	adds	r2, #174	@ 0xae
 80086f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086f6:	689b      	ldr	r3, [r3, #8]
 80086f8:	6839      	ldr	r1, [r7, #0]
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	4798      	blx	r3
 80086fe:	4603      	mov	r3, r0
 8008700:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008702:	e004      	b.n	800870e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008704:	6839      	ldr	r1, [r7, #0]
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 fc05 	bl	8008f16 <USBD_CtlError>
              break;
 800870c:	e000      	b.n	8008710 <USBD_StdEPReq+0x1c8>
              break;
 800870e:	bf00      	nop
          }
          break;
 8008710:	e0ad      	b.n	800886e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d002      	beq.n	8008724 <USBD_StdEPReq+0x1dc>
 800871e:	2b03      	cmp	r3, #3
 8008720:	d033      	beq.n	800878a <USBD_StdEPReq+0x242>
 8008722:	e099      	b.n	8008858 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008724:	7bbb      	ldrb	r3, [r7, #14]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d007      	beq.n	800873a <USBD_StdEPReq+0x1f2>
 800872a:	7bbb      	ldrb	r3, [r7, #14]
 800872c:	2b80      	cmp	r3, #128	@ 0x80
 800872e:	d004      	beq.n	800873a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008730:	6839      	ldr	r1, [r7, #0]
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f000 fbef 	bl	8008f16 <USBD_CtlError>
                break;
 8008738:	e093      	b.n	8008862 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800873a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800873e:	2b00      	cmp	r3, #0
 8008740:	da0b      	bge.n	800875a <USBD_StdEPReq+0x212>
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008748:	4613      	mov	r3, r2
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	4413      	add	r3, r2
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	3310      	adds	r3, #16
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	4413      	add	r3, r2
 8008756:	3304      	adds	r3, #4
 8008758:	e00b      	b.n	8008772 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800875a:	7bbb      	ldrb	r3, [r7, #14]
 800875c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008760:	4613      	mov	r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	4413      	add	r3, r2
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	4413      	add	r3, r2
 8008770:	3304      	adds	r3, #4
 8008772:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	2200      	movs	r2, #0
 8008778:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	330e      	adds	r3, #14
 800877e:	2202      	movs	r2, #2
 8008780:	4619      	mov	r1, r3
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 fc44 	bl	8009010 <USBD_CtlSendData>
              break;
 8008788:	e06b      	b.n	8008862 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800878a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800878e:	2b00      	cmp	r3, #0
 8008790:	da11      	bge.n	80087b6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008792:	7bbb      	ldrb	r3, [r7, #14]
 8008794:	f003 020f 	and.w	r2, r3, #15
 8008798:	6879      	ldr	r1, [r7, #4]
 800879a:	4613      	mov	r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	4413      	add	r3, r2
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	440b      	add	r3, r1
 80087a4:	3323      	adds	r3, #35	@ 0x23
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d117      	bne.n	80087dc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80087ac:	6839      	ldr	r1, [r7, #0]
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 fbb1 	bl	8008f16 <USBD_CtlError>
                  break;
 80087b4:	e055      	b.n	8008862 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80087b6:	7bbb      	ldrb	r3, [r7, #14]
 80087b8:	f003 020f 	and.w	r2, r3, #15
 80087bc:	6879      	ldr	r1, [r7, #4]
 80087be:	4613      	mov	r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	4413      	add	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	440b      	add	r3, r1
 80087c8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d104      	bne.n	80087dc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80087d2:	6839      	ldr	r1, [r7, #0]
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 fb9e 	bl	8008f16 <USBD_CtlError>
                  break;
 80087da:	e042      	b.n	8008862 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	da0b      	bge.n	80087fc <USBD_StdEPReq+0x2b4>
 80087e4:	7bbb      	ldrb	r3, [r7, #14]
 80087e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	3310      	adds	r3, #16
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	4413      	add	r3, r2
 80087f8:	3304      	adds	r3, #4
 80087fa:	e00b      	b.n	8008814 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80087fc:	7bbb      	ldrb	r3, [r7, #14]
 80087fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008802:	4613      	mov	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	4413      	add	r3, r2
 8008812:	3304      	adds	r3, #4
 8008814:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008816:	7bbb      	ldrb	r3, [r7, #14]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d002      	beq.n	8008822 <USBD_StdEPReq+0x2da>
 800881c:	7bbb      	ldrb	r3, [r7, #14]
 800881e:	2b80      	cmp	r3, #128	@ 0x80
 8008820:	d103      	bne.n	800882a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	2200      	movs	r2, #0
 8008826:	739a      	strb	r2, [r3, #14]
 8008828:	e00e      	b.n	8008848 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800882a:	7bbb      	ldrb	r3, [r7, #14]
 800882c:	4619      	mov	r1, r3
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 ffca 	bl	80097c8 <USBD_LL_IsStallEP>
 8008834:	4603      	mov	r3, r0
 8008836:	2b00      	cmp	r3, #0
 8008838:	d003      	beq.n	8008842 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	2201      	movs	r2, #1
 800883e:	739a      	strb	r2, [r3, #14]
 8008840:	e002      	b.n	8008848 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	2200      	movs	r2, #0
 8008846:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	330e      	adds	r3, #14
 800884c:	2202      	movs	r2, #2
 800884e:	4619      	mov	r1, r3
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fbdd 	bl	8009010 <USBD_CtlSendData>
              break;
 8008856:	e004      	b.n	8008862 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008858:	6839      	ldr	r1, [r7, #0]
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 fb5b 	bl	8008f16 <USBD_CtlError>
              break;
 8008860:	bf00      	nop
          }
          break;
 8008862:	e004      	b.n	800886e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008864:	6839      	ldr	r1, [r7, #0]
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fb55 	bl	8008f16 <USBD_CtlError>
          break;
 800886c:	bf00      	nop
      }
      break;
 800886e:	e005      	b.n	800887c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008870:	6839      	ldr	r1, [r7, #0]
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 fb4f 	bl	8008f16 <USBD_CtlError>
      break;
 8008878:	e000      	b.n	800887c <USBD_StdEPReq+0x334>
      break;
 800887a:	bf00      	nop
  }

  return ret;
 800887c:	7bfb      	ldrb	r3, [r7, #15]
}
 800887e:	4618      	mov	r0, r3
 8008880:	3710      	adds	r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
	...

08008888 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008892:	2300      	movs	r3, #0
 8008894:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008896:	2300      	movs	r3, #0
 8008898:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800889a:	2300      	movs	r3, #0
 800889c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	885b      	ldrh	r3, [r3, #2]
 80088a2:	0a1b      	lsrs	r3, r3, #8
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	3b01      	subs	r3, #1
 80088a8:	2b06      	cmp	r3, #6
 80088aa:	f200 8128 	bhi.w	8008afe <USBD_GetDescriptor+0x276>
 80088ae:	a201      	add	r2, pc, #4	@ (adr r2, 80088b4 <USBD_GetDescriptor+0x2c>)
 80088b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b4:	080088d1 	.word	0x080088d1
 80088b8:	080088e9 	.word	0x080088e9
 80088bc:	08008929 	.word	0x08008929
 80088c0:	08008aff 	.word	0x08008aff
 80088c4:	08008aff 	.word	0x08008aff
 80088c8:	08008a9f 	.word	0x08008a9f
 80088cc:	08008acb 	.word	0x08008acb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	7c12      	ldrb	r2, [r2, #16]
 80088dc:	f107 0108 	add.w	r1, r7, #8
 80088e0:	4610      	mov	r0, r2
 80088e2:	4798      	blx	r3
 80088e4:	60f8      	str	r0, [r7, #12]
      break;
 80088e6:	e112      	b.n	8008b0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	7c1b      	ldrb	r3, [r3, #16]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10d      	bne.n	800890c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f8:	f107 0208 	add.w	r2, r7, #8
 80088fc:	4610      	mov	r0, r2
 80088fe:	4798      	blx	r3
 8008900:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	3301      	adds	r3, #1
 8008906:	2202      	movs	r2, #2
 8008908:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800890a:	e100      	b.n	8008b0e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008914:	f107 0208 	add.w	r2, r7, #8
 8008918:	4610      	mov	r0, r2
 800891a:	4798      	blx	r3
 800891c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	3301      	adds	r3, #1
 8008922:	2202      	movs	r2, #2
 8008924:	701a      	strb	r2, [r3, #0]
      break;
 8008926:	e0f2      	b.n	8008b0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	885b      	ldrh	r3, [r3, #2]
 800892c:	b2db      	uxtb	r3, r3
 800892e:	2b05      	cmp	r3, #5
 8008930:	f200 80ac 	bhi.w	8008a8c <USBD_GetDescriptor+0x204>
 8008934:	a201      	add	r2, pc, #4	@ (adr r2, 800893c <USBD_GetDescriptor+0xb4>)
 8008936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800893a:	bf00      	nop
 800893c:	08008955 	.word	0x08008955
 8008940:	08008989 	.word	0x08008989
 8008944:	080089bd 	.word	0x080089bd
 8008948:	080089f1 	.word	0x080089f1
 800894c:	08008a25 	.word	0x08008a25
 8008950:	08008a59 	.word	0x08008a59
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00b      	beq.n	8008978 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	7c12      	ldrb	r2, [r2, #16]
 800896c:	f107 0108 	add.w	r1, r7, #8
 8008970:	4610      	mov	r0, r2
 8008972:	4798      	blx	r3
 8008974:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008976:	e091      	b.n	8008a9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 facb 	bl	8008f16 <USBD_CtlError>
            err++;
 8008980:	7afb      	ldrb	r3, [r7, #11]
 8008982:	3301      	adds	r3, #1
 8008984:	72fb      	strb	r3, [r7, #11]
          break;
 8008986:	e089      	b.n	8008a9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00b      	beq.n	80089ac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	7c12      	ldrb	r2, [r2, #16]
 80089a0:	f107 0108 	add.w	r1, r7, #8
 80089a4:	4610      	mov	r0, r2
 80089a6:	4798      	blx	r3
 80089a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089aa:	e077      	b.n	8008a9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 fab1 	bl	8008f16 <USBD_CtlError>
            err++;
 80089b4:	7afb      	ldrb	r3, [r7, #11]
 80089b6:	3301      	adds	r3, #1
 80089b8:	72fb      	strb	r3, [r7, #11]
          break;
 80089ba:	e06f      	b.n	8008a9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00b      	beq.n	80089e0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	7c12      	ldrb	r2, [r2, #16]
 80089d4:	f107 0108 	add.w	r1, r7, #8
 80089d8:	4610      	mov	r0, r2
 80089da:	4798      	blx	r3
 80089dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089de:	e05d      	b.n	8008a9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089e0:	6839      	ldr	r1, [r7, #0]
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f000 fa97 	bl	8008f16 <USBD_CtlError>
            err++;
 80089e8:	7afb      	ldrb	r3, [r7, #11]
 80089ea:	3301      	adds	r3, #1
 80089ec:	72fb      	strb	r3, [r7, #11]
          break;
 80089ee:	e055      	b.n	8008a9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089f6:	691b      	ldr	r3, [r3, #16]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d00b      	beq.n	8008a14 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	7c12      	ldrb	r2, [r2, #16]
 8008a08:	f107 0108 	add.w	r1, r7, #8
 8008a0c:	4610      	mov	r0, r2
 8008a0e:	4798      	blx	r3
 8008a10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a12:	e043      	b.n	8008a9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a14:	6839      	ldr	r1, [r7, #0]
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fa7d 	bl	8008f16 <USBD_CtlError>
            err++;
 8008a1c:	7afb      	ldrb	r3, [r7, #11]
 8008a1e:	3301      	adds	r3, #1
 8008a20:	72fb      	strb	r3, [r7, #11]
          break;
 8008a22:	e03b      	b.n	8008a9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a2a:	695b      	ldr	r3, [r3, #20]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d00b      	beq.n	8008a48 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a36:	695b      	ldr	r3, [r3, #20]
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	7c12      	ldrb	r2, [r2, #16]
 8008a3c:	f107 0108 	add.w	r1, r7, #8
 8008a40:	4610      	mov	r0, r2
 8008a42:	4798      	blx	r3
 8008a44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a46:	e029      	b.n	8008a9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a48:	6839      	ldr	r1, [r7, #0]
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 fa63 	bl	8008f16 <USBD_CtlError>
            err++;
 8008a50:	7afb      	ldrb	r3, [r7, #11]
 8008a52:	3301      	adds	r3, #1
 8008a54:	72fb      	strb	r3, [r7, #11]
          break;
 8008a56:	e021      	b.n	8008a9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a5e:	699b      	ldr	r3, [r3, #24]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d00b      	beq.n	8008a7c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a6a:	699b      	ldr	r3, [r3, #24]
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	7c12      	ldrb	r2, [r2, #16]
 8008a70:	f107 0108 	add.w	r1, r7, #8
 8008a74:	4610      	mov	r0, r2
 8008a76:	4798      	blx	r3
 8008a78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a7a:	e00f      	b.n	8008a9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a7c:	6839      	ldr	r1, [r7, #0]
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 fa49 	bl	8008f16 <USBD_CtlError>
            err++;
 8008a84:	7afb      	ldrb	r3, [r7, #11]
 8008a86:	3301      	adds	r3, #1
 8008a88:	72fb      	strb	r3, [r7, #11]
          break;
 8008a8a:	e007      	b.n	8008a9c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008a8c:	6839      	ldr	r1, [r7, #0]
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 fa41 	bl	8008f16 <USBD_CtlError>
          err++;
 8008a94:	7afb      	ldrb	r3, [r7, #11]
 8008a96:	3301      	adds	r3, #1
 8008a98:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008a9a:	bf00      	nop
      }
      break;
 8008a9c:	e037      	b.n	8008b0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	7c1b      	ldrb	r3, [r3, #16]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d109      	bne.n	8008aba <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aae:	f107 0208 	add.w	r2, r7, #8
 8008ab2:	4610      	mov	r0, r2
 8008ab4:	4798      	blx	r3
 8008ab6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ab8:	e029      	b.n	8008b0e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008aba:	6839      	ldr	r1, [r7, #0]
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 fa2a 	bl	8008f16 <USBD_CtlError>
        err++;
 8008ac2:	7afb      	ldrb	r3, [r7, #11]
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	72fb      	strb	r3, [r7, #11]
      break;
 8008ac8:	e021      	b.n	8008b0e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	7c1b      	ldrb	r3, [r3, #16]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d10d      	bne.n	8008aee <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ada:	f107 0208 	add.w	r2, r7, #8
 8008ade:	4610      	mov	r0, r2
 8008ae0:	4798      	blx	r3
 8008ae2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	3301      	adds	r3, #1
 8008ae8:	2207      	movs	r2, #7
 8008aea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008aec:	e00f      	b.n	8008b0e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008aee:	6839      	ldr	r1, [r7, #0]
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 fa10 	bl	8008f16 <USBD_CtlError>
        err++;
 8008af6:	7afb      	ldrb	r3, [r7, #11]
 8008af8:	3301      	adds	r3, #1
 8008afa:	72fb      	strb	r3, [r7, #11]
      break;
 8008afc:	e007      	b.n	8008b0e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008afe:	6839      	ldr	r1, [r7, #0]
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 fa08 	bl	8008f16 <USBD_CtlError>
      err++;
 8008b06:	7afb      	ldrb	r3, [r7, #11]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	72fb      	strb	r3, [r7, #11]
      break;
 8008b0c:	bf00      	nop
  }

  if (err != 0U)
 8008b0e:	7afb      	ldrb	r3, [r7, #11]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d11e      	bne.n	8008b52 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	88db      	ldrh	r3, [r3, #6]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d016      	beq.n	8008b4a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008b1c:	893b      	ldrh	r3, [r7, #8]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00e      	beq.n	8008b40 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	88da      	ldrh	r2, [r3, #6]
 8008b26:	893b      	ldrh	r3, [r7, #8]
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	bf28      	it	cs
 8008b2c:	4613      	movcs	r3, r2
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008b32:	893b      	ldrh	r3, [r7, #8]
 8008b34:	461a      	mov	r2, r3
 8008b36:	68f9      	ldr	r1, [r7, #12]
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fa69 	bl	8009010 <USBD_CtlSendData>
 8008b3e:	e009      	b.n	8008b54 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008b40:	6839      	ldr	r1, [r7, #0]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f9e7 	bl	8008f16 <USBD_CtlError>
 8008b48:	e004      	b.n	8008b54 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 faa0 	bl	8009090 <USBD_CtlSendStatus>
 8008b50:	e000      	b.n	8008b54 <USBD_GetDescriptor+0x2cc>
    return;
 8008b52:	bf00      	nop
  }
}
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop

08008b5c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	889b      	ldrh	r3, [r3, #4]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d131      	bne.n	8008bd2 <USBD_SetAddress+0x76>
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	88db      	ldrh	r3, [r3, #6]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d12d      	bne.n	8008bd2 <USBD_SetAddress+0x76>
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	885b      	ldrh	r3, [r3, #2]
 8008b7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b7c:	d829      	bhi.n	8008bd2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	885b      	ldrh	r3, [r3, #2]
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b88:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	2b03      	cmp	r3, #3
 8008b94:	d104      	bne.n	8008ba0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008b96:	6839      	ldr	r1, [r7, #0]
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f000 f9bc 	bl	8008f16 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b9e:	e01d      	b.n	8008bdc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	7bfa      	ldrb	r2, [r7, #15]
 8008ba4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
 8008baa:	4619      	mov	r1, r3
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 fe37 	bl	8009820 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f000 fa6c 	bl	8009090 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008bb8:	7bfb      	ldrb	r3, [r7, #15]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d004      	beq.n	8008bc8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2202      	movs	r2, #2
 8008bc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bc6:	e009      	b.n	8008bdc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bd0:	e004      	b.n	8008bdc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008bd2:	6839      	ldr	r1, [r7, #0]
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f000 f99e 	bl	8008f16 <USBD_CtlError>
  }
}
 8008bda:	bf00      	nop
 8008bdc:	bf00      	nop
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	885b      	ldrh	r3, [r3, #2]
 8008bf6:	b2da      	uxtb	r2, r3
 8008bf8:	4b4e      	ldr	r3, [pc, #312]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008bfa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008bfc:	4b4d      	ldr	r3, [pc, #308]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008bfe:	781b      	ldrb	r3, [r3, #0]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d905      	bls.n	8008c10 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008c04:	6839      	ldr	r1, [r7, #0]
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f985 	bl	8008f16 <USBD_CtlError>
    return USBD_FAIL;
 8008c0c:	2303      	movs	r3, #3
 8008c0e:	e08c      	b.n	8008d2a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d002      	beq.n	8008c22 <USBD_SetConfig+0x3e>
 8008c1c:	2b03      	cmp	r3, #3
 8008c1e:	d029      	beq.n	8008c74 <USBD_SetConfig+0x90>
 8008c20:	e075      	b.n	8008d0e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008c22:	4b44      	ldr	r3, [pc, #272]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d020      	beq.n	8008c6c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008c2a:	4b42      	ldr	r3, [pc, #264]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	461a      	mov	r2, r3
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c34:	4b3f      	ldr	r3, [pc, #252]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	4619      	mov	r1, r3
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f7ff f821 	bl	8007c82 <USBD_SetClassConfig>
 8008c40:	4603      	mov	r3, r0
 8008c42:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008c44:	7bfb      	ldrb	r3, [r7, #15]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d008      	beq.n	8008c5c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 f962 	bl	8008f16 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2202      	movs	r2, #2
 8008c56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008c5a:	e065      	b.n	8008d28 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fa17 	bl	8009090 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2203      	movs	r2, #3
 8008c66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008c6a:	e05d      	b.n	8008d28 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f000 fa0f 	bl	8009090 <USBD_CtlSendStatus>
      break;
 8008c72:	e059      	b.n	8008d28 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008c74:	4b2f      	ldr	r3, [pc, #188]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008c76:	781b      	ldrb	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d112      	bne.n	8008ca2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2202      	movs	r2, #2
 8008c80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008c84:	4b2b      	ldr	r3, [pc, #172]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	461a      	mov	r2, r3
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c8e:	4b29      	ldr	r3, [pc, #164]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f7ff f810 	bl	8007cba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f9f8 	bl	8009090 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008ca0:	e042      	b.n	8008d28 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008ca2:	4b24      	ldr	r3, [pc, #144]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d02a      	beq.n	8008d06 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	b2db      	uxtb	r3, r3
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f7fe fffe 	bl	8007cba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	4619      	mov	r1, r3
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f7fe ffd7 	bl	8007c82 <USBD_SetClassConfig>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008cd8:	7bfb      	ldrb	r3, [r7, #15]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00f      	beq.n	8008cfe <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008cde:	6839      	ldr	r1, [r7, #0]
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f918 	bl	8008f16 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	4619      	mov	r1, r3
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f7fe ffe3 	bl	8007cba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008cfc:	e014      	b.n	8008d28 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 f9c6 	bl	8009090 <USBD_CtlSendStatus>
      break;
 8008d04:	e010      	b.n	8008d28 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f9c2 	bl	8009090 <USBD_CtlSendStatus>
      break;
 8008d0c:	e00c      	b.n	8008d28 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008d0e:	6839      	ldr	r1, [r7, #0]
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f900 	bl	8008f16 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008d16:	4b07      	ldr	r3, [pc, #28]	@ (8008d34 <USBD_SetConfig+0x150>)
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7fe ffcc 	bl	8007cba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008d22:	2303      	movs	r3, #3
 8008d24:	73fb      	strb	r3, [r7, #15]
      break;
 8008d26:	bf00      	nop
  }

  return ret;
 8008d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	200006dc 	.word	0x200006dc

08008d38 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	88db      	ldrh	r3, [r3, #6]
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d004      	beq.n	8008d54 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008d4a:	6839      	ldr	r1, [r7, #0]
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 f8e2 	bl	8008f16 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008d52:	e023      	b.n	8008d9c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	dc02      	bgt.n	8008d66 <USBD_GetConfig+0x2e>
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	dc03      	bgt.n	8008d6c <USBD_GetConfig+0x34>
 8008d64:	e015      	b.n	8008d92 <USBD_GetConfig+0x5a>
 8008d66:	2b03      	cmp	r3, #3
 8008d68:	d00b      	beq.n	8008d82 <USBD_GetConfig+0x4a>
 8008d6a:	e012      	b.n	8008d92 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	3308      	adds	r3, #8
 8008d76:	2201      	movs	r2, #1
 8008d78:	4619      	mov	r1, r3
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 f948 	bl	8009010 <USBD_CtlSendData>
        break;
 8008d80:	e00c      	b.n	8008d9c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	3304      	adds	r3, #4
 8008d86:	2201      	movs	r2, #1
 8008d88:	4619      	mov	r1, r3
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 f940 	bl	8009010 <USBD_CtlSendData>
        break;
 8008d90:	e004      	b.n	8008d9c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008d92:	6839      	ldr	r1, [r7, #0]
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 f8be 	bl	8008f16 <USBD_CtlError>
        break;
 8008d9a:	bf00      	nop
}
 8008d9c:	bf00      	nop
 8008d9e:	3708      	adds	r7, #8
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	3b01      	subs	r3, #1
 8008db8:	2b02      	cmp	r3, #2
 8008dba:	d81e      	bhi.n	8008dfa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	88db      	ldrh	r3, [r3, #6]
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	d004      	beq.n	8008dce <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008dc4:	6839      	ldr	r1, [r7, #0]
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 f8a5 	bl	8008f16 <USBD_CtlError>
        break;
 8008dcc:	e01a      	b.n	8008e04 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d005      	beq.n	8008dea <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	f043 0202 	orr.w	r2, r3, #2
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	330c      	adds	r3, #12
 8008dee:	2202      	movs	r2, #2
 8008df0:	4619      	mov	r1, r3
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f90c 	bl	8009010 <USBD_CtlSendData>
      break;
 8008df8:	e004      	b.n	8008e04 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008dfa:	6839      	ldr	r1, [r7, #0]
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 f88a 	bl	8008f16 <USBD_CtlError>
      break;
 8008e02:	bf00      	nop
  }
}
 8008e04:	bf00      	nop
 8008e06:	3708      	adds	r7, #8
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b082      	sub	sp, #8
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	885b      	ldrh	r3, [r3, #2]
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d107      	bne.n	8008e2e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2201      	movs	r2, #1
 8008e22:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 f932 	bl	8009090 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008e2c:	e013      	b.n	8008e56 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	885b      	ldrh	r3, [r3, #2]
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	d10b      	bne.n	8008e4e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	889b      	ldrh	r3, [r3, #4]
 8008e3a:	0a1b      	lsrs	r3, r3, #8
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	b2da      	uxtb	r2, r3
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 f922 	bl	8009090 <USBD_CtlSendStatus>
}
 8008e4c:	e003      	b.n	8008e56 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008e4e:	6839      	ldr	r1, [r7, #0]
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 f860 	bl	8008f16 <USBD_CtlError>
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b082      	sub	sp, #8
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
 8008e66:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	3b01      	subs	r3, #1
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	d80b      	bhi.n	8008e8e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	885b      	ldrh	r3, [r3, #2]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d10c      	bne.n	8008e98 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f902 	bl	8009090 <USBD_CtlSendStatus>
      }
      break;
 8008e8c:	e004      	b.n	8008e98 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008e8e:	6839      	ldr	r1, [r7, #0]
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f840 	bl	8008f16 <USBD_CtlError>
      break;
 8008e96:	e000      	b.n	8008e9a <USBD_ClrFeature+0x3c>
      break;
 8008e98:	bf00      	nop
  }
}
 8008e9a:	bf00      	nop
 8008e9c:	3708      	adds	r7, #8
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}

08008ea2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008ea2:	b580      	push	{r7, lr}
 8008ea4:	b084      	sub	sp, #16
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
 8008eaa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	781a      	ldrb	r2, [r3, #0]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	781a      	ldrb	r2, [r3, #0]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008ecc:	68f8      	ldr	r0, [r7, #12]
 8008ece:	f7ff fa3d 	bl	800834c <SWAPBYTE>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	3301      	adds	r3, #1
 8008ede:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008ee6:	68f8      	ldr	r0, [r7, #12]
 8008ee8:	f7ff fa30 	bl	800834c <SWAPBYTE>
 8008eec:	4603      	mov	r3, r0
 8008eee:	461a      	mov	r2, r3
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	3301      	adds	r3, #1
 8008efe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008f00:	68f8      	ldr	r0, [r7, #12]
 8008f02:	f7ff fa23 	bl	800834c <SWAPBYTE>
 8008f06:	4603      	mov	r3, r0
 8008f08:	461a      	mov	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	80da      	strh	r2, [r3, #6]
}
 8008f0e:	bf00      	nop
 8008f10:	3710      	adds	r7, #16
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b082      	sub	sp, #8
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
 8008f1e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f20:	2180      	movs	r1, #128	@ 0x80
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f000 fc12 	bl	800974c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008f28:	2100      	movs	r1, #0
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 fc0e 	bl	800974c <USBD_LL_StallEP>
}
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b086      	sub	sp, #24
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008f44:	2300      	movs	r3, #0
 8008f46:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d042      	beq.n	8008fd4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008f52:	6938      	ldr	r0, [r7, #16]
 8008f54:	f000 f842 	bl	8008fdc <USBD_GetLen>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	005b      	lsls	r3, r3, #1
 8008f5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f62:	d808      	bhi.n	8008f76 <USBD_GetString+0x3e>
 8008f64:	6938      	ldr	r0, [r7, #16]
 8008f66:	f000 f839 	bl	8008fdc <USBD_GetLen>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	005b      	lsls	r3, r3, #1
 8008f72:	b29a      	uxth	r2, r3
 8008f74:	e001      	b.n	8008f7a <USBD_GetString+0x42>
 8008f76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008f7e:	7dfb      	ldrb	r3, [r7, #23]
 8008f80:	68ba      	ldr	r2, [r7, #8]
 8008f82:	4413      	add	r3, r2
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	7812      	ldrb	r2, [r2, #0]
 8008f88:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008f90:	7dfb      	ldrb	r3, [r7, #23]
 8008f92:	68ba      	ldr	r2, [r7, #8]
 8008f94:	4413      	add	r3, r2
 8008f96:	2203      	movs	r2, #3
 8008f98:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f9a:	7dfb      	ldrb	r3, [r7, #23]
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008fa0:	e013      	b.n	8008fca <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008fa2:	7dfb      	ldrb	r3, [r7, #23]
 8008fa4:	68ba      	ldr	r2, [r7, #8]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	693a      	ldr	r2, [r7, #16]
 8008faa:	7812      	ldrb	r2, [r2, #0]
 8008fac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	613b      	str	r3, [r7, #16]
    idx++;
 8008fb4:	7dfb      	ldrb	r3, [r7, #23]
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008fba:	7dfb      	ldrb	r3, [r7, #23]
 8008fbc:	68ba      	ldr	r2, [r7, #8]
 8008fbe:	4413      	add	r3, r2
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	701a      	strb	r2, [r3, #0]
    idx++;
 8008fc4:	7dfb      	ldrb	r3, [r7, #23]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1e7      	bne.n	8008fa2 <USBD_GetString+0x6a>
 8008fd2:	e000      	b.n	8008fd6 <USBD_GetString+0x9e>
    return;
 8008fd4:	bf00      	nop
  }
}
 8008fd6:	3718      	adds	r7, #24
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	bd80      	pop	{r7, pc}

08008fdc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b085      	sub	sp, #20
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008fec:	e005      	b.n	8008ffa <USBD_GetLen+0x1e>
  {
    len++;
 8008fee:	7bfb      	ldrb	r3, [r7, #15]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	3301      	adds	r3, #1
 8008ff8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1f5      	bne.n	8008fee <USBD_GetLen+0x12>
  }

  return len;
 8009002:	7bfb      	ldrb	r3, [r7, #15]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3714      	adds	r7, #20
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	60b9      	str	r1, [r7, #8]
 800901a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2202      	movs	r2, #2
 8009020:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	68ba      	ldr	r2, [r7, #8]
 800902e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	687a      	ldr	r2, [r7, #4]
 8009034:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	68ba      	ldr	r2, [r7, #8]
 800903a:	2100      	movs	r1, #0
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f000 fc0e 	bl	800985e <USBD_LL_Transmit>

  return USBD_OK;
 8009042:	2300      	movs	r3, #0
}
 8009044:	4618      	mov	r0, r3
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	2100      	movs	r1, #0
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f000 fbfd 	bl	800985e <USBD_LL_Transmit>

  return USBD_OK;
 8009064:	2300      	movs	r3, #0
}
 8009066:	4618      	mov	r0, r3
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}

0800906e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800906e:	b580      	push	{r7, lr}
 8009070:	b084      	sub	sp, #16
 8009072:	af00      	add	r7, sp, #0
 8009074:	60f8      	str	r0, [r7, #12]
 8009076:	60b9      	str	r1, [r7, #8]
 8009078:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	2100      	movs	r1, #0
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	f000 fc0d 	bl	80098a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3710      	adds	r7, #16
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b082      	sub	sp, #8
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2204      	movs	r2, #4
 800909c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80090a0:	2300      	movs	r3, #0
 80090a2:	2200      	movs	r2, #0
 80090a4:	2100      	movs	r1, #0
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 fbd9 	bl	800985e <USBD_LL_Transmit>

  return USBD_OK;
 80090ac:	2300      	movs	r3, #0
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3708      	adds	r7, #8
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}

080090b6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80090b6:	b580      	push	{r7, lr}
 80090b8:	b082      	sub	sp, #8
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2205      	movs	r2, #5
 80090c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090c6:	2300      	movs	r3, #0
 80090c8:	2200      	movs	r2, #0
 80090ca:	2100      	movs	r1, #0
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 fbe7 	bl	80098a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090d2:	2300      	movs	r3, #0
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 80090e0:	2201      	movs	r2, #1
 80090e2:	490e      	ldr	r1, [pc, #56]	@ (800911c <MX_USB_DEVICE_Init+0x40>)
 80090e4:	480e      	ldr	r0, [pc, #56]	@ (8009120 <MX_USB_DEVICE_Init+0x44>)
 80090e6:	f7fe fd4f 	bl	8007b88 <USBD_Init>
 80090ea:	4603      	mov	r3, r0
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d001      	beq.n	80090f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80090f0:	f7f7 fefe 	bl	8000ef0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_MIDI) != USBD_OK)
 80090f4:	490b      	ldr	r1, [pc, #44]	@ (8009124 <MX_USB_DEVICE_Init+0x48>)
 80090f6:	480a      	ldr	r0, [pc, #40]	@ (8009120 <MX_USB_DEVICE_Init+0x44>)
 80090f8:	f7fe fd76 	bl	8007be8 <USBD_RegisterClass>
 80090fc:	4603      	mov	r3, r0
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d001      	beq.n	8009106 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009102:	f7f7 fef5 	bl	8000ef0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8009106:	4806      	ldr	r0, [pc, #24]	@ (8009120 <MX_USB_DEVICE_Init+0x44>)
 8009108:	f7fe fda4 	bl	8007c54 <USBD_Start>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	d001      	beq.n	8009116 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8009112:	f7f7 feed 	bl	8000ef0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009116:	bf00      	nop
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	200000d4 	.word	0x200000d4
 8009120:	200006e0 	.word	0x200006e0
 8009124:	2000003c 	.word	0x2000003c

08009128 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	4603      	mov	r3, r0
 8009130:	6039      	str	r1, [r7, #0]
 8009132:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	2212      	movs	r2, #18
 8009138:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800913a:	4b03      	ldr	r3, [pc, #12]	@ (8009148 <USBD_HS_DeviceDescriptor+0x20>)
}
 800913c:	4618      	mov	r0, r3
 800913e:	370c      	adds	r7, #12
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr
 8009148:	200000f0 	.word	0x200000f0

0800914c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	4603      	mov	r3, r0
 8009154:	6039      	str	r1, [r7, #0]
 8009156:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	2204      	movs	r2, #4
 800915c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800915e:	4b03      	ldr	r3, [pc, #12]	@ (800916c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8009160:	4618      	mov	r0, r3
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr
 800916c:	20000104 	.word	0x20000104

08009170 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	4603      	mov	r3, r0
 8009178:	6039      	str	r1, [r7, #0]
 800917a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800917c:	79fb      	ldrb	r3, [r7, #7]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d105      	bne.n	800918e <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	4907      	ldr	r1, [pc, #28]	@ (80091a4 <USBD_HS_ProductStrDescriptor+0x34>)
 8009186:	4808      	ldr	r0, [pc, #32]	@ (80091a8 <USBD_HS_ProductStrDescriptor+0x38>)
 8009188:	f7ff fed6 	bl	8008f38 <USBD_GetString>
 800918c:	e004      	b.n	8009198 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800918e:	683a      	ldr	r2, [r7, #0]
 8009190:	4904      	ldr	r1, [pc, #16]	@ (80091a4 <USBD_HS_ProductStrDescriptor+0x34>)
 8009192:	4805      	ldr	r0, [pc, #20]	@ (80091a8 <USBD_HS_ProductStrDescriptor+0x38>)
 8009194:	f7ff fed0 	bl	8008f38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009198:	4b02      	ldr	r3, [pc, #8]	@ (80091a4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 800919a:	4618      	mov	r0, r3
 800919c:	3708      	adds	r7, #8
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	200009bc 	.word	0x200009bc
 80091a8:	0800a86c 	.word	0x0800a86c

080091ac <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b082      	sub	sp, #8
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	4603      	mov	r3, r0
 80091b4:	6039      	str	r1, [r7, #0]
 80091b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80091b8:	683a      	ldr	r2, [r7, #0]
 80091ba:	4904      	ldr	r1, [pc, #16]	@ (80091cc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80091bc:	4804      	ldr	r0, [pc, #16]	@ (80091d0 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80091be:	f7ff febb 	bl	8008f38 <USBD_GetString>
  return USBD_StrDesc;
 80091c2:	4b02      	ldr	r3, [pc, #8]	@ (80091cc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3708      	adds	r7, #8
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	200009bc 	.word	0x200009bc
 80091d0:	0800a880 	.word	0x0800a880

080091d4 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b082      	sub	sp, #8
 80091d8:	af00      	add	r7, sp, #0
 80091da:	4603      	mov	r3, r0
 80091dc:	6039      	str	r1, [r7, #0]
 80091de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	221a      	movs	r2, #26
 80091e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80091e6:	f000 f843 	bl	8009270 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80091ea:	4b02      	ldr	r3, [pc, #8]	@ (80091f4 <USBD_HS_SerialStrDescriptor+0x20>)
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3708      	adds	r7, #8
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	20000108 	.word	0x20000108

080091f8 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b082      	sub	sp, #8
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	4603      	mov	r3, r0
 8009200:	6039      	str	r1, [r7, #0]
 8009202:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009204:	79fb      	ldrb	r3, [r7, #7]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d105      	bne.n	8009216 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	4907      	ldr	r1, [pc, #28]	@ (800922c <USBD_HS_ConfigStrDescriptor+0x34>)
 800920e:	4808      	ldr	r0, [pc, #32]	@ (8009230 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009210:	f7ff fe92 	bl	8008f38 <USBD_GetString>
 8009214:	e004      	b.n	8009220 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009216:	683a      	ldr	r2, [r7, #0]
 8009218:	4904      	ldr	r1, [pc, #16]	@ (800922c <USBD_HS_ConfigStrDescriptor+0x34>)
 800921a:	4805      	ldr	r0, [pc, #20]	@ (8009230 <USBD_HS_ConfigStrDescriptor+0x38>)
 800921c:	f7ff fe8c 	bl	8008f38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009220:	4b02      	ldr	r3, [pc, #8]	@ (800922c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8009222:	4618      	mov	r0, r3
 8009224:	3708      	adds	r7, #8
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
 800922a:	bf00      	nop
 800922c:	200009bc 	.word	0x200009bc
 8009230:	0800a894 	.word	0x0800a894

08009234 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b082      	sub	sp, #8
 8009238:	af00      	add	r7, sp, #0
 800923a:	4603      	mov	r3, r0
 800923c:	6039      	str	r1, [r7, #0]
 800923e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009240:	79fb      	ldrb	r3, [r7, #7]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d105      	bne.n	8009252 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009246:	683a      	ldr	r2, [r7, #0]
 8009248:	4907      	ldr	r1, [pc, #28]	@ (8009268 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800924a:	4808      	ldr	r0, [pc, #32]	@ (800926c <USBD_HS_InterfaceStrDescriptor+0x38>)
 800924c:	f7ff fe74 	bl	8008f38 <USBD_GetString>
 8009250:	e004      	b.n	800925c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8009252:	683a      	ldr	r2, [r7, #0]
 8009254:	4904      	ldr	r1, [pc, #16]	@ (8009268 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009256:	4805      	ldr	r0, [pc, #20]	@ (800926c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009258:	f7ff fe6e 	bl	8008f38 <USBD_GetString>
  }
  return USBD_StrDesc;
 800925c:	4b02      	ldr	r3, [pc, #8]	@ (8009268 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800925e:	4618      	mov	r0, r3
 8009260:	3708      	adds	r7, #8
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
 8009266:	bf00      	nop
 8009268:	200009bc 	.word	0x200009bc
 800926c:	0800a8a0 	.word	0x0800a8a0

08009270 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009276:	4b0f      	ldr	r3, [pc, #60]	@ (80092b4 <Get_SerialNum+0x44>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800927c:	4b0e      	ldr	r3, [pc, #56]	@ (80092b8 <Get_SerialNum+0x48>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009282:	4b0e      	ldr	r3, [pc, #56]	@ (80092bc <Get_SerialNum+0x4c>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4413      	add	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d009      	beq.n	80092aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009296:	2208      	movs	r2, #8
 8009298:	4909      	ldr	r1, [pc, #36]	@ (80092c0 <Get_SerialNum+0x50>)
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f000 f814 	bl	80092c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80092a0:	2204      	movs	r2, #4
 80092a2:	4908      	ldr	r1, [pc, #32]	@ (80092c4 <Get_SerialNum+0x54>)
 80092a4:	68b8      	ldr	r0, [r7, #8]
 80092a6:	f000 f80f 	bl	80092c8 <IntToUnicode>
  }
}
 80092aa:	bf00      	nop
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}
 80092b2:	bf00      	nop
 80092b4:	1fff7a10 	.word	0x1fff7a10
 80092b8:	1fff7a14 	.word	0x1fff7a14
 80092bc:	1fff7a18 	.word	0x1fff7a18
 80092c0:	2000010a 	.word	0x2000010a
 80092c4:	2000011a 	.word	0x2000011a

080092c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b087      	sub	sp, #28
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	60f8      	str	r0, [r7, #12]
 80092d0:	60b9      	str	r1, [r7, #8]
 80092d2:	4613      	mov	r3, r2
 80092d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80092d6:	2300      	movs	r3, #0
 80092d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80092da:	2300      	movs	r3, #0
 80092dc:	75fb      	strb	r3, [r7, #23]
 80092de:	e027      	b.n	8009330 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	0f1b      	lsrs	r3, r3, #28
 80092e4:	2b09      	cmp	r3, #9
 80092e6:	d80b      	bhi.n	8009300 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	0f1b      	lsrs	r3, r3, #28
 80092ec:	b2da      	uxtb	r2, r3
 80092ee:	7dfb      	ldrb	r3, [r7, #23]
 80092f0:	005b      	lsls	r3, r3, #1
 80092f2:	4619      	mov	r1, r3
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	440b      	add	r3, r1
 80092f8:	3230      	adds	r2, #48	@ 0x30
 80092fa:	b2d2      	uxtb	r2, r2
 80092fc:	701a      	strb	r2, [r3, #0]
 80092fe:	e00a      	b.n	8009316 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	0f1b      	lsrs	r3, r3, #28
 8009304:	b2da      	uxtb	r2, r3
 8009306:	7dfb      	ldrb	r3, [r7, #23]
 8009308:	005b      	lsls	r3, r3, #1
 800930a:	4619      	mov	r1, r3
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	440b      	add	r3, r1
 8009310:	3237      	adds	r2, #55	@ 0x37
 8009312:	b2d2      	uxtb	r2, r2
 8009314:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	011b      	lsls	r3, r3, #4
 800931a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800931c:	7dfb      	ldrb	r3, [r7, #23]
 800931e:	005b      	lsls	r3, r3, #1
 8009320:	3301      	adds	r3, #1
 8009322:	68ba      	ldr	r2, [r7, #8]
 8009324:	4413      	add	r3, r2
 8009326:	2200      	movs	r2, #0
 8009328:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800932a:	7dfb      	ldrb	r3, [r7, #23]
 800932c:	3301      	adds	r3, #1
 800932e:	75fb      	strb	r3, [r7, #23]
 8009330:	7dfa      	ldrb	r2, [r7, #23]
 8009332:	79fb      	ldrb	r3, [r7, #7]
 8009334:	429a      	cmp	r2, r3
 8009336:	d3d3      	bcc.n	80092e0 <IntToUnicode+0x18>
  }
}
 8009338:	bf00      	nop
 800933a:	bf00      	nop
 800933c:	371c      	adds	r7, #28
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr
	...

08009348 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b08a      	sub	sp, #40	@ 0x28
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009350:	f107 0314 	add.w	r3, r7, #20
 8009354:	2200      	movs	r2, #0
 8009356:	601a      	str	r2, [r3, #0]
 8009358:	605a      	str	r2, [r3, #4]
 800935a:	609a      	str	r2, [r3, #8]
 800935c:	60da      	str	r2, [r3, #12]
 800935e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_HS)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a24      	ldr	r2, [pc, #144]	@ (80093f8 <HAL_PCD_MspInit+0xb0>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d141      	bne.n	80093ee <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800936a:	2300      	movs	r3, #0
 800936c:	613b      	str	r3, [r7, #16]
 800936e:	4b23      	ldr	r3, [pc, #140]	@ (80093fc <HAL_PCD_MspInit+0xb4>)
 8009370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009372:	4a22      	ldr	r2, [pc, #136]	@ (80093fc <HAL_PCD_MspInit+0xb4>)
 8009374:	f043 0302 	orr.w	r3, r3, #2
 8009378:	6313      	str	r3, [r2, #48]	@ 0x30
 800937a:	4b20      	ldr	r3, [pc, #128]	@ (80093fc <HAL_PCD_MspInit+0xb4>)
 800937c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800937e:	f003 0302 	and.w	r3, r3, #2
 8009382:	613b      	str	r3, [r7, #16]
 8009384:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8009386:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800938a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800938c:	2302      	movs	r3, #2
 800938e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009390:	2300      	movs	r3, #0
 8009392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009394:	2300      	movs	r3, #0
 8009396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8009398:	230c      	movs	r3, #12
 800939a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800939c:	f107 0314 	add.w	r3, r7, #20
 80093a0:	4619      	mov	r1, r3
 80093a2:	4817      	ldr	r0, [pc, #92]	@ (8009400 <HAL_PCD_MspInit+0xb8>)
 80093a4:	f7f9 f9e6 	bl	8002774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80093a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80093ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80093ae:	2300      	movs	r3, #0
 80093b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093b2:	2300      	movs	r3, #0
 80093b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80093b6:	f107 0314 	add.w	r3, r7, #20
 80093ba:	4619      	mov	r1, r3
 80093bc:	4810      	ldr	r0, [pc, #64]	@ (8009400 <HAL_PCD_MspInit+0xb8>)
 80093be:	f7f9 f9d9 	bl	8002774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80093c2:	2300      	movs	r3, #0
 80093c4:	60fb      	str	r3, [r7, #12]
 80093c6:	4b0d      	ldr	r3, [pc, #52]	@ (80093fc <HAL_PCD_MspInit+0xb4>)
 80093c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ca:	4a0c      	ldr	r2, [pc, #48]	@ (80093fc <HAL_PCD_MspInit+0xb4>)
 80093cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80093d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80093d2:	4b0a      	ldr	r3, [pc, #40]	@ (80093fc <HAL_PCD_MspInit+0xb4>)
 80093d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80093da:	60fb      	str	r3, [r7, #12]
 80093dc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80093de:	2200      	movs	r2, #0
 80093e0:	2100      	movs	r1, #0
 80093e2:	204d      	movs	r0, #77	@ 0x4d
 80093e4:	f7f8 fb5f 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80093e8:	204d      	movs	r0, #77	@ 0x4d
 80093ea:	f7f8 fb78 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80093ee:	bf00      	nop
 80093f0:	3728      	adds	r7, #40	@ 0x28
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
 80093f6:	bf00      	nop
 80093f8:	40040000 	.word	0x40040000
 80093fc:	40023800 	.word	0x40023800
 8009400:	40020400 	.word	0x40020400

08009404 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b082      	sub	sp, #8
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009418:	4619      	mov	r1, r3
 800941a:	4610      	mov	r0, r2
 800941c:	f7fe fc67 	bl	8007cee <USBD_LL_SetupStage>
}
 8009420:	bf00      	nop
 8009422:	3708      	adds	r7, #8
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b082      	sub	sp, #8
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	460b      	mov	r3, r1
 8009432:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800943a:	78fa      	ldrb	r2, [r7, #3]
 800943c:	6879      	ldr	r1, [r7, #4]
 800943e:	4613      	mov	r3, r2
 8009440:	00db      	lsls	r3, r3, #3
 8009442:	4413      	add	r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	440b      	add	r3, r1
 8009448:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	78fb      	ldrb	r3, [r7, #3]
 8009450:	4619      	mov	r1, r3
 8009452:	f7fe fca1 	bl	8007d98 <USBD_LL_DataOutStage>
}
 8009456:	bf00      	nop
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b082      	sub	sp, #8
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
 8009466:	460b      	mov	r3, r1
 8009468:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009470:	78fa      	ldrb	r2, [r7, #3]
 8009472:	6879      	ldr	r1, [r7, #4]
 8009474:	4613      	mov	r3, r2
 8009476:	00db      	lsls	r3, r3, #3
 8009478:	4413      	add	r3, r2
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	440b      	add	r3, r1
 800947e:	3320      	adds	r3, #32
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	78fb      	ldrb	r3, [r7, #3]
 8009484:	4619      	mov	r1, r3
 8009486:	f7fe fd43 	bl	8007f10 <USBD_LL_DataInStage>
}
 800948a:	bf00      	nop
 800948c:	3708      	adds	r7, #8
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}

08009492 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009492:	b580      	push	{r7, lr}
 8009494:	b082      	sub	sp, #8
 8009496:	af00      	add	r7, sp, #0
 8009498:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7fe fe87 	bl	80081b4 <USBD_LL_SOF>
}
 80094a6:	bf00      	nop
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b084      	sub	sp, #16
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80094b6:	2301      	movs	r3, #1
 80094b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	79db      	ldrb	r3, [r3, #7]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d102      	bne.n	80094c8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80094c2:	2300      	movs	r3, #0
 80094c4:	73fb      	strb	r3, [r7, #15]
 80094c6:	e008      	b.n	80094da <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	79db      	ldrb	r3, [r3, #7]
 80094cc:	2b02      	cmp	r3, #2
 80094ce:	d102      	bne.n	80094d6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80094d0:	2301      	movs	r3, #1
 80094d2:	73fb      	strb	r3, [r7, #15]
 80094d4:	e001      	b.n	80094da <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80094d6:	f7f7 fd0b 	bl	8000ef0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094e0:	7bfa      	ldrb	r2, [r7, #15]
 80094e2:	4611      	mov	r1, r2
 80094e4:	4618      	mov	r0, r3
 80094e6:	f7fe fe21 	bl	800812c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fe fdc8 	bl	8008086 <USBD_LL_Reset>
}
 80094f6:	bf00      	nop
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
	...

08009500 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b082      	sub	sp, #8
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800950e:	4618      	mov	r0, r3
 8009510:	f7fe fe1c 	bl	800814c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	6812      	ldr	r2, [r2, #0]
 8009522:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009526:	f043 0301 	orr.w	r3, r3, #1
 800952a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	7adb      	ldrb	r3, [r3, #11]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d005      	beq.n	8009540 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009534:	4b04      	ldr	r3, [pc, #16]	@ (8009548 <HAL_PCD_SuspendCallback+0x48>)
 8009536:	691b      	ldr	r3, [r3, #16]
 8009538:	4a03      	ldr	r2, [pc, #12]	@ (8009548 <HAL_PCD_SuspendCallback+0x48>)
 800953a:	f043 0306 	orr.w	r3, r3, #6
 800953e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009540:	bf00      	nop
 8009542:	3708      	adds	r7, #8
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}
 8009548:	e000ed00 	.word	0xe000ed00

0800954c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800955a:	4618      	mov	r0, r3
 800955c:	f7fe fe12 	bl	8008184 <USBD_LL_Resume>
}
 8009560:	bf00      	nop
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	460b      	mov	r3, r1
 8009572:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800957a:	78fa      	ldrb	r2, [r7, #3]
 800957c:	4611      	mov	r1, r2
 800957e:	4618      	mov	r0, r3
 8009580:	f7fe fe6a 	bl	8008258 <USBD_LL_IsoOUTIncomplete>
}
 8009584:	bf00      	nop
 8009586:	3708      	adds	r7, #8
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	460b      	mov	r3, r1
 8009596:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800959e:	78fa      	ldrb	r2, [r7, #3]
 80095a0:	4611      	mov	r1, r2
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7fe fe26 	bl	80081f4 <USBD_LL_IsoINIncomplete>
}
 80095a8:	bf00      	nop
 80095aa:	3708      	adds	r7, #8
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b082      	sub	sp, #8
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe fe7c 	bl	80082bc <USBD_LL_DevConnected>
}
 80095c4:	bf00      	nop
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80095da:	4618      	mov	r0, r3
 80095dc:	f7fe fe79 	bl	80082d2 <USBD_LL_DevDisconnected>
}
 80095e0:	bf00      	nop
 80095e2:	3708      	adds	r7, #8
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b082      	sub	sp, #8
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	781b      	ldrb	r3, [r3, #0]
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	d140      	bne.n	800967a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80095f8:	4a22      	ldr	r2, [pc, #136]	@ (8009684 <USBD_LL_Init+0x9c>)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a20      	ldr	r2, [pc, #128]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009604:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8009608:	4b1e      	ldr	r3, [pc, #120]	@ (8009684 <USBD_LL_Init+0x9c>)
 800960a:	4a1f      	ldr	r2, [pc, #124]	@ (8009688 <USBD_LL_Init+0xa0>)
 800960c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 800960e:	4b1d      	ldr	r3, [pc, #116]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009610:	2206      	movs	r2, #6
 8009612:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8009614:	4b1b      	ldr	r3, [pc, #108]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009616:	2202      	movs	r2, #2
 8009618:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800961a:	4b1a      	ldr	r3, [pc, #104]	@ (8009684 <USBD_LL_Init+0x9c>)
 800961c:	2200      	movs	r2, #0
 800961e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8009620:	4b18      	ldr	r3, [pc, #96]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009622:	2202      	movs	r2, #2
 8009624:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8009626:	4b17      	ldr	r3, [pc, #92]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009628:	2200      	movs	r2, #0
 800962a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800962c:	4b15      	ldr	r3, [pc, #84]	@ (8009684 <USBD_LL_Init+0x9c>)
 800962e:	2200      	movs	r2, #0
 8009630:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8009632:	4b14      	ldr	r3, [pc, #80]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009634:	2200      	movs	r2, #0
 8009636:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8009638:	4b12      	ldr	r3, [pc, #72]	@ (8009684 <USBD_LL_Init+0x9c>)
 800963a:	2200      	movs	r2, #0
 800963c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 800963e:	4b11      	ldr	r3, [pc, #68]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009640:	2200      	movs	r2, #0
 8009642:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8009644:	4b0f      	ldr	r3, [pc, #60]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009646:	2200      	movs	r2, #0
 8009648:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 800964a:	480e      	ldr	r0, [pc, #56]	@ (8009684 <USBD_LL_Init+0x9c>)
 800964c:	f7f9 fe7f 	bl	800334e <HAL_PCD_Init>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d001      	beq.n	800965a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8009656:	f7f7 fc4b 	bl	8000ef0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800965a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800965e:	4809      	ldr	r0, [pc, #36]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009660:	f7fb f8ab 	bl	80047ba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8009664:	2280      	movs	r2, #128	@ 0x80
 8009666:	2100      	movs	r1, #0
 8009668:	4806      	ldr	r0, [pc, #24]	@ (8009684 <USBD_LL_Init+0x9c>)
 800966a:	f7fb f85f 	bl	800472c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800966e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8009672:	2101      	movs	r1, #1
 8009674:	4803      	ldr	r0, [pc, #12]	@ (8009684 <USBD_LL_Init+0x9c>)
 8009676:	f7fb f859 	bl	800472c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800967a:	2300      	movs	r3, #0
}
 800967c:	4618      	mov	r0, r3
 800967e:	3708      	adds	r7, #8
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}
 8009684:	20000bbc 	.word	0x20000bbc
 8009688:	40040000 	.word	0x40040000

0800968c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009694:	2300      	movs	r3, #0
 8009696:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009698:	2300      	movs	r3, #0
 800969a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7f9 ff62 	bl	800356c <HAL_PCD_Start>
 80096a8:	4603      	mov	r3, r0
 80096aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ac:	7bfb      	ldrb	r3, [r7, #15]
 80096ae:	4618      	mov	r0, r3
 80096b0:	f000 f930 	bl	8009914 <USBD_Get_USB_Status>
 80096b4:	4603      	mov	r3, r0
 80096b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3710      	adds	r7, #16
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b084      	sub	sp, #16
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
 80096ca:	4608      	mov	r0, r1
 80096cc:	4611      	mov	r1, r2
 80096ce:	461a      	mov	r2, r3
 80096d0:	4603      	mov	r3, r0
 80096d2:	70fb      	strb	r3, [r7, #3]
 80096d4:	460b      	mov	r3, r1
 80096d6:	70bb      	strb	r3, [r7, #2]
 80096d8:	4613      	mov	r3, r2
 80096da:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096dc:	2300      	movs	r3, #0
 80096de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096e0:	2300      	movs	r3, #0
 80096e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80096ea:	78bb      	ldrb	r3, [r7, #2]
 80096ec:	883a      	ldrh	r2, [r7, #0]
 80096ee:	78f9      	ldrb	r1, [r7, #3]
 80096f0:	f7fa fc36 	bl	8003f60 <HAL_PCD_EP_Open>
 80096f4:	4603      	mov	r3, r0
 80096f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096f8:	7bfb      	ldrb	r3, [r7, #15]
 80096fa:	4618      	mov	r0, r3
 80096fc:	f000 f90a 	bl	8009914 <USBD_Get_USB_Status>
 8009700:	4603      	mov	r3, r0
 8009702:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009704:	7bbb      	ldrb	r3, [r7, #14]
}
 8009706:	4618      	mov	r0, r3
 8009708:	3710      	adds	r7, #16
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800970e:	b580      	push	{r7, lr}
 8009710:	b084      	sub	sp, #16
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
 8009716:	460b      	mov	r3, r1
 8009718:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800971e:	2300      	movs	r3, #0
 8009720:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009728:	78fa      	ldrb	r2, [r7, #3]
 800972a:	4611      	mov	r1, r2
 800972c:	4618      	mov	r0, r3
 800972e:	f7fa fc81 	bl	8004034 <HAL_PCD_EP_Close>
 8009732:	4603      	mov	r3, r0
 8009734:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009736:	7bfb      	ldrb	r3, [r7, #15]
 8009738:	4618      	mov	r0, r3
 800973a:	f000 f8eb 	bl	8009914 <USBD_Get_USB_Status>
 800973e:	4603      	mov	r3, r0
 8009740:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009742:	7bbb      	ldrb	r3, [r7, #14]
}
 8009744:	4618      	mov	r0, r3
 8009746:	3710      	adds	r7, #16
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	460b      	mov	r3, r1
 8009756:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009758:	2300      	movs	r3, #0
 800975a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800975c:	2300      	movs	r3, #0
 800975e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009766:	78fa      	ldrb	r2, [r7, #3]
 8009768:	4611      	mov	r1, r2
 800976a:	4618      	mov	r0, r3
 800976c:	f7fa fd39 	bl	80041e2 <HAL_PCD_EP_SetStall>
 8009770:	4603      	mov	r3, r0
 8009772:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009774:	7bfb      	ldrb	r3, [r7, #15]
 8009776:	4618      	mov	r0, r3
 8009778:	f000 f8cc 	bl	8009914 <USBD_Get_USB_Status>
 800977c:	4603      	mov	r3, r0
 800977e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009780:	7bbb      	ldrb	r3, [r7, #14]
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b084      	sub	sp, #16
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
 8009792:	460b      	mov	r3, r1
 8009794:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009796:	2300      	movs	r3, #0
 8009798:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800979a:	2300      	movs	r3, #0
 800979c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097a4:	78fa      	ldrb	r2, [r7, #3]
 80097a6:	4611      	mov	r1, r2
 80097a8:	4618      	mov	r0, r3
 80097aa:	f7fa fd7d 	bl	80042a8 <HAL_PCD_EP_ClrStall>
 80097ae:	4603      	mov	r3, r0
 80097b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097b2:	7bfb      	ldrb	r3, [r7, #15]
 80097b4:	4618      	mov	r0, r3
 80097b6:	f000 f8ad 	bl	8009914 <USBD_Get_USB_Status>
 80097ba:	4603      	mov	r3, r0
 80097bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097be:	7bbb      	ldrb	r3, [r7, #14]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3710      	adds	r7, #16
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	460b      	mov	r3, r1
 80097d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80097dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	da0b      	bge.n	80097fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80097e4:	78fb      	ldrb	r3, [r7, #3]
 80097e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097ea:	68f9      	ldr	r1, [r7, #12]
 80097ec:	4613      	mov	r3, r2
 80097ee:	00db      	lsls	r3, r3, #3
 80097f0:	4413      	add	r3, r2
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	440b      	add	r3, r1
 80097f6:	3316      	adds	r3, #22
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	e00b      	b.n	8009814 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80097fc:	78fb      	ldrb	r3, [r7, #3]
 80097fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009802:	68f9      	ldr	r1, [r7, #12]
 8009804:	4613      	mov	r3, r2
 8009806:	00db      	lsls	r3, r3, #3
 8009808:	4413      	add	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	440b      	add	r3, r1
 800980e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009812:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009814:	4618      	mov	r0, r3
 8009816:	3714      	adds	r7, #20
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	460b      	mov	r3, r1
 800982a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009830:	2300      	movs	r3, #0
 8009832:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800983a:	78fa      	ldrb	r2, [r7, #3]
 800983c:	4611      	mov	r1, r2
 800983e:	4618      	mov	r0, r3
 8009840:	f7fa fb6a 	bl	8003f18 <HAL_PCD_SetAddress>
 8009844:	4603      	mov	r3, r0
 8009846:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009848:	7bfb      	ldrb	r3, [r7, #15]
 800984a:	4618      	mov	r0, r3
 800984c:	f000 f862 	bl	8009914 <USBD_Get_USB_Status>
 8009850:	4603      	mov	r3, r0
 8009852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009854:	7bbb      	ldrb	r3, [r7, #14]
}
 8009856:	4618      	mov	r0, r3
 8009858:	3710      	adds	r7, #16
 800985a:	46bd      	mov	sp, r7
 800985c:	bd80      	pop	{r7, pc}

0800985e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800985e:	b580      	push	{r7, lr}
 8009860:	b086      	sub	sp, #24
 8009862:	af00      	add	r7, sp, #0
 8009864:	60f8      	str	r0, [r7, #12]
 8009866:	607a      	str	r2, [r7, #4]
 8009868:	603b      	str	r3, [r7, #0]
 800986a:	460b      	mov	r3, r1
 800986c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800986e:	2300      	movs	r3, #0
 8009870:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009872:	2300      	movs	r3, #0
 8009874:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800987c:	7af9      	ldrb	r1, [r7, #11]
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	f7fa fc74 	bl	800416e <HAL_PCD_EP_Transmit>
 8009886:	4603      	mov	r3, r0
 8009888:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800988a:	7dfb      	ldrb	r3, [r7, #23]
 800988c:	4618      	mov	r0, r3
 800988e:	f000 f841 	bl	8009914 <USBD_Get_USB_Status>
 8009892:	4603      	mov	r3, r0
 8009894:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009896:	7dbb      	ldrb	r3, [r7, #22]
}
 8009898:	4618      	mov	r0, r3
 800989a:	3718      	adds	r7, #24
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b086      	sub	sp, #24
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	607a      	str	r2, [r7, #4]
 80098aa:	603b      	str	r3, [r7, #0]
 80098ac:	460b      	mov	r3, r1
 80098ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098b0:	2300      	movs	r3, #0
 80098b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098b4:	2300      	movs	r3, #0
 80098b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80098be:	7af9      	ldrb	r1, [r7, #11]
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	f7fa fc00 	bl	80040c8 <HAL_PCD_EP_Receive>
 80098c8:	4603      	mov	r3, r0
 80098ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098cc:	7dfb      	ldrb	r3, [r7, #23]
 80098ce:	4618      	mov	r0, r3
 80098d0:	f000 f820 	bl	8009914 <USBD_Get_USB_Status>
 80098d4:	4603      	mov	r3, r0
 80098d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3718      	adds	r7, #24
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
	...

080098e4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80098ec:	4b03      	ldr	r3, [pc, #12]	@ (80098fc <USBD_static_malloc+0x18>)
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	370c      	adds	r7, #12
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	200010a0 	.word	0x200010a0

08009900 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009900:	b480      	push	{r7}
 8009902:	b083      	sub	sp, #12
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]

}
 8009908:	bf00      	nop
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
 800991a:	4603      	mov	r3, r0
 800991c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800991e:	2300      	movs	r3, #0
 8009920:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009922:	79fb      	ldrb	r3, [r7, #7]
 8009924:	2b03      	cmp	r3, #3
 8009926:	d817      	bhi.n	8009958 <USBD_Get_USB_Status+0x44>
 8009928:	a201      	add	r2, pc, #4	@ (adr r2, 8009930 <USBD_Get_USB_Status+0x1c>)
 800992a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800992e:	bf00      	nop
 8009930:	08009941 	.word	0x08009941
 8009934:	08009947 	.word	0x08009947
 8009938:	0800994d 	.word	0x0800994d
 800993c:	08009953 	.word	0x08009953
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009940:	2300      	movs	r3, #0
 8009942:	73fb      	strb	r3, [r7, #15]
    break;
 8009944:	e00b      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009946:	2303      	movs	r3, #3
 8009948:	73fb      	strb	r3, [r7, #15]
    break;
 800994a:	e008      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800994c:	2301      	movs	r3, #1
 800994e:	73fb      	strb	r3, [r7, #15]
    break;
 8009950:	e005      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009952:	2303      	movs	r3, #3
 8009954:	73fb      	strb	r3, [r7, #15]
    break;
 8009956:	e002      	b.n	800995e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009958:	2303      	movs	r3, #3
 800995a:	73fb      	strb	r3, [r7, #15]
    break;
 800995c:	bf00      	nop
  }
  return usb_status;
 800995e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3714      	adds	r7, #20
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr

0800996c <std>:
 800996c:	2300      	movs	r3, #0
 800996e:	b510      	push	{r4, lr}
 8009970:	4604      	mov	r4, r0
 8009972:	e9c0 3300 	strd	r3, r3, [r0]
 8009976:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800997a:	6083      	str	r3, [r0, #8]
 800997c:	8181      	strh	r1, [r0, #12]
 800997e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009980:	81c2      	strh	r2, [r0, #14]
 8009982:	6183      	str	r3, [r0, #24]
 8009984:	4619      	mov	r1, r3
 8009986:	2208      	movs	r2, #8
 8009988:	305c      	adds	r0, #92	@ 0x5c
 800998a:	f000 f906 	bl	8009b9a <memset>
 800998e:	4b0d      	ldr	r3, [pc, #52]	@ (80099c4 <std+0x58>)
 8009990:	6263      	str	r3, [r4, #36]	@ 0x24
 8009992:	4b0d      	ldr	r3, [pc, #52]	@ (80099c8 <std+0x5c>)
 8009994:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009996:	4b0d      	ldr	r3, [pc, #52]	@ (80099cc <std+0x60>)
 8009998:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800999a:	4b0d      	ldr	r3, [pc, #52]	@ (80099d0 <std+0x64>)
 800999c:	6323      	str	r3, [r4, #48]	@ 0x30
 800999e:	4b0d      	ldr	r3, [pc, #52]	@ (80099d4 <std+0x68>)
 80099a0:	6224      	str	r4, [r4, #32]
 80099a2:	429c      	cmp	r4, r3
 80099a4:	d006      	beq.n	80099b4 <std+0x48>
 80099a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80099aa:	4294      	cmp	r4, r2
 80099ac:	d002      	beq.n	80099b4 <std+0x48>
 80099ae:	33d0      	adds	r3, #208	@ 0xd0
 80099b0:	429c      	cmp	r4, r3
 80099b2:	d105      	bne.n	80099c0 <std+0x54>
 80099b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80099b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099bc:	f000 b966 	b.w	8009c8c <__retarget_lock_init_recursive>
 80099c0:	bd10      	pop	{r4, pc}
 80099c2:	bf00      	nop
 80099c4:	08009b15 	.word	0x08009b15
 80099c8:	08009b37 	.word	0x08009b37
 80099cc:	08009b6f 	.word	0x08009b6f
 80099d0:	08009b93 	.word	0x08009b93
 80099d4:	200010b4 	.word	0x200010b4

080099d8 <stdio_exit_handler>:
 80099d8:	4a02      	ldr	r2, [pc, #8]	@ (80099e4 <stdio_exit_handler+0xc>)
 80099da:	4903      	ldr	r1, [pc, #12]	@ (80099e8 <stdio_exit_handler+0x10>)
 80099dc:	4803      	ldr	r0, [pc, #12]	@ (80099ec <stdio_exit_handler+0x14>)
 80099de:	f000 b869 	b.w	8009ab4 <_fwalk_sglue>
 80099e2:	bf00      	nop
 80099e4:	20000124 	.word	0x20000124
 80099e8:	0800a529 	.word	0x0800a529
 80099ec:	20000134 	.word	0x20000134

080099f0 <cleanup_stdio>:
 80099f0:	6841      	ldr	r1, [r0, #4]
 80099f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009a24 <cleanup_stdio+0x34>)
 80099f4:	4299      	cmp	r1, r3
 80099f6:	b510      	push	{r4, lr}
 80099f8:	4604      	mov	r4, r0
 80099fa:	d001      	beq.n	8009a00 <cleanup_stdio+0x10>
 80099fc:	f000 fd94 	bl	800a528 <_fflush_r>
 8009a00:	68a1      	ldr	r1, [r4, #8]
 8009a02:	4b09      	ldr	r3, [pc, #36]	@ (8009a28 <cleanup_stdio+0x38>)
 8009a04:	4299      	cmp	r1, r3
 8009a06:	d002      	beq.n	8009a0e <cleanup_stdio+0x1e>
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f000 fd8d 	bl	800a528 <_fflush_r>
 8009a0e:	68e1      	ldr	r1, [r4, #12]
 8009a10:	4b06      	ldr	r3, [pc, #24]	@ (8009a2c <cleanup_stdio+0x3c>)
 8009a12:	4299      	cmp	r1, r3
 8009a14:	d004      	beq.n	8009a20 <cleanup_stdio+0x30>
 8009a16:	4620      	mov	r0, r4
 8009a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a1c:	f000 bd84 	b.w	800a528 <_fflush_r>
 8009a20:	bd10      	pop	{r4, pc}
 8009a22:	bf00      	nop
 8009a24:	200010b4 	.word	0x200010b4
 8009a28:	2000111c 	.word	0x2000111c
 8009a2c:	20001184 	.word	0x20001184

08009a30 <global_stdio_init.part.0>:
 8009a30:	b510      	push	{r4, lr}
 8009a32:	4b0b      	ldr	r3, [pc, #44]	@ (8009a60 <global_stdio_init.part.0+0x30>)
 8009a34:	4c0b      	ldr	r4, [pc, #44]	@ (8009a64 <global_stdio_init.part.0+0x34>)
 8009a36:	4a0c      	ldr	r2, [pc, #48]	@ (8009a68 <global_stdio_init.part.0+0x38>)
 8009a38:	601a      	str	r2, [r3, #0]
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	2104      	movs	r1, #4
 8009a40:	f7ff ff94 	bl	800996c <std>
 8009a44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009a48:	2201      	movs	r2, #1
 8009a4a:	2109      	movs	r1, #9
 8009a4c:	f7ff ff8e 	bl	800996c <std>
 8009a50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009a54:	2202      	movs	r2, #2
 8009a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a5a:	2112      	movs	r1, #18
 8009a5c:	f7ff bf86 	b.w	800996c <std>
 8009a60:	200011ec 	.word	0x200011ec
 8009a64:	200010b4 	.word	0x200010b4
 8009a68:	080099d9 	.word	0x080099d9

08009a6c <__sfp_lock_acquire>:
 8009a6c:	4801      	ldr	r0, [pc, #4]	@ (8009a74 <__sfp_lock_acquire+0x8>)
 8009a6e:	f000 b90e 	b.w	8009c8e <__retarget_lock_acquire_recursive>
 8009a72:	bf00      	nop
 8009a74:	200011f5 	.word	0x200011f5

08009a78 <__sfp_lock_release>:
 8009a78:	4801      	ldr	r0, [pc, #4]	@ (8009a80 <__sfp_lock_release+0x8>)
 8009a7a:	f000 b909 	b.w	8009c90 <__retarget_lock_release_recursive>
 8009a7e:	bf00      	nop
 8009a80:	200011f5 	.word	0x200011f5

08009a84 <__sinit>:
 8009a84:	b510      	push	{r4, lr}
 8009a86:	4604      	mov	r4, r0
 8009a88:	f7ff fff0 	bl	8009a6c <__sfp_lock_acquire>
 8009a8c:	6a23      	ldr	r3, [r4, #32]
 8009a8e:	b11b      	cbz	r3, 8009a98 <__sinit+0x14>
 8009a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a94:	f7ff bff0 	b.w	8009a78 <__sfp_lock_release>
 8009a98:	4b04      	ldr	r3, [pc, #16]	@ (8009aac <__sinit+0x28>)
 8009a9a:	6223      	str	r3, [r4, #32]
 8009a9c:	4b04      	ldr	r3, [pc, #16]	@ (8009ab0 <__sinit+0x2c>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1f5      	bne.n	8009a90 <__sinit+0xc>
 8009aa4:	f7ff ffc4 	bl	8009a30 <global_stdio_init.part.0>
 8009aa8:	e7f2      	b.n	8009a90 <__sinit+0xc>
 8009aaa:	bf00      	nop
 8009aac:	080099f1 	.word	0x080099f1
 8009ab0:	200011ec 	.word	0x200011ec

08009ab4 <_fwalk_sglue>:
 8009ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ab8:	4607      	mov	r7, r0
 8009aba:	4688      	mov	r8, r1
 8009abc:	4614      	mov	r4, r2
 8009abe:	2600      	movs	r6, #0
 8009ac0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ac4:	f1b9 0901 	subs.w	r9, r9, #1
 8009ac8:	d505      	bpl.n	8009ad6 <_fwalk_sglue+0x22>
 8009aca:	6824      	ldr	r4, [r4, #0]
 8009acc:	2c00      	cmp	r4, #0
 8009ace:	d1f7      	bne.n	8009ac0 <_fwalk_sglue+0xc>
 8009ad0:	4630      	mov	r0, r6
 8009ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ad6:	89ab      	ldrh	r3, [r5, #12]
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d907      	bls.n	8009aec <_fwalk_sglue+0x38>
 8009adc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	d003      	beq.n	8009aec <_fwalk_sglue+0x38>
 8009ae4:	4629      	mov	r1, r5
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	47c0      	blx	r8
 8009aea:	4306      	orrs	r6, r0
 8009aec:	3568      	adds	r5, #104	@ 0x68
 8009aee:	e7e9      	b.n	8009ac4 <_fwalk_sglue+0x10>

08009af0 <iprintf>:
 8009af0:	b40f      	push	{r0, r1, r2, r3}
 8009af2:	b507      	push	{r0, r1, r2, lr}
 8009af4:	4906      	ldr	r1, [pc, #24]	@ (8009b10 <iprintf+0x20>)
 8009af6:	ab04      	add	r3, sp, #16
 8009af8:	6808      	ldr	r0, [r1, #0]
 8009afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009afe:	6881      	ldr	r1, [r0, #8]
 8009b00:	9301      	str	r3, [sp, #4]
 8009b02:	f000 f9e9 	bl	8009ed8 <_vfiprintf_r>
 8009b06:	b003      	add	sp, #12
 8009b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b0c:	b004      	add	sp, #16
 8009b0e:	4770      	bx	lr
 8009b10:	20000130 	.word	0x20000130

08009b14 <__sread>:
 8009b14:	b510      	push	{r4, lr}
 8009b16:	460c      	mov	r4, r1
 8009b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b1c:	f000 f868 	bl	8009bf0 <_read_r>
 8009b20:	2800      	cmp	r0, #0
 8009b22:	bfab      	itete	ge
 8009b24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b26:	89a3      	ldrhlt	r3, [r4, #12]
 8009b28:	181b      	addge	r3, r3, r0
 8009b2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009b2e:	bfac      	ite	ge
 8009b30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009b32:	81a3      	strhlt	r3, [r4, #12]
 8009b34:	bd10      	pop	{r4, pc}

08009b36 <__swrite>:
 8009b36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3a:	461f      	mov	r7, r3
 8009b3c:	898b      	ldrh	r3, [r1, #12]
 8009b3e:	05db      	lsls	r3, r3, #23
 8009b40:	4605      	mov	r5, r0
 8009b42:	460c      	mov	r4, r1
 8009b44:	4616      	mov	r6, r2
 8009b46:	d505      	bpl.n	8009b54 <__swrite+0x1e>
 8009b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b4c:	2302      	movs	r3, #2
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f000 f83c 	bl	8009bcc <_lseek_r>
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009b5e:	81a3      	strh	r3, [r4, #12]
 8009b60:	4632      	mov	r2, r6
 8009b62:	463b      	mov	r3, r7
 8009b64:	4628      	mov	r0, r5
 8009b66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b6a:	f000 b853 	b.w	8009c14 <_write_r>

08009b6e <__sseek>:
 8009b6e:	b510      	push	{r4, lr}
 8009b70:	460c      	mov	r4, r1
 8009b72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b76:	f000 f829 	bl	8009bcc <_lseek_r>
 8009b7a:	1c43      	adds	r3, r0, #1
 8009b7c:	89a3      	ldrh	r3, [r4, #12]
 8009b7e:	bf15      	itete	ne
 8009b80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009b82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009b86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009b8a:	81a3      	strheq	r3, [r4, #12]
 8009b8c:	bf18      	it	ne
 8009b8e:	81a3      	strhne	r3, [r4, #12]
 8009b90:	bd10      	pop	{r4, pc}

08009b92 <__sclose>:
 8009b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b96:	f000 b809 	b.w	8009bac <_close_r>

08009b9a <memset>:
 8009b9a:	4402      	add	r2, r0
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d100      	bne.n	8009ba4 <memset+0xa>
 8009ba2:	4770      	bx	lr
 8009ba4:	f803 1b01 	strb.w	r1, [r3], #1
 8009ba8:	e7f9      	b.n	8009b9e <memset+0x4>
	...

08009bac <_close_r>:
 8009bac:	b538      	push	{r3, r4, r5, lr}
 8009bae:	4d06      	ldr	r5, [pc, #24]	@ (8009bc8 <_close_r+0x1c>)
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	4604      	mov	r4, r0
 8009bb4:	4608      	mov	r0, r1
 8009bb6:	602b      	str	r3, [r5, #0]
 8009bb8:	f7f7 fd5d 	bl	8001676 <_close>
 8009bbc:	1c43      	adds	r3, r0, #1
 8009bbe:	d102      	bne.n	8009bc6 <_close_r+0x1a>
 8009bc0:	682b      	ldr	r3, [r5, #0]
 8009bc2:	b103      	cbz	r3, 8009bc6 <_close_r+0x1a>
 8009bc4:	6023      	str	r3, [r4, #0]
 8009bc6:	bd38      	pop	{r3, r4, r5, pc}
 8009bc8:	200011f0 	.word	0x200011f0

08009bcc <_lseek_r>:
 8009bcc:	b538      	push	{r3, r4, r5, lr}
 8009bce:	4d07      	ldr	r5, [pc, #28]	@ (8009bec <_lseek_r+0x20>)
 8009bd0:	4604      	mov	r4, r0
 8009bd2:	4608      	mov	r0, r1
 8009bd4:	4611      	mov	r1, r2
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	602a      	str	r2, [r5, #0]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	f7f7 fd72 	bl	80016c4 <_lseek>
 8009be0:	1c43      	adds	r3, r0, #1
 8009be2:	d102      	bne.n	8009bea <_lseek_r+0x1e>
 8009be4:	682b      	ldr	r3, [r5, #0]
 8009be6:	b103      	cbz	r3, 8009bea <_lseek_r+0x1e>
 8009be8:	6023      	str	r3, [r4, #0]
 8009bea:	bd38      	pop	{r3, r4, r5, pc}
 8009bec:	200011f0 	.word	0x200011f0

08009bf0 <_read_r>:
 8009bf0:	b538      	push	{r3, r4, r5, lr}
 8009bf2:	4d07      	ldr	r5, [pc, #28]	@ (8009c10 <_read_r+0x20>)
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	4608      	mov	r0, r1
 8009bf8:	4611      	mov	r1, r2
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	602a      	str	r2, [r5, #0]
 8009bfe:	461a      	mov	r2, r3
 8009c00:	f7f7 fd1c 	bl	800163c <_read>
 8009c04:	1c43      	adds	r3, r0, #1
 8009c06:	d102      	bne.n	8009c0e <_read_r+0x1e>
 8009c08:	682b      	ldr	r3, [r5, #0]
 8009c0a:	b103      	cbz	r3, 8009c0e <_read_r+0x1e>
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	bd38      	pop	{r3, r4, r5, pc}
 8009c10:	200011f0 	.word	0x200011f0

08009c14 <_write_r>:
 8009c14:	b538      	push	{r3, r4, r5, lr}
 8009c16:	4d07      	ldr	r5, [pc, #28]	@ (8009c34 <_write_r+0x20>)
 8009c18:	4604      	mov	r4, r0
 8009c1a:	4608      	mov	r0, r1
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	2200      	movs	r2, #0
 8009c20:	602a      	str	r2, [r5, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	f7f6 fcfa 	bl	800061c <_write>
 8009c28:	1c43      	adds	r3, r0, #1
 8009c2a:	d102      	bne.n	8009c32 <_write_r+0x1e>
 8009c2c:	682b      	ldr	r3, [r5, #0]
 8009c2e:	b103      	cbz	r3, 8009c32 <_write_r+0x1e>
 8009c30:	6023      	str	r3, [r4, #0]
 8009c32:	bd38      	pop	{r3, r4, r5, pc}
 8009c34:	200011f0 	.word	0x200011f0

08009c38 <__errno>:
 8009c38:	4b01      	ldr	r3, [pc, #4]	@ (8009c40 <__errno+0x8>)
 8009c3a:	6818      	ldr	r0, [r3, #0]
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop
 8009c40:	20000130 	.word	0x20000130

08009c44 <__libc_init_array>:
 8009c44:	b570      	push	{r4, r5, r6, lr}
 8009c46:	4d0d      	ldr	r5, [pc, #52]	@ (8009c7c <__libc_init_array+0x38>)
 8009c48:	4c0d      	ldr	r4, [pc, #52]	@ (8009c80 <__libc_init_array+0x3c>)
 8009c4a:	1b64      	subs	r4, r4, r5
 8009c4c:	10a4      	asrs	r4, r4, #2
 8009c4e:	2600      	movs	r6, #0
 8009c50:	42a6      	cmp	r6, r4
 8009c52:	d109      	bne.n	8009c68 <__libc_init_array+0x24>
 8009c54:	4d0b      	ldr	r5, [pc, #44]	@ (8009c84 <__libc_init_array+0x40>)
 8009c56:	4c0c      	ldr	r4, [pc, #48]	@ (8009c88 <__libc_init_array+0x44>)
 8009c58:	f000 fdb6 	bl	800a7c8 <_init>
 8009c5c:	1b64      	subs	r4, r4, r5
 8009c5e:	10a4      	asrs	r4, r4, #2
 8009c60:	2600      	movs	r6, #0
 8009c62:	42a6      	cmp	r6, r4
 8009c64:	d105      	bne.n	8009c72 <__libc_init_array+0x2e>
 8009c66:	bd70      	pop	{r4, r5, r6, pc}
 8009c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c6c:	4798      	blx	r3
 8009c6e:	3601      	adds	r6, #1
 8009c70:	e7ee      	b.n	8009c50 <__libc_init_array+0xc>
 8009c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c76:	4798      	blx	r3
 8009c78:	3601      	adds	r6, #1
 8009c7a:	e7f2      	b.n	8009c62 <__libc_init_array+0x1e>
 8009c7c:	0800a908 	.word	0x0800a908
 8009c80:	0800a908 	.word	0x0800a908
 8009c84:	0800a908 	.word	0x0800a908
 8009c88:	0800a90c 	.word	0x0800a90c

08009c8c <__retarget_lock_init_recursive>:
 8009c8c:	4770      	bx	lr

08009c8e <__retarget_lock_acquire_recursive>:
 8009c8e:	4770      	bx	lr

08009c90 <__retarget_lock_release_recursive>:
 8009c90:	4770      	bx	lr
	...

08009c94 <_free_r>:
 8009c94:	b538      	push	{r3, r4, r5, lr}
 8009c96:	4605      	mov	r5, r0
 8009c98:	2900      	cmp	r1, #0
 8009c9a:	d041      	beq.n	8009d20 <_free_r+0x8c>
 8009c9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ca0:	1f0c      	subs	r4, r1, #4
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	bfb8      	it	lt
 8009ca6:	18e4      	addlt	r4, r4, r3
 8009ca8:	f000 f8e0 	bl	8009e6c <__malloc_lock>
 8009cac:	4a1d      	ldr	r2, [pc, #116]	@ (8009d24 <_free_r+0x90>)
 8009cae:	6813      	ldr	r3, [r2, #0]
 8009cb0:	b933      	cbnz	r3, 8009cc0 <_free_r+0x2c>
 8009cb2:	6063      	str	r3, [r4, #4]
 8009cb4:	6014      	str	r4, [r2, #0]
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cbc:	f000 b8dc 	b.w	8009e78 <__malloc_unlock>
 8009cc0:	42a3      	cmp	r3, r4
 8009cc2:	d908      	bls.n	8009cd6 <_free_r+0x42>
 8009cc4:	6820      	ldr	r0, [r4, #0]
 8009cc6:	1821      	adds	r1, r4, r0
 8009cc8:	428b      	cmp	r3, r1
 8009cca:	bf01      	itttt	eq
 8009ccc:	6819      	ldreq	r1, [r3, #0]
 8009cce:	685b      	ldreq	r3, [r3, #4]
 8009cd0:	1809      	addeq	r1, r1, r0
 8009cd2:	6021      	streq	r1, [r4, #0]
 8009cd4:	e7ed      	b.n	8009cb2 <_free_r+0x1e>
 8009cd6:	461a      	mov	r2, r3
 8009cd8:	685b      	ldr	r3, [r3, #4]
 8009cda:	b10b      	cbz	r3, 8009ce0 <_free_r+0x4c>
 8009cdc:	42a3      	cmp	r3, r4
 8009cde:	d9fa      	bls.n	8009cd6 <_free_r+0x42>
 8009ce0:	6811      	ldr	r1, [r2, #0]
 8009ce2:	1850      	adds	r0, r2, r1
 8009ce4:	42a0      	cmp	r0, r4
 8009ce6:	d10b      	bne.n	8009d00 <_free_r+0x6c>
 8009ce8:	6820      	ldr	r0, [r4, #0]
 8009cea:	4401      	add	r1, r0
 8009cec:	1850      	adds	r0, r2, r1
 8009cee:	4283      	cmp	r3, r0
 8009cf0:	6011      	str	r1, [r2, #0]
 8009cf2:	d1e0      	bne.n	8009cb6 <_free_r+0x22>
 8009cf4:	6818      	ldr	r0, [r3, #0]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	6053      	str	r3, [r2, #4]
 8009cfa:	4408      	add	r0, r1
 8009cfc:	6010      	str	r0, [r2, #0]
 8009cfe:	e7da      	b.n	8009cb6 <_free_r+0x22>
 8009d00:	d902      	bls.n	8009d08 <_free_r+0x74>
 8009d02:	230c      	movs	r3, #12
 8009d04:	602b      	str	r3, [r5, #0]
 8009d06:	e7d6      	b.n	8009cb6 <_free_r+0x22>
 8009d08:	6820      	ldr	r0, [r4, #0]
 8009d0a:	1821      	adds	r1, r4, r0
 8009d0c:	428b      	cmp	r3, r1
 8009d0e:	bf04      	itt	eq
 8009d10:	6819      	ldreq	r1, [r3, #0]
 8009d12:	685b      	ldreq	r3, [r3, #4]
 8009d14:	6063      	str	r3, [r4, #4]
 8009d16:	bf04      	itt	eq
 8009d18:	1809      	addeq	r1, r1, r0
 8009d1a:	6021      	streq	r1, [r4, #0]
 8009d1c:	6054      	str	r4, [r2, #4]
 8009d1e:	e7ca      	b.n	8009cb6 <_free_r+0x22>
 8009d20:	bd38      	pop	{r3, r4, r5, pc}
 8009d22:	bf00      	nop
 8009d24:	200011fc 	.word	0x200011fc

08009d28 <sbrk_aligned>:
 8009d28:	b570      	push	{r4, r5, r6, lr}
 8009d2a:	4e0f      	ldr	r6, [pc, #60]	@ (8009d68 <sbrk_aligned+0x40>)
 8009d2c:	460c      	mov	r4, r1
 8009d2e:	6831      	ldr	r1, [r6, #0]
 8009d30:	4605      	mov	r5, r0
 8009d32:	b911      	cbnz	r1, 8009d3a <sbrk_aligned+0x12>
 8009d34:	f000 fcb4 	bl	800a6a0 <_sbrk_r>
 8009d38:	6030      	str	r0, [r6, #0]
 8009d3a:	4621      	mov	r1, r4
 8009d3c:	4628      	mov	r0, r5
 8009d3e:	f000 fcaf 	bl	800a6a0 <_sbrk_r>
 8009d42:	1c43      	adds	r3, r0, #1
 8009d44:	d103      	bne.n	8009d4e <sbrk_aligned+0x26>
 8009d46:	f04f 34ff 	mov.w	r4, #4294967295
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	bd70      	pop	{r4, r5, r6, pc}
 8009d4e:	1cc4      	adds	r4, r0, #3
 8009d50:	f024 0403 	bic.w	r4, r4, #3
 8009d54:	42a0      	cmp	r0, r4
 8009d56:	d0f8      	beq.n	8009d4a <sbrk_aligned+0x22>
 8009d58:	1a21      	subs	r1, r4, r0
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	f000 fca0 	bl	800a6a0 <_sbrk_r>
 8009d60:	3001      	adds	r0, #1
 8009d62:	d1f2      	bne.n	8009d4a <sbrk_aligned+0x22>
 8009d64:	e7ef      	b.n	8009d46 <sbrk_aligned+0x1e>
 8009d66:	bf00      	nop
 8009d68:	200011f8 	.word	0x200011f8

08009d6c <_malloc_r>:
 8009d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d70:	1ccd      	adds	r5, r1, #3
 8009d72:	f025 0503 	bic.w	r5, r5, #3
 8009d76:	3508      	adds	r5, #8
 8009d78:	2d0c      	cmp	r5, #12
 8009d7a:	bf38      	it	cc
 8009d7c:	250c      	movcc	r5, #12
 8009d7e:	2d00      	cmp	r5, #0
 8009d80:	4606      	mov	r6, r0
 8009d82:	db01      	blt.n	8009d88 <_malloc_r+0x1c>
 8009d84:	42a9      	cmp	r1, r5
 8009d86:	d904      	bls.n	8009d92 <_malloc_r+0x26>
 8009d88:	230c      	movs	r3, #12
 8009d8a:	6033      	str	r3, [r6, #0]
 8009d8c:	2000      	movs	r0, #0
 8009d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e68 <_malloc_r+0xfc>
 8009d96:	f000 f869 	bl	8009e6c <__malloc_lock>
 8009d9a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d9e:	461c      	mov	r4, r3
 8009da0:	bb44      	cbnz	r4, 8009df4 <_malloc_r+0x88>
 8009da2:	4629      	mov	r1, r5
 8009da4:	4630      	mov	r0, r6
 8009da6:	f7ff ffbf 	bl	8009d28 <sbrk_aligned>
 8009daa:	1c43      	adds	r3, r0, #1
 8009dac:	4604      	mov	r4, r0
 8009dae:	d158      	bne.n	8009e62 <_malloc_r+0xf6>
 8009db0:	f8d8 4000 	ldr.w	r4, [r8]
 8009db4:	4627      	mov	r7, r4
 8009db6:	2f00      	cmp	r7, #0
 8009db8:	d143      	bne.n	8009e42 <_malloc_r+0xd6>
 8009dba:	2c00      	cmp	r4, #0
 8009dbc:	d04b      	beq.n	8009e56 <_malloc_r+0xea>
 8009dbe:	6823      	ldr	r3, [r4, #0]
 8009dc0:	4639      	mov	r1, r7
 8009dc2:	4630      	mov	r0, r6
 8009dc4:	eb04 0903 	add.w	r9, r4, r3
 8009dc8:	f000 fc6a 	bl	800a6a0 <_sbrk_r>
 8009dcc:	4581      	cmp	r9, r0
 8009dce:	d142      	bne.n	8009e56 <_malloc_r+0xea>
 8009dd0:	6821      	ldr	r1, [r4, #0]
 8009dd2:	1a6d      	subs	r5, r5, r1
 8009dd4:	4629      	mov	r1, r5
 8009dd6:	4630      	mov	r0, r6
 8009dd8:	f7ff ffa6 	bl	8009d28 <sbrk_aligned>
 8009ddc:	3001      	adds	r0, #1
 8009dde:	d03a      	beq.n	8009e56 <_malloc_r+0xea>
 8009de0:	6823      	ldr	r3, [r4, #0]
 8009de2:	442b      	add	r3, r5
 8009de4:	6023      	str	r3, [r4, #0]
 8009de6:	f8d8 3000 	ldr.w	r3, [r8]
 8009dea:	685a      	ldr	r2, [r3, #4]
 8009dec:	bb62      	cbnz	r2, 8009e48 <_malloc_r+0xdc>
 8009dee:	f8c8 7000 	str.w	r7, [r8]
 8009df2:	e00f      	b.n	8009e14 <_malloc_r+0xa8>
 8009df4:	6822      	ldr	r2, [r4, #0]
 8009df6:	1b52      	subs	r2, r2, r5
 8009df8:	d420      	bmi.n	8009e3c <_malloc_r+0xd0>
 8009dfa:	2a0b      	cmp	r2, #11
 8009dfc:	d917      	bls.n	8009e2e <_malloc_r+0xc2>
 8009dfe:	1961      	adds	r1, r4, r5
 8009e00:	42a3      	cmp	r3, r4
 8009e02:	6025      	str	r5, [r4, #0]
 8009e04:	bf18      	it	ne
 8009e06:	6059      	strne	r1, [r3, #4]
 8009e08:	6863      	ldr	r3, [r4, #4]
 8009e0a:	bf08      	it	eq
 8009e0c:	f8c8 1000 	streq.w	r1, [r8]
 8009e10:	5162      	str	r2, [r4, r5]
 8009e12:	604b      	str	r3, [r1, #4]
 8009e14:	4630      	mov	r0, r6
 8009e16:	f000 f82f 	bl	8009e78 <__malloc_unlock>
 8009e1a:	f104 000b 	add.w	r0, r4, #11
 8009e1e:	1d23      	adds	r3, r4, #4
 8009e20:	f020 0007 	bic.w	r0, r0, #7
 8009e24:	1ac2      	subs	r2, r0, r3
 8009e26:	bf1c      	itt	ne
 8009e28:	1a1b      	subne	r3, r3, r0
 8009e2a:	50a3      	strne	r3, [r4, r2]
 8009e2c:	e7af      	b.n	8009d8e <_malloc_r+0x22>
 8009e2e:	6862      	ldr	r2, [r4, #4]
 8009e30:	42a3      	cmp	r3, r4
 8009e32:	bf0c      	ite	eq
 8009e34:	f8c8 2000 	streq.w	r2, [r8]
 8009e38:	605a      	strne	r2, [r3, #4]
 8009e3a:	e7eb      	b.n	8009e14 <_malloc_r+0xa8>
 8009e3c:	4623      	mov	r3, r4
 8009e3e:	6864      	ldr	r4, [r4, #4]
 8009e40:	e7ae      	b.n	8009da0 <_malloc_r+0x34>
 8009e42:	463c      	mov	r4, r7
 8009e44:	687f      	ldr	r7, [r7, #4]
 8009e46:	e7b6      	b.n	8009db6 <_malloc_r+0x4a>
 8009e48:	461a      	mov	r2, r3
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	42a3      	cmp	r3, r4
 8009e4e:	d1fb      	bne.n	8009e48 <_malloc_r+0xdc>
 8009e50:	2300      	movs	r3, #0
 8009e52:	6053      	str	r3, [r2, #4]
 8009e54:	e7de      	b.n	8009e14 <_malloc_r+0xa8>
 8009e56:	230c      	movs	r3, #12
 8009e58:	6033      	str	r3, [r6, #0]
 8009e5a:	4630      	mov	r0, r6
 8009e5c:	f000 f80c 	bl	8009e78 <__malloc_unlock>
 8009e60:	e794      	b.n	8009d8c <_malloc_r+0x20>
 8009e62:	6005      	str	r5, [r0, #0]
 8009e64:	e7d6      	b.n	8009e14 <_malloc_r+0xa8>
 8009e66:	bf00      	nop
 8009e68:	200011fc 	.word	0x200011fc

08009e6c <__malloc_lock>:
 8009e6c:	4801      	ldr	r0, [pc, #4]	@ (8009e74 <__malloc_lock+0x8>)
 8009e6e:	f7ff bf0e 	b.w	8009c8e <__retarget_lock_acquire_recursive>
 8009e72:	bf00      	nop
 8009e74:	200011f4 	.word	0x200011f4

08009e78 <__malloc_unlock>:
 8009e78:	4801      	ldr	r0, [pc, #4]	@ (8009e80 <__malloc_unlock+0x8>)
 8009e7a:	f7ff bf09 	b.w	8009c90 <__retarget_lock_release_recursive>
 8009e7e:	bf00      	nop
 8009e80:	200011f4 	.word	0x200011f4

08009e84 <__sfputc_r>:
 8009e84:	6893      	ldr	r3, [r2, #8]
 8009e86:	3b01      	subs	r3, #1
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	b410      	push	{r4}
 8009e8c:	6093      	str	r3, [r2, #8]
 8009e8e:	da08      	bge.n	8009ea2 <__sfputc_r+0x1e>
 8009e90:	6994      	ldr	r4, [r2, #24]
 8009e92:	42a3      	cmp	r3, r4
 8009e94:	db01      	blt.n	8009e9a <__sfputc_r+0x16>
 8009e96:	290a      	cmp	r1, #10
 8009e98:	d103      	bne.n	8009ea2 <__sfputc_r+0x1e>
 8009e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e9e:	f000 bb6b 	b.w	800a578 <__swbuf_r>
 8009ea2:	6813      	ldr	r3, [r2, #0]
 8009ea4:	1c58      	adds	r0, r3, #1
 8009ea6:	6010      	str	r0, [r2, #0]
 8009ea8:	7019      	strb	r1, [r3, #0]
 8009eaa:	4608      	mov	r0, r1
 8009eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <__sfputs_r>:
 8009eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eb4:	4606      	mov	r6, r0
 8009eb6:	460f      	mov	r7, r1
 8009eb8:	4614      	mov	r4, r2
 8009eba:	18d5      	adds	r5, r2, r3
 8009ebc:	42ac      	cmp	r4, r5
 8009ebe:	d101      	bne.n	8009ec4 <__sfputs_r+0x12>
 8009ec0:	2000      	movs	r0, #0
 8009ec2:	e007      	b.n	8009ed4 <__sfputs_r+0x22>
 8009ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ec8:	463a      	mov	r2, r7
 8009eca:	4630      	mov	r0, r6
 8009ecc:	f7ff ffda 	bl	8009e84 <__sfputc_r>
 8009ed0:	1c43      	adds	r3, r0, #1
 8009ed2:	d1f3      	bne.n	8009ebc <__sfputs_r+0xa>
 8009ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ed8 <_vfiprintf_r>:
 8009ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009edc:	460d      	mov	r5, r1
 8009ede:	b09d      	sub	sp, #116	@ 0x74
 8009ee0:	4614      	mov	r4, r2
 8009ee2:	4698      	mov	r8, r3
 8009ee4:	4606      	mov	r6, r0
 8009ee6:	b118      	cbz	r0, 8009ef0 <_vfiprintf_r+0x18>
 8009ee8:	6a03      	ldr	r3, [r0, #32]
 8009eea:	b90b      	cbnz	r3, 8009ef0 <_vfiprintf_r+0x18>
 8009eec:	f7ff fdca 	bl	8009a84 <__sinit>
 8009ef0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009ef2:	07d9      	lsls	r1, r3, #31
 8009ef4:	d405      	bmi.n	8009f02 <_vfiprintf_r+0x2a>
 8009ef6:	89ab      	ldrh	r3, [r5, #12]
 8009ef8:	059a      	lsls	r2, r3, #22
 8009efa:	d402      	bmi.n	8009f02 <_vfiprintf_r+0x2a>
 8009efc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009efe:	f7ff fec6 	bl	8009c8e <__retarget_lock_acquire_recursive>
 8009f02:	89ab      	ldrh	r3, [r5, #12]
 8009f04:	071b      	lsls	r3, r3, #28
 8009f06:	d501      	bpl.n	8009f0c <_vfiprintf_r+0x34>
 8009f08:	692b      	ldr	r3, [r5, #16]
 8009f0a:	b99b      	cbnz	r3, 8009f34 <_vfiprintf_r+0x5c>
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	4630      	mov	r0, r6
 8009f10:	f000 fb70 	bl	800a5f4 <__swsetup_r>
 8009f14:	b170      	cbz	r0, 8009f34 <_vfiprintf_r+0x5c>
 8009f16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f18:	07dc      	lsls	r4, r3, #31
 8009f1a:	d504      	bpl.n	8009f26 <_vfiprintf_r+0x4e>
 8009f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f20:	b01d      	add	sp, #116	@ 0x74
 8009f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f26:	89ab      	ldrh	r3, [r5, #12]
 8009f28:	0598      	lsls	r0, r3, #22
 8009f2a:	d4f7      	bmi.n	8009f1c <_vfiprintf_r+0x44>
 8009f2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f2e:	f7ff feaf 	bl	8009c90 <__retarget_lock_release_recursive>
 8009f32:	e7f3      	b.n	8009f1c <_vfiprintf_r+0x44>
 8009f34:	2300      	movs	r3, #0
 8009f36:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f38:	2320      	movs	r3, #32
 8009f3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f42:	2330      	movs	r3, #48	@ 0x30
 8009f44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a0f4 <_vfiprintf_r+0x21c>
 8009f48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f4c:	f04f 0901 	mov.w	r9, #1
 8009f50:	4623      	mov	r3, r4
 8009f52:	469a      	mov	sl, r3
 8009f54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f58:	b10a      	cbz	r2, 8009f5e <_vfiprintf_r+0x86>
 8009f5a:	2a25      	cmp	r2, #37	@ 0x25
 8009f5c:	d1f9      	bne.n	8009f52 <_vfiprintf_r+0x7a>
 8009f5e:	ebba 0b04 	subs.w	fp, sl, r4
 8009f62:	d00b      	beq.n	8009f7c <_vfiprintf_r+0xa4>
 8009f64:	465b      	mov	r3, fp
 8009f66:	4622      	mov	r2, r4
 8009f68:	4629      	mov	r1, r5
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	f7ff ffa1 	bl	8009eb2 <__sfputs_r>
 8009f70:	3001      	adds	r0, #1
 8009f72:	f000 80a7 	beq.w	800a0c4 <_vfiprintf_r+0x1ec>
 8009f76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f78:	445a      	add	r2, fp
 8009f7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f7c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f000 809f 	beq.w	800a0c4 <_vfiprintf_r+0x1ec>
 8009f86:	2300      	movs	r3, #0
 8009f88:	f04f 32ff 	mov.w	r2, #4294967295
 8009f8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f90:	f10a 0a01 	add.w	sl, sl, #1
 8009f94:	9304      	str	r3, [sp, #16]
 8009f96:	9307      	str	r3, [sp, #28]
 8009f98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f9e:	4654      	mov	r4, sl
 8009fa0:	2205      	movs	r2, #5
 8009fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fa6:	4853      	ldr	r0, [pc, #332]	@ (800a0f4 <_vfiprintf_r+0x21c>)
 8009fa8:	f7f6 f922 	bl	80001f0 <memchr>
 8009fac:	9a04      	ldr	r2, [sp, #16]
 8009fae:	b9d8      	cbnz	r0, 8009fe8 <_vfiprintf_r+0x110>
 8009fb0:	06d1      	lsls	r1, r2, #27
 8009fb2:	bf44      	itt	mi
 8009fb4:	2320      	movmi	r3, #32
 8009fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fba:	0713      	lsls	r3, r2, #28
 8009fbc:	bf44      	itt	mi
 8009fbe:	232b      	movmi	r3, #43	@ 0x2b
 8009fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009fc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fca:	d015      	beq.n	8009ff8 <_vfiprintf_r+0x120>
 8009fcc:	9a07      	ldr	r2, [sp, #28]
 8009fce:	4654      	mov	r4, sl
 8009fd0:	2000      	movs	r0, #0
 8009fd2:	f04f 0c0a 	mov.w	ip, #10
 8009fd6:	4621      	mov	r1, r4
 8009fd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fdc:	3b30      	subs	r3, #48	@ 0x30
 8009fde:	2b09      	cmp	r3, #9
 8009fe0:	d94b      	bls.n	800a07a <_vfiprintf_r+0x1a2>
 8009fe2:	b1b0      	cbz	r0, 800a012 <_vfiprintf_r+0x13a>
 8009fe4:	9207      	str	r2, [sp, #28]
 8009fe6:	e014      	b.n	800a012 <_vfiprintf_r+0x13a>
 8009fe8:	eba0 0308 	sub.w	r3, r0, r8
 8009fec:	fa09 f303 	lsl.w	r3, r9, r3
 8009ff0:	4313      	orrs	r3, r2
 8009ff2:	9304      	str	r3, [sp, #16]
 8009ff4:	46a2      	mov	sl, r4
 8009ff6:	e7d2      	b.n	8009f9e <_vfiprintf_r+0xc6>
 8009ff8:	9b03      	ldr	r3, [sp, #12]
 8009ffa:	1d19      	adds	r1, r3, #4
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	9103      	str	r1, [sp, #12]
 800a000:	2b00      	cmp	r3, #0
 800a002:	bfbb      	ittet	lt
 800a004:	425b      	neglt	r3, r3
 800a006:	f042 0202 	orrlt.w	r2, r2, #2
 800a00a:	9307      	strge	r3, [sp, #28]
 800a00c:	9307      	strlt	r3, [sp, #28]
 800a00e:	bfb8      	it	lt
 800a010:	9204      	strlt	r2, [sp, #16]
 800a012:	7823      	ldrb	r3, [r4, #0]
 800a014:	2b2e      	cmp	r3, #46	@ 0x2e
 800a016:	d10a      	bne.n	800a02e <_vfiprintf_r+0x156>
 800a018:	7863      	ldrb	r3, [r4, #1]
 800a01a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a01c:	d132      	bne.n	800a084 <_vfiprintf_r+0x1ac>
 800a01e:	9b03      	ldr	r3, [sp, #12]
 800a020:	1d1a      	adds	r2, r3, #4
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	9203      	str	r2, [sp, #12]
 800a026:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a02a:	3402      	adds	r4, #2
 800a02c:	9305      	str	r3, [sp, #20]
 800a02e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a104 <_vfiprintf_r+0x22c>
 800a032:	7821      	ldrb	r1, [r4, #0]
 800a034:	2203      	movs	r2, #3
 800a036:	4650      	mov	r0, sl
 800a038:	f7f6 f8da 	bl	80001f0 <memchr>
 800a03c:	b138      	cbz	r0, 800a04e <_vfiprintf_r+0x176>
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	eba0 000a 	sub.w	r0, r0, sl
 800a044:	2240      	movs	r2, #64	@ 0x40
 800a046:	4082      	lsls	r2, r0
 800a048:	4313      	orrs	r3, r2
 800a04a:	3401      	adds	r4, #1
 800a04c:	9304      	str	r3, [sp, #16]
 800a04e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a052:	4829      	ldr	r0, [pc, #164]	@ (800a0f8 <_vfiprintf_r+0x220>)
 800a054:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a058:	2206      	movs	r2, #6
 800a05a:	f7f6 f8c9 	bl	80001f0 <memchr>
 800a05e:	2800      	cmp	r0, #0
 800a060:	d03f      	beq.n	800a0e2 <_vfiprintf_r+0x20a>
 800a062:	4b26      	ldr	r3, [pc, #152]	@ (800a0fc <_vfiprintf_r+0x224>)
 800a064:	bb1b      	cbnz	r3, 800a0ae <_vfiprintf_r+0x1d6>
 800a066:	9b03      	ldr	r3, [sp, #12]
 800a068:	3307      	adds	r3, #7
 800a06a:	f023 0307 	bic.w	r3, r3, #7
 800a06e:	3308      	adds	r3, #8
 800a070:	9303      	str	r3, [sp, #12]
 800a072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a074:	443b      	add	r3, r7
 800a076:	9309      	str	r3, [sp, #36]	@ 0x24
 800a078:	e76a      	b.n	8009f50 <_vfiprintf_r+0x78>
 800a07a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a07e:	460c      	mov	r4, r1
 800a080:	2001      	movs	r0, #1
 800a082:	e7a8      	b.n	8009fd6 <_vfiprintf_r+0xfe>
 800a084:	2300      	movs	r3, #0
 800a086:	3401      	adds	r4, #1
 800a088:	9305      	str	r3, [sp, #20]
 800a08a:	4619      	mov	r1, r3
 800a08c:	f04f 0c0a 	mov.w	ip, #10
 800a090:	4620      	mov	r0, r4
 800a092:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a096:	3a30      	subs	r2, #48	@ 0x30
 800a098:	2a09      	cmp	r2, #9
 800a09a:	d903      	bls.n	800a0a4 <_vfiprintf_r+0x1cc>
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d0c6      	beq.n	800a02e <_vfiprintf_r+0x156>
 800a0a0:	9105      	str	r1, [sp, #20]
 800a0a2:	e7c4      	b.n	800a02e <_vfiprintf_r+0x156>
 800a0a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0a8:	4604      	mov	r4, r0
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e7f0      	b.n	800a090 <_vfiprintf_r+0x1b8>
 800a0ae:	ab03      	add	r3, sp, #12
 800a0b0:	9300      	str	r3, [sp, #0]
 800a0b2:	462a      	mov	r2, r5
 800a0b4:	4b12      	ldr	r3, [pc, #72]	@ (800a100 <_vfiprintf_r+0x228>)
 800a0b6:	a904      	add	r1, sp, #16
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f3af 8000 	nop.w
 800a0be:	4607      	mov	r7, r0
 800a0c0:	1c78      	adds	r0, r7, #1
 800a0c2:	d1d6      	bne.n	800a072 <_vfiprintf_r+0x19a>
 800a0c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0c6:	07d9      	lsls	r1, r3, #31
 800a0c8:	d405      	bmi.n	800a0d6 <_vfiprintf_r+0x1fe>
 800a0ca:	89ab      	ldrh	r3, [r5, #12]
 800a0cc:	059a      	lsls	r2, r3, #22
 800a0ce:	d402      	bmi.n	800a0d6 <_vfiprintf_r+0x1fe>
 800a0d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0d2:	f7ff fddd 	bl	8009c90 <__retarget_lock_release_recursive>
 800a0d6:	89ab      	ldrh	r3, [r5, #12]
 800a0d8:	065b      	lsls	r3, r3, #25
 800a0da:	f53f af1f 	bmi.w	8009f1c <_vfiprintf_r+0x44>
 800a0de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0e0:	e71e      	b.n	8009f20 <_vfiprintf_r+0x48>
 800a0e2:	ab03      	add	r3, sp, #12
 800a0e4:	9300      	str	r3, [sp, #0]
 800a0e6:	462a      	mov	r2, r5
 800a0e8:	4b05      	ldr	r3, [pc, #20]	@ (800a100 <_vfiprintf_r+0x228>)
 800a0ea:	a904      	add	r1, sp, #16
 800a0ec:	4630      	mov	r0, r6
 800a0ee:	f000 f879 	bl	800a1e4 <_printf_i>
 800a0f2:	e7e4      	b.n	800a0be <_vfiprintf_r+0x1e6>
 800a0f4:	0800a8cc 	.word	0x0800a8cc
 800a0f8:	0800a8d6 	.word	0x0800a8d6
 800a0fc:	00000000 	.word	0x00000000
 800a100:	08009eb3 	.word	0x08009eb3
 800a104:	0800a8d2 	.word	0x0800a8d2

0800a108 <_printf_common>:
 800a108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a10c:	4616      	mov	r6, r2
 800a10e:	4698      	mov	r8, r3
 800a110:	688a      	ldr	r2, [r1, #8]
 800a112:	690b      	ldr	r3, [r1, #16]
 800a114:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a118:	4293      	cmp	r3, r2
 800a11a:	bfb8      	it	lt
 800a11c:	4613      	movlt	r3, r2
 800a11e:	6033      	str	r3, [r6, #0]
 800a120:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a124:	4607      	mov	r7, r0
 800a126:	460c      	mov	r4, r1
 800a128:	b10a      	cbz	r2, 800a12e <_printf_common+0x26>
 800a12a:	3301      	adds	r3, #1
 800a12c:	6033      	str	r3, [r6, #0]
 800a12e:	6823      	ldr	r3, [r4, #0]
 800a130:	0699      	lsls	r1, r3, #26
 800a132:	bf42      	ittt	mi
 800a134:	6833      	ldrmi	r3, [r6, #0]
 800a136:	3302      	addmi	r3, #2
 800a138:	6033      	strmi	r3, [r6, #0]
 800a13a:	6825      	ldr	r5, [r4, #0]
 800a13c:	f015 0506 	ands.w	r5, r5, #6
 800a140:	d106      	bne.n	800a150 <_printf_common+0x48>
 800a142:	f104 0a19 	add.w	sl, r4, #25
 800a146:	68e3      	ldr	r3, [r4, #12]
 800a148:	6832      	ldr	r2, [r6, #0]
 800a14a:	1a9b      	subs	r3, r3, r2
 800a14c:	42ab      	cmp	r3, r5
 800a14e:	dc26      	bgt.n	800a19e <_printf_common+0x96>
 800a150:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a154:	6822      	ldr	r2, [r4, #0]
 800a156:	3b00      	subs	r3, #0
 800a158:	bf18      	it	ne
 800a15a:	2301      	movne	r3, #1
 800a15c:	0692      	lsls	r2, r2, #26
 800a15e:	d42b      	bmi.n	800a1b8 <_printf_common+0xb0>
 800a160:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a164:	4641      	mov	r1, r8
 800a166:	4638      	mov	r0, r7
 800a168:	47c8      	blx	r9
 800a16a:	3001      	adds	r0, #1
 800a16c:	d01e      	beq.n	800a1ac <_printf_common+0xa4>
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	6922      	ldr	r2, [r4, #16]
 800a172:	f003 0306 	and.w	r3, r3, #6
 800a176:	2b04      	cmp	r3, #4
 800a178:	bf02      	ittt	eq
 800a17a:	68e5      	ldreq	r5, [r4, #12]
 800a17c:	6833      	ldreq	r3, [r6, #0]
 800a17e:	1aed      	subeq	r5, r5, r3
 800a180:	68a3      	ldr	r3, [r4, #8]
 800a182:	bf0c      	ite	eq
 800a184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a188:	2500      	movne	r5, #0
 800a18a:	4293      	cmp	r3, r2
 800a18c:	bfc4      	itt	gt
 800a18e:	1a9b      	subgt	r3, r3, r2
 800a190:	18ed      	addgt	r5, r5, r3
 800a192:	2600      	movs	r6, #0
 800a194:	341a      	adds	r4, #26
 800a196:	42b5      	cmp	r5, r6
 800a198:	d11a      	bne.n	800a1d0 <_printf_common+0xc8>
 800a19a:	2000      	movs	r0, #0
 800a19c:	e008      	b.n	800a1b0 <_printf_common+0xa8>
 800a19e:	2301      	movs	r3, #1
 800a1a0:	4652      	mov	r2, sl
 800a1a2:	4641      	mov	r1, r8
 800a1a4:	4638      	mov	r0, r7
 800a1a6:	47c8      	blx	r9
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	d103      	bne.n	800a1b4 <_printf_common+0xac>
 800a1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	e7c6      	b.n	800a146 <_printf_common+0x3e>
 800a1b8:	18e1      	adds	r1, r4, r3
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	2030      	movs	r0, #48	@ 0x30
 800a1be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a1c2:	4422      	add	r2, r4
 800a1c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a1c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a1cc:	3302      	adds	r3, #2
 800a1ce:	e7c7      	b.n	800a160 <_printf_common+0x58>
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	4622      	mov	r2, r4
 800a1d4:	4641      	mov	r1, r8
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	47c8      	blx	r9
 800a1da:	3001      	adds	r0, #1
 800a1dc:	d0e6      	beq.n	800a1ac <_printf_common+0xa4>
 800a1de:	3601      	adds	r6, #1
 800a1e0:	e7d9      	b.n	800a196 <_printf_common+0x8e>
	...

0800a1e4 <_printf_i>:
 800a1e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	7e0f      	ldrb	r7, [r1, #24]
 800a1ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1ec:	2f78      	cmp	r7, #120	@ 0x78
 800a1ee:	4691      	mov	r9, r2
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	469a      	mov	sl, r3
 800a1f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1fa:	d807      	bhi.n	800a20c <_printf_i+0x28>
 800a1fc:	2f62      	cmp	r7, #98	@ 0x62
 800a1fe:	d80a      	bhi.n	800a216 <_printf_i+0x32>
 800a200:	2f00      	cmp	r7, #0
 800a202:	f000 80d1 	beq.w	800a3a8 <_printf_i+0x1c4>
 800a206:	2f58      	cmp	r7, #88	@ 0x58
 800a208:	f000 80b8 	beq.w	800a37c <_printf_i+0x198>
 800a20c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a210:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a214:	e03a      	b.n	800a28c <_printf_i+0xa8>
 800a216:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a21a:	2b15      	cmp	r3, #21
 800a21c:	d8f6      	bhi.n	800a20c <_printf_i+0x28>
 800a21e:	a101      	add	r1, pc, #4	@ (adr r1, 800a224 <_printf_i+0x40>)
 800a220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a224:	0800a27d 	.word	0x0800a27d
 800a228:	0800a291 	.word	0x0800a291
 800a22c:	0800a20d 	.word	0x0800a20d
 800a230:	0800a20d 	.word	0x0800a20d
 800a234:	0800a20d 	.word	0x0800a20d
 800a238:	0800a20d 	.word	0x0800a20d
 800a23c:	0800a291 	.word	0x0800a291
 800a240:	0800a20d 	.word	0x0800a20d
 800a244:	0800a20d 	.word	0x0800a20d
 800a248:	0800a20d 	.word	0x0800a20d
 800a24c:	0800a20d 	.word	0x0800a20d
 800a250:	0800a38f 	.word	0x0800a38f
 800a254:	0800a2bb 	.word	0x0800a2bb
 800a258:	0800a349 	.word	0x0800a349
 800a25c:	0800a20d 	.word	0x0800a20d
 800a260:	0800a20d 	.word	0x0800a20d
 800a264:	0800a3b1 	.word	0x0800a3b1
 800a268:	0800a20d 	.word	0x0800a20d
 800a26c:	0800a2bb 	.word	0x0800a2bb
 800a270:	0800a20d 	.word	0x0800a20d
 800a274:	0800a20d 	.word	0x0800a20d
 800a278:	0800a351 	.word	0x0800a351
 800a27c:	6833      	ldr	r3, [r6, #0]
 800a27e:	1d1a      	adds	r2, r3, #4
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	6032      	str	r2, [r6, #0]
 800a284:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a288:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a28c:	2301      	movs	r3, #1
 800a28e:	e09c      	b.n	800a3ca <_printf_i+0x1e6>
 800a290:	6833      	ldr	r3, [r6, #0]
 800a292:	6820      	ldr	r0, [r4, #0]
 800a294:	1d19      	adds	r1, r3, #4
 800a296:	6031      	str	r1, [r6, #0]
 800a298:	0606      	lsls	r6, r0, #24
 800a29a:	d501      	bpl.n	800a2a0 <_printf_i+0xbc>
 800a29c:	681d      	ldr	r5, [r3, #0]
 800a29e:	e003      	b.n	800a2a8 <_printf_i+0xc4>
 800a2a0:	0645      	lsls	r5, r0, #25
 800a2a2:	d5fb      	bpl.n	800a29c <_printf_i+0xb8>
 800a2a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a2a8:	2d00      	cmp	r5, #0
 800a2aa:	da03      	bge.n	800a2b4 <_printf_i+0xd0>
 800a2ac:	232d      	movs	r3, #45	@ 0x2d
 800a2ae:	426d      	negs	r5, r5
 800a2b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2b4:	4858      	ldr	r0, [pc, #352]	@ (800a418 <_printf_i+0x234>)
 800a2b6:	230a      	movs	r3, #10
 800a2b8:	e011      	b.n	800a2de <_printf_i+0xfa>
 800a2ba:	6821      	ldr	r1, [r4, #0]
 800a2bc:	6833      	ldr	r3, [r6, #0]
 800a2be:	0608      	lsls	r0, r1, #24
 800a2c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a2c4:	d402      	bmi.n	800a2cc <_printf_i+0xe8>
 800a2c6:	0649      	lsls	r1, r1, #25
 800a2c8:	bf48      	it	mi
 800a2ca:	b2ad      	uxthmi	r5, r5
 800a2cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a2ce:	4852      	ldr	r0, [pc, #328]	@ (800a418 <_printf_i+0x234>)
 800a2d0:	6033      	str	r3, [r6, #0]
 800a2d2:	bf14      	ite	ne
 800a2d4:	230a      	movne	r3, #10
 800a2d6:	2308      	moveq	r3, #8
 800a2d8:	2100      	movs	r1, #0
 800a2da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a2de:	6866      	ldr	r6, [r4, #4]
 800a2e0:	60a6      	str	r6, [r4, #8]
 800a2e2:	2e00      	cmp	r6, #0
 800a2e4:	db05      	blt.n	800a2f2 <_printf_i+0x10e>
 800a2e6:	6821      	ldr	r1, [r4, #0]
 800a2e8:	432e      	orrs	r6, r5
 800a2ea:	f021 0104 	bic.w	r1, r1, #4
 800a2ee:	6021      	str	r1, [r4, #0]
 800a2f0:	d04b      	beq.n	800a38a <_printf_i+0x1a6>
 800a2f2:	4616      	mov	r6, r2
 800a2f4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2f8:	fb03 5711 	mls	r7, r3, r1, r5
 800a2fc:	5dc7      	ldrb	r7, [r0, r7]
 800a2fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a302:	462f      	mov	r7, r5
 800a304:	42bb      	cmp	r3, r7
 800a306:	460d      	mov	r5, r1
 800a308:	d9f4      	bls.n	800a2f4 <_printf_i+0x110>
 800a30a:	2b08      	cmp	r3, #8
 800a30c:	d10b      	bne.n	800a326 <_printf_i+0x142>
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	07df      	lsls	r7, r3, #31
 800a312:	d508      	bpl.n	800a326 <_printf_i+0x142>
 800a314:	6923      	ldr	r3, [r4, #16]
 800a316:	6861      	ldr	r1, [r4, #4]
 800a318:	4299      	cmp	r1, r3
 800a31a:	bfde      	ittt	le
 800a31c:	2330      	movle	r3, #48	@ 0x30
 800a31e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a322:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a326:	1b92      	subs	r2, r2, r6
 800a328:	6122      	str	r2, [r4, #16]
 800a32a:	f8cd a000 	str.w	sl, [sp]
 800a32e:	464b      	mov	r3, r9
 800a330:	aa03      	add	r2, sp, #12
 800a332:	4621      	mov	r1, r4
 800a334:	4640      	mov	r0, r8
 800a336:	f7ff fee7 	bl	800a108 <_printf_common>
 800a33a:	3001      	adds	r0, #1
 800a33c:	d14a      	bne.n	800a3d4 <_printf_i+0x1f0>
 800a33e:	f04f 30ff 	mov.w	r0, #4294967295
 800a342:	b004      	add	sp, #16
 800a344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a348:	6823      	ldr	r3, [r4, #0]
 800a34a:	f043 0320 	orr.w	r3, r3, #32
 800a34e:	6023      	str	r3, [r4, #0]
 800a350:	4832      	ldr	r0, [pc, #200]	@ (800a41c <_printf_i+0x238>)
 800a352:	2778      	movs	r7, #120	@ 0x78
 800a354:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a358:	6823      	ldr	r3, [r4, #0]
 800a35a:	6831      	ldr	r1, [r6, #0]
 800a35c:	061f      	lsls	r7, r3, #24
 800a35e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a362:	d402      	bmi.n	800a36a <_printf_i+0x186>
 800a364:	065f      	lsls	r7, r3, #25
 800a366:	bf48      	it	mi
 800a368:	b2ad      	uxthmi	r5, r5
 800a36a:	6031      	str	r1, [r6, #0]
 800a36c:	07d9      	lsls	r1, r3, #31
 800a36e:	bf44      	itt	mi
 800a370:	f043 0320 	orrmi.w	r3, r3, #32
 800a374:	6023      	strmi	r3, [r4, #0]
 800a376:	b11d      	cbz	r5, 800a380 <_printf_i+0x19c>
 800a378:	2310      	movs	r3, #16
 800a37a:	e7ad      	b.n	800a2d8 <_printf_i+0xf4>
 800a37c:	4826      	ldr	r0, [pc, #152]	@ (800a418 <_printf_i+0x234>)
 800a37e:	e7e9      	b.n	800a354 <_printf_i+0x170>
 800a380:	6823      	ldr	r3, [r4, #0]
 800a382:	f023 0320 	bic.w	r3, r3, #32
 800a386:	6023      	str	r3, [r4, #0]
 800a388:	e7f6      	b.n	800a378 <_printf_i+0x194>
 800a38a:	4616      	mov	r6, r2
 800a38c:	e7bd      	b.n	800a30a <_printf_i+0x126>
 800a38e:	6833      	ldr	r3, [r6, #0]
 800a390:	6825      	ldr	r5, [r4, #0]
 800a392:	6961      	ldr	r1, [r4, #20]
 800a394:	1d18      	adds	r0, r3, #4
 800a396:	6030      	str	r0, [r6, #0]
 800a398:	062e      	lsls	r6, r5, #24
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	d501      	bpl.n	800a3a2 <_printf_i+0x1be>
 800a39e:	6019      	str	r1, [r3, #0]
 800a3a0:	e002      	b.n	800a3a8 <_printf_i+0x1c4>
 800a3a2:	0668      	lsls	r0, r5, #25
 800a3a4:	d5fb      	bpl.n	800a39e <_printf_i+0x1ba>
 800a3a6:	8019      	strh	r1, [r3, #0]
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	6123      	str	r3, [r4, #16]
 800a3ac:	4616      	mov	r6, r2
 800a3ae:	e7bc      	b.n	800a32a <_printf_i+0x146>
 800a3b0:	6833      	ldr	r3, [r6, #0]
 800a3b2:	1d1a      	adds	r2, r3, #4
 800a3b4:	6032      	str	r2, [r6, #0]
 800a3b6:	681e      	ldr	r6, [r3, #0]
 800a3b8:	6862      	ldr	r2, [r4, #4]
 800a3ba:	2100      	movs	r1, #0
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f7f5 ff17 	bl	80001f0 <memchr>
 800a3c2:	b108      	cbz	r0, 800a3c8 <_printf_i+0x1e4>
 800a3c4:	1b80      	subs	r0, r0, r6
 800a3c6:	6060      	str	r0, [r4, #4]
 800a3c8:	6863      	ldr	r3, [r4, #4]
 800a3ca:	6123      	str	r3, [r4, #16]
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3d2:	e7aa      	b.n	800a32a <_printf_i+0x146>
 800a3d4:	6923      	ldr	r3, [r4, #16]
 800a3d6:	4632      	mov	r2, r6
 800a3d8:	4649      	mov	r1, r9
 800a3da:	4640      	mov	r0, r8
 800a3dc:	47d0      	blx	sl
 800a3de:	3001      	adds	r0, #1
 800a3e0:	d0ad      	beq.n	800a33e <_printf_i+0x15a>
 800a3e2:	6823      	ldr	r3, [r4, #0]
 800a3e4:	079b      	lsls	r3, r3, #30
 800a3e6:	d413      	bmi.n	800a410 <_printf_i+0x22c>
 800a3e8:	68e0      	ldr	r0, [r4, #12]
 800a3ea:	9b03      	ldr	r3, [sp, #12]
 800a3ec:	4298      	cmp	r0, r3
 800a3ee:	bfb8      	it	lt
 800a3f0:	4618      	movlt	r0, r3
 800a3f2:	e7a6      	b.n	800a342 <_printf_i+0x15e>
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	4632      	mov	r2, r6
 800a3f8:	4649      	mov	r1, r9
 800a3fa:	4640      	mov	r0, r8
 800a3fc:	47d0      	blx	sl
 800a3fe:	3001      	adds	r0, #1
 800a400:	d09d      	beq.n	800a33e <_printf_i+0x15a>
 800a402:	3501      	adds	r5, #1
 800a404:	68e3      	ldr	r3, [r4, #12]
 800a406:	9903      	ldr	r1, [sp, #12]
 800a408:	1a5b      	subs	r3, r3, r1
 800a40a:	42ab      	cmp	r3, r5
 800a40c:	dcf2      	bgt.n	800a3f4 <_printf_i+0x210>
 800a40e:	e7eb      	b.n	800a3e8 <_printf_i+0x204>
 800a410:	2500      	movs	r5, #0
 800a412:	f104 0619 	add.w	r6, r4, #25
 800a416:	e7f5      	b.n	800a404 <_printf_i+0x220>
 800a418:	0800a8dd 	.word	0x0800a8dd
 800a41c:	0800a8ee 	.word	0x0800a8ee

0800a420 <__sflush_r>:
 800a420:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a428:	0716      	lsls	r6, r2, #28
 800a42a:	4605      	mov	r5, r0
 800a42c:	460c      	mov	r4, r1
 800a42e:	d454      	bmi.n	800a4da <__sflush_r+0xba>
 800a430:	684b      	ldr	r3, [r1, #4]
 800a432:	2b00      	cmp	r3, #0
 800a434:	dc02      	bgt.n	800a43c <__sflush_r+0x1c>
 800a436:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a438:	2b00      	cmp	r3, #0
 800a43a:	dd48      	ble.n	800a4ce <__sflush_r+0xae>
 800a43c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a43e:	2e00      	cmp	r6, #0
 800a440:	d045      	beq.n	800a4ce <__sflush_r+0xae>
 800a442:	2300      	movs	r3, #0
 800a444:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a448:	682f      	ldr	r7, [r5, #0]
 800a44a:	6a21      	ldr	r1, [r4, #32]
 800a44c:	602b      	str	r3, [r5, #0]
 800a44e:	d030      	beq.n	800a4b2 <__sflush_r+0x92>
 800a450:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a452:	89a3      	ldrh	r3, [r4, #12]
 800a454:	0759      	lsls	r1, r3, #29
 800a456:	d505      	bpl.n	800a464 <__sflush_r+0x44>
 800a458:	6863      	ldr	r3, [r4, #4]
 800a45a:	1ad2      	subs	r2, r2, r3
 800a45c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a45e:	b10b      	cbz	r3, 800a464 <__sflush_r+0x44>
 800a460:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a462:	1ad2      	subs	r2, r2, r3
 800a464:	2300      	movs	r3, #0
 800a466:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a468:	6a21      	ldr	r1, [r4, #32]
 800a46a:	4628      	mov	r0, r5
 800a46c:	47b0      	blx	r6
 800a46e:	1c43      	adds	r3, r0, #1
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	d106      	bne.n	800a482 <__sflush_r+0x62>
 800a474:	6829      	ldr	r1, [r5, #0]
 800a476:	291d      	cmp	r1, #29
 800a478:	d82b      	bhi.n	800a4d2 <__sflush_r+0xb2>
 800a47a:	4a2a      	ldr	r2, [pc, #168]	@ (800a524 <__sflush_r+0x104>)
 800a47c:	40ca      	lsrs	r2, r1
 800a47e:	07d6      	lsls	r6, r2, #31
 800a480:	d527      	bpl.n	800a4d2 <__sflush_r+0xb2>
 800a482:	2200      	movs	r2, #0
 800a484:	6062      	str	r2, [r4, #4]
 800a486:	04d9      	lsls	r1, r3, #19
 800a488:	6922      	ldr	r2, [r4, #16]
 800a48a:	6022      	str	r2, [r4, #0]
 800a48c:	d504      	bpl.n	800a498 <__sflush_r+0x78>
 800a48e:	1c42      	adds	r2, r0, #1
 800a490:	d101      	bne.n	800a496 <__sflush_r+0x76>
 800a492:	682b      	ldr	r3, [r5, #0]
 800a494:	b903      	cbnz	r3, 800a498 <__sflush_r+0x78>
 800a496:	6560      	str	r0, [r4, #84]	@ 0x54
 800a498:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a49a:	602f      	str	r7, [r5, #0]
 800a49c:	b1b9      	cbz	r1, 800a4ce <__sflush_r+0xae>
 800a49e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4a2:	4299      	cmp	r1, r3
 800a4a4:	d002      	beq.n	800a4ac <__sflush_r+0x8c>
 800a4a6:	4628      	mov	r0, r5
 800a4a8:	f7ff fbf4 	bl	8009c94 <_free_r>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4b0:	e00d      	b.n	800a4ce <__sflush_r+0xae>
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	47b0      	blx	r6
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	1c50      	adds	r0, r2, #1
 800a4bc:	d1c9      	bne.n	800a452 <__sflush_r+0x32>
 800a4be:	682b      	ldr	r3, [r5, #0]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d0c6      	beq.n	800a452 <__sflush_r+0x32>
 800a4c4:	2b1d      	cmp	r3, #29
 800a4c6:	d001      	beq.n	800a4cc <__sflush_r+0xac>
 800a4c8:	2b16      	cmp	r3, #22
 800a4ca:	d11e      	bne.n	800a50a <__sflush_r+0xea>
 800a4cc:	602f      	str	r7, [r5, #0]
 800a4ce:	2000      	movs	r0, #0
 800a4d0:	e022      	b.n	800a518 <__sflush_r+0xf8>
 800a4d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4d6:	b21b      	sxth	r3, r3
 800a4d8:	e01b      	b.n	800a512 <__sflush_r+0xf2>
 800a4da:	690f      	ldr	r7, [r1, #16]
 800a4dc:	2f00      	cmp	r7, #0
 800a4de:	d0f6      	beq.n	800a4ce <__sflush_r+0xae>
 800a4e0:	0793      	lsls	r3, r2, #30
 800a4e2:	680e      	ldr	r6, [r1, #0]
 800a4e4:	bf08      	it	eq
 800a4e6:	694b      	ldreq	r3, [r1, #20]
 800a4e8:	600f      	str	r7, [r1, #0]
 800a4ea:	bf18      	it	ne
 800a4ec:	2300      	movne	r3, #0
 800a4ee:	eba6 0807 	sub.w	r8, r6, r7
 800a4f2:	608b      	str	r3, [r1, #8]
 800a4f4:	f1b8 0f00 	cmp.w	r8, #0
 800a4f8:	dde9      	ble.n	800a4ce <__sflush_r+0xae>
 800a4fa:	6a21      	ldr	r1, [r4, #32]
 800a4fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a4fe:	4643      	mov	r3, r8
 800a500:	463a      	mov	r2, r7
 800a502:	4628      	mov	r0, r5
 800a504:	47b0      	blx	r6
 800a506:	2800      	cmp	r0, #0
 800a508:	dc08      	bgt.n	800a51c <__sflush_r+0xfc>
 800a50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a50e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a512:	81a3      	strh	r3, [r4, #12]
 800a514:	f04f 30ff 	mov.w	r0, #4294967295
 800a518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a51c:	4407      	add	r7, r0
 800a51e:	eba8 0800 	sub.w	r8, r8, r0
 800a522:	e7e7      	b.n	800a4f4 <__sflush_r+0xd4>
 800a524:	20400001 	.word	0x20400001

0800a528 <_fflush_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	690b      	ldr	r3, [r1, #16]
 800a52c:	4605      	mov	r5, r0
 800a52e:	460c      	mov	r4, r1
 800a530:	b913      	cbnz	r3, 800a538 <_fflush_r+0x10>
 800a532:	2500      	movs	r5, #0
 800a534:	4628      	mov	r0, r5
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	b118      	cbz	r0, 800a542 <_fflush_r+0x1a>
 800a53a:	6a03      	ldr	r3, [r0, #32]
 800a53c:	b90b      	cbnz	r3, 800a542 <_fflush_r+0x1a>
 800a53e:	f7ff faa1 	bl	8009a84 <__sinit>
 800a542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d0f3      	beq.n	800a532 <_fflush_r+0xa>
 800a54a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a54c:	07d0      	lsls	r0, r2, #31
 800a54e:	d404      	bmi.n	800a55a <_fflush_r+0x32>
 800a550:	0599      	lsls	r1, r3, #22
 800a552:	d402      	bmi.n	800a55a <_fflush_r+0x32>
 800a554:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a556:	f7ff fb9a 	bl	8009c8e <__retarget_lock_acquire_recursive>
 800a55a:	4628      	mov	r0, r5
 800a55c:	4621      	mov	r1, r4
 800a55e:	f7ff ff5f 	bl	800a420 <__sflush_r>
 800a562:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a564:	07da      	lsls	r2, r3, #31
 800a566:	4605      	mov	r5, r0
 800a568:	d4e4      	bmi.n	800a534 <_fflush_r+0xc>
 800a56a:	89a3      	ldrh	r3, [r4, #12]
 800a56c:	059b      	lsls	r3, r3, #22
 800a56e:	d4e1      	bmi.n	800a534 <_fflush_r+0xc>
 800a570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a572:	f7ff fb8d 	bl	8009c90 <__retarget_lock_release_recursive>
 800a576:	e7dd      	b.n	800a534 <_fflush_r+0xc>

0800a578 <__swbuf_r>:
 800a578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57a:	460e      	mov	r6, r1
 800a57c:	4614      	mov	r4, r2
 800a57e:	4605      	mov	r5, r0
 800a580:	b118      	cbz	r0, 800a58a <__swbuf_r+0x12>
 800a582:	6a03      	ldr	r3, [r0, #32]
 800a584:	b90b      	cbnz	r3, 800a58a <__swbuf_r+0x12>
 800a586:	f7ff fa7d 	bl	8009a84 <__sinit>
 800a58a:	69a3      	ldr	r3, [r4, #24]
 800a58c:	60a3      	str	r3, [r4, #8]
 800a58e:	89a3      	ldrh	r3, [r4, #12]
 800a590:	071a      	lsls	r2, r3, #28
 800a592:	d501      	bpl.n	800a598 <__swbuf_r+0x20>
 800a594:	6923      	ldr	r3, [r4, #16]
 800a596:	b943      	cbnz	r3, 800a5aa <__swbuf_r+0x32>
 800a598:	4621      	mov	r1, r4
 800a59a:	4628      	mov	r0, r5
 800a59c:	f000 f82a 	bl	800a5f4 <__swsetup_r>
 800a5a0:	b118      	cbz	r0, 800a5aa <__swbuf_r+0x32>
 800a5a2:	f04f 37ff 	mov.w	r7, #4294967295
 800a5a6:	4638      	mov	r0, r7
 800a5a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5aa:	6823      	ldr	r3, [r4, #0]
 800a5ac:	6922      	ldr	r2, [r4, #16]
 800a5ae:	1a98      	subs	r0, r3, r2
 800a5b0:	6963      	ldr	r3, [r4, #20]
 800a5b2:	b2f6      	uxtb	r6, r6
 800a5b4:	4283      	cmp	r3, r0
 800a5b6:	4637      	mov	r7, r6
 800a5b8:	dc05      	bgt.n	800a5c6 <__swbuf_r+0x4e>
 800a5ba:	4621      	mov	r1, r4
 800a5bc:	4628      	mov	r0, r5
 800a5be:	f7ff ffb3 	bl	800a528 <_fflush_r>
 800a5c2:	2800      	cmp	r0, #0
 800a5c4:	d1ed      	bne.n	800a5a2 <__swbuf_r+0x2a>
 800a5c6:	68a3      	ldr	r3, [r4, #8]
 800a5c8:	3b01      	subs	r3, #1
 800a5ca:	60a3      	str	r3, [r4, #8]
 800a5cc:	6823      	ldr	r3, [r4, #0]
 800a5ce:	1c5a      	adds	r2, r3, #1
 800a5d0:	6022      	str	r2, [r4, #0]
 800a5d2:	701e      	strb	r6, [r3, #0]
 800a5d4:	6962      	ldr	r2, [r4, #20]
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d004      	beq.n	800a5e6 <__swbuf_r+0x6e>
 800a5dc:	89a3      	ldrh	r3, [r4, #12]
 800a5de:	07db      	lsls	r3, r3, #31
 800a5e0:	d5e1      	bpl.n	800a5a6 <__swbuf_r+0x2e>
 800a5e2:	2e0a      	cmp	r6, #10
 800a5e4:	d1df      	bne.n	800a5a6 <__swbuf_r+0x2e>
 800a5e6:	4621      	mov	r1, r4
 800a5e8:	4628      	mov	r0, r5
 800a5ea:	f7ff ff9d 	bl	800a528 <_fflush_r>
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	d0d9      	beq.n	800a5a6 <__swbuf_r+0x2e>
 800a5f2:	e7d6      	b.n	800a5a2 <__swbuf_r+0x2a>

0800a5f4 <__swsetup_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	4b29      	ldr	r3, [pc, #164]	@ (800a69c <__swsetup_r+0xa8>)
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	6818      	ldr	r0, [r3, #0]
 800a5fc:	460c      	mov	r4, r1
 800a5fe:	b118      	cbz	r0, 800a608 <__swsetup_r+0x14>
 800a600:	6a03      	ldr	r3, [r0, #32]
 800a602:	b90b      	cbnz	r3, 800a608 <__swsetup_r+0x14>
 800a604:	f7ff fa3e 	bl	8009a84 <__sinit>
 800a608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a60c:	0719      	lsls	r1, r3, #28
 800a60e:	d422      	bmi.n	800a656 <__swsetup_r+0x62>
 800a610:	06da      	lsls	r2, r3, #27
 800a612:	d407      	bmi.n	800a624 <__swsetup_r+0x30>
 800a614:	2209      	movs	r2, #9
 800a616:	602a      	str	r2, [r5, #0]
 800a618:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a61c:	81a3      	strh	r3, [r4, #12]
 800a61e:	f04f 30ff 	mov.w	r0, #4294967295
 800a622:	e033      	b.n	800a68c <__swsetup_r+0x98>
 800a624:	0758      	lsls	r0, r3, #29
 800a626:	d512      	bpl.n	800a64e <__swsetup_r+0x5a>
 800a628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a62a:	b141      	cbz	r1, 800a63e <__swsetup_r+0x4a>
 800a62c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a630:	4299      	cmp	r1, r3
 800a632:	d002      	beq.n	800a63a <__swsetup_r+0x46>
 800a634:	4628      	mov	r0, r5
 800a636:	f7ff fb2d 	bl	8009c94 <_free_r>
 800a63a:	2300      	movs	r3, #0
 800a63c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a63e:	89a3      	ldrh	r3, [r4, #12]
 800a640:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a644:	81a3      	strh	r3, [r4, #12]
 800a646:	2300      	movs	r3, #0
 800a648:	6063      	str	r3, [r4, #4]
 800a64a:	6923      	ldr	r3, [r4, #16]
 800a64c:	6023      	str	r3, [r4, #0]
 800a64e:	89a3      	ldrh	r3, [r4, #12]
 800a650:	f043 0308 	orr.w	r3, r3, #8
 800a654:	81a3      	strh	r3, [r4, #12]
 800a656:	6923      	ldr	r3, [r4, #16]
 800a658:	b94b      	cbnz	r3, 800a66e <__swsetup_r+0x7a>
 800a65a:	89a3      	ldrh	r3, [r4, #12]
 800a65c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a664:	d003      	beq.n	800a66e <__swsetup_r+0x7a>
 800a666:	4621      	mov	r1, r4
 800a668:	4628      	mov	r0, r5
 800a66a:	f000 f84f 	bl	800a70c <__smakebuf_r>
 800a66e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a672:	f013 0201 	ands.w	r2, r3, #1
 800a676:	d00a      	beq.n	800a68e <__swsetup_r+0x9a>
 800a678:	2200      	movs	r2, #0
 800a67a:	60a2      	str	r2, [r4, #8]
 800a67c:	6962      	ldr	r2, [r4, #20]
 800a67e:	4252      	negs	r2, r2
 800a680:	61a2      	str	r2, [r4, #24]
 800a682:	6922      	ldr	r2, [r4, #16]
 800a684:	b942      	cbnz	r2, 800a698 <__swsetup_r+0xa4>
 800a686:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a68a:	d1c5      	bne.n	800a618 <__swsetup_r+0x24>
 800a68c:	bd38      	pop	{r3, r4, r5, pc}
 800a68e:	0799      	lsls	r1, r3, #30
 800a690:	bf58      	it	pl
 800a692:	6962      	ldrpl	r2, [r4, #20]
 800a694:	60a2      	str	r2, [r4, #8]
 800a696:	e7f4      	b.n	800a682 <__swsetup_r+0x8e>
 800a698:	2000      	movs	r0, #0
 800a69a:	e7f7      	b.n	800a68c <__swsetup_r+0x98>
 800a69c:	20000130 	.word	0x20000130

0800a6a0 <_sbrk_r>:
 800a6a0:	b538      	push	{r3, r4, r5, lr}
 800a6a2:	4d06      	ldr	r5, [pc, #24]	@ (800a6bc <_sbrk_r+0x1c>)
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	4604      	mov	r4, r0
 800a6a8:	4608      	mov	r0, r1
 800a6aa:	602b      	str	r3, [r5, #0]
 800a6ac:	f7f7 f818 	bl	80016e0 <_sbrk>
 800a6b0:	1c43      	adds	r3, r0, #1
 800a6b2:	d102      	bne.n	800a6ba <_sbrk_r+0x1a>
 800a6b4:	682b      	ldr	r3, [r5, #0]
 800a6b6:	b103      	cbz	r3, 800a6ba <_sbrk_r+0x1a>
 800a6b8:	6023      	str	r3, [r4, #0]
 800a6ba:	bd38      	pop	{r3, r4, r5, pc}
 800a6bc:	200011f0 	.word	0x200011f0

0800a6c0 <__swhatbuf_r>:
 800a6c0:	b570      	push	{r4, r5, r6, lr}
 800a6c2:	460c      	mov	r4, r1
 800a6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6c8:	2900      	cmp	r1, #0
 800a6ca:	b096      	sub	sp, #88	@ 0x58
 800a6cc:	4615      	mov	r5, r2
 800a6ce:	461e      	mov	r6, r3
 800a6d0:	da0d      	bge.n	800a6ee <__swhatbuf_r+0x2e>
 800a6d2:	89a3      	ldrh	r3, [r4, #12]
 800a6d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a6d8:	f04f 0100 	mov.w	r1, #0
 800a6dc:	bf14      	ite	ne
 800a6de:	2340      	movne	r3, #64	@ 0x40
 800a6e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a6e4:	2000      	movs	r0, #0
 800a6e6:	6031      	str	r1, [r6, #0]
 800a6e8:	602b      	str	r3, [r5, #0]
 800a6ea:	b016      	add	sp, #88	@ 0x58
 800a6ec:	bd70      	pop	{r4, r5, r6, pc}
 800a6ee:	466a      	mov	r2, sp
 800a6f0:	f000 f848 	bl	800a784 <_fstat_r>
 800a6f4:	2800      	cmp	r0, #0
 800a6f6:	dbec      	blt.n	800a6d2 <__swhatbuf_r+0x12>
 800a6f8:	9901      	ldr	r1, [sp, #4]
 800a6fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a6fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a702:	4259      	negs	r1, r3
 800a704:	4159      	adcs	r1, r3
 800a706:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a70a:	e7eb      	b.n	800a6e4 <__swhatbuf_r+0x24>

0800a70c <__smakebuf_r>:
 800a70c:	898b      	ldrh	r3, [r1, #12]
 800a70e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a710:	079d      	lsls	r5, r3, #30
 800a712:	4606      	mov	r6, r0
 800a714:	460c      	mov	r4, r1
 800a716:	d507      	bpl.n	800a728 <__smakebuf_r+0x1c>
 800a718:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	6123      	str	r3, [r4, #16]
 800a720:	2301      	movs	r3, #1
 800a722:	6163      	str	r3, [r4, #20]
 800a724:	b003      	add	sp, #12
 800a726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a728:	ab01      	add	r3, sp, #4
 800a72a:	466a      	mov	r2, sp
 800a72c:	f7ff ffc8 	bl	800a6c0 <__swhatbuf_r>
 800a730:	9f00      	ldr	r7, [sp, #0]
 800a732:	4605      	mov	r5, r0
 800a734:	4639      	mov	r1, r7
 800a736:	4630      	mov	r0, r6
 800a738:	f7ff fb18 	bl	8009d6c <_malloc_r>
 800a73c:	b948      	cbnz	r0, 800a752 <__smakebuf_r+0x46>
 800a73e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a742:	059a      	lsls	r2, r3, #22
 800a744:	d4ee      	bmi.n	800a724 <__smakebuf_r+0x18>
 800a746:	f023 0303 	bic.w	r3, r3, #3
 800a74a:	f043 0302 	orr.w	r3, r3, #2
 800a74e:	81a3      	strh	r3, [r4, #12]
 800a750:	e7e2      	b.n	800a718 <__smakebuf_r+0xc>
 800a752:	89a3      	ldrh	r3, [r4, #12]
 800a754:	6020      	str	r0, [r4, #0]
 800a756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a75a:	81a3      	strh	r3, [r4, #12]
 800a75c:	9b01      	ldr	r3, [sp, #4]
 800a75e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a762:	b15b      	cbz	r3, 800a77c <__smakebuf_r+0x70>
 800a764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a768:	4630      	mov	r0, r6
 800a76a:	f000 f81d 	bl	800a7a8 <_isatty_r>
 800a76e:	b128      	cbz	r0, 800a77c <__smakebuf_r+0x70>
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	f023 0303 	bic.w	r3, r3, #3
 800a776:	f043 0301 	orr.w	r3, r3, #1
 800a77a:	81a3      	strh	r3, [r4, #12]
 800a77c:	89a3      	ldrh	r3, [r4, #12]
 800a77e:	431d      	orrs	r5, r3
 800a780:	81a5      	strh	r5, [r4, #12]
 800a782:	e7cf      	b.n	800a724 <__smakebuf_r+0x18>

0800a784 <_fstat_r>:
 800a784:	b538      	push	{r3, r4, r5, lr}
 800a786:	4d07      	ldr	r5, [pc, #28]	@ (800a7a4 <_fstat_r+0x20>)
 800a788:	2300      	movs	r3, #0
 800a78a:	4604      	mov	r4, r0
 800a78c:	4608      	mov	r0, r1
 800a78e:	4611      	mov	r1, r2
 800a790:	602b      	str	r3, [r5, #0]
 800a792:	f7f6 ff7c 	bl	800168e <_fstat>
 800a796:	1c43      	adds	r3, r0, #1
 800a798:	d102      	bne.n	800a7a0 <_fstat_r+0x1c>
 800a79a:	682b      	ldr	r3, [r5, #0]
 800a79c:	b103      	cbz	r3, 800a7a0 <_fstat_r+0x1c>
 800a79e:	6023      	str	r3, [r4, #0]
 800a7a0:	bd38      	pop	{r3, r4, r5, pc}
 800a7a2:	bf00      	nop
 800a7a4:	200011f0 	.word	0x200011f0

0800a7a8 <_isatty_r>:
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	4d06      	ldr	r5, [pc, #24]	@ (800a7c4 <_isatty_r+0x1c>)
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	4604      	mov	r4, r0
 800a7b0:	4608      	mov	r0, r1
 800a7b2:	602b      	str	r3, [r5, #0]
 800a7b4:	f7f6 ff7b 	bl	80016ae <_isatty>
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	d102      	bne.n	800a7c2 <_isatty_r+0x1a>
 800a7bc:	682b      	ldr	r3, [r5, #0]
 800a7be:	b103      	cbz	r3, 800a7c2 <_isatty_r+0x1a>
 800a7c0:	6023      	str	r3, [r4, #0]
 800a7c2:	bd38      	pop	{r3, r4, r5, pc}
 800a7c4:	200011f0 	.word	0x200011f0

0800a7c8 <_init>:
 800a7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ca:	bf00      	nop
 800a7cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ce:	bc08      	pop	{r3}
 800a7d0:	469e      	mov	lr, r3
 800a7d2:	4770      	bx	lr

0800a7d4 <_fini>:
 800a7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d6:	bf00      	nop
 800a7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7da:	bc08      	pop	{r3}
 800a7dc:	469e      	mov	lr, r3
 800a7de:	4770      	bx	lr
