ncverilog(64): 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on May 24, 2020 at 17:37:44 CST
ncverilog
	../testfixture.v
	../RC4.v
	+nc64bit
	+access+r
	+notimingcheck
Recompiling... reason: file '../RC4.v' is newer than expected.
	expected: Sun May 24 17:31:37 2020
	actual:   Sun May 24 17:37:06 2020
file: ../RC4.v
	module worklib.RC4:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.RC4:v <0x5cd9a062>
			streams:  26, words: 72704
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               67      67
		Scalar wires:            10       -
		Vectored wires:          14       -
		Always blocks:           13      13
		Initial blocks:          17      17
		Cont. assignments:       11      11
		Pseudo assignments:       2       2
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (testfixture.rc4), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Key count =  32
Plain count = 1442
Cipher count = 1442
 ---------------- Cipher is correct ! ---------------- 
 ----------------- Plain is correct ! ----------------- 
-------------------------------------------------------------

--------------------- T B 1 - S U M M A R Y -----------------

Congratulations! Cipher data have been generated successfully! The result is PASS!!

Congratulations! Plain data have been generated successfully! The result is PASS!!

Simulation complete via $finish(1) at time 90585 NS + 3
../testfixture.v:252         $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on May 24, 2020 at 17:37:47 CST  (total: 00:00:03)
