// Seed: 2650209750
module module_0 (
    input  tri1 id_0,
    output tri1 id_1,
    input  wor  id_2,
    output wand id_3,
    output tri0 id_4,
    input  tri0 id_5,
    input  wand id_6
);
  wire id_8;
  module_2 modCall_1 ();
endmodule
macromodule module_1 (
    input  wand id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_6 = 0;
  assign id_1 = -1;
  assign id_3 = id_3;
endmodule
module module_2;
  assign module_0.id_2 = 0;
  wire id_1;
  logic [1 'b0 : -1] id_2;
endmodule
