// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/30/2022 17:14:14"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	i_CLOCK_50,
	i_KEY,
	o_DACDAT,
	o_DACLRC,
	o_I2C_SDAT,
	o_I2C_SCLK,
	o_MCLK,
	o_BCLK);
input 	reg i_CLOCK_50 ;
input 	reg i_KEY ;
output 	reg o_DACDAT ;
output 	reg o_DACLRC ;
output 	reg o_I2C_SDAT ;
output 	reg o_I2C_SCLK ;
output 	reg o_MCLK ;
output 	reg o_BCLK ;

// Design Ports Information
// o_DACDAT	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_DACLRC	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_I2C_SDAT	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_I2C_SCLK	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_MCLK	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_BCLK	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_KEY	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_CLOCK_50~input_o ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \i2c|Add0~17_sumout ;
wire \i2c|Add0~30 ;
wire \i2c|Add0~25_sumout ;
wire \i2c|Add0~26 ;
wire \i2c|Add0~21_sumout ;
wire \i2c|Add0~22 ;
wire \i2c|Add0~13_sumout ;
wire \i2c|Add0~14 ;
wire \i2c|Add0~9_sumout ;
wire \i2c|Add0~10 ;
wire \i2c|Add0~5_sumout ;
wire \i2c|Equal4~1_combout ;
wire \i2c|Equal4~0_combout ;
wire \i2c|o_clk_i2c~0_combout ;
wire \i2c|o_clk_i2c~q ;
wire \i2c|always5~0_combout ;
wire \i2c|Equal5~1_combout ;
wire \i2c|r_clk_i2c_del~q ;
wire \i2c|w_detect_negedge~0_combout ;
wire \i2c|always5~2_combout ;
wire \i2c|state[1]~2_combout ;
wire \i2c|state[1]~DUPLICATE_q ;
wire \i2c|WideOr0~0_combout ;
wire \i2c|Equal13~0_combout ;
wire \i2c|always5~1_combout ;
wire \i2c|Equal4~2_combout ;
wire \i_KEY~input_o ;
wire \fsm|Equal5~5_combout ;
wire \fsm|Selector1~0_combout ;
wire \fsm|Equal5~4_combout ;
wire \fsm|Selector1~1_combout ;
wire \fsm|Selector3~1_combout ;
wire \fsm|Selector3~2_combout ;
wire \fsm|Equal5~2_combout ;
wire \fsm|Selector3~0_combout ;
wire \fsm|Equal5~6_combout ;
wire \fsm|Selector3~3_combout ;
wire \fsm|Equal5~3_combout ;
wire \fsm|Selector2~2_combout ;
wire \fsm|Equal5~1_combout ;
wire \fsm|Selector4~0_combout ;
wire \fsm|o_lcr_enb~q ;
wire \audio_intf|lcr_gen|Add0~21_sumout ;
wire \audio_intf|lcr_gen|always0~0_combout ;
wire \audio_intf|lcr_gen|Add0~34 ;
wire \audio_intf|lcr_gen|Add0~37_sumout ;
wire \audio_intf|lcr_gen|Add0~38 ;
wire \audio_intf|lcr_gen|Add0~9_sumout ;
wire \audio_intf|lcr_gen|r_counter[7]~DUPLICATE_q ;
wire \audio_intf|lcr_gen|Add0~10 ;
wire \audio_intf|lcr_gen|Add0~41_sumout ;
wire \audio_intf|lcr_gen|Add0~42 ;
wire \audio_intf|lcr_gen|Add0~5_sumout ;
wire \audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q ;
wire \audio_intf|lcr_gen|LessThan0~0_combout ;
wire \audio_intf|lcr_gen|Add0~6 ;
wire \audio_intf|lcr_gen|Add0~1_sumout ;
wire \audio_intf|lcr_gen|LessThan0~1_combout ;
wire \audio_intf|lcr_gen|Add0~22 ;
wire \audio_intf|lcr_gen|Add0~25_sumout ;
wire \audio_intf|lcr_gen|Add0~26 ;
wire \audio_intf|lcr_gen|Add0~13_sumout ;
wire \audio_intf|lcr_gen|Add0~14 ;
wire \audio_intf|lcr_gen|Add0~17_sumout ;
wire \audio_intf|lcr_gen|Add0~18 ;
wire \audio_intf|lcr_gen|Add0~29_sumout ;
wire \audio_intf|lcr_gen|r_counter[4]~DUPLICATE_q ;
wire \audio_intf|lcr_gen|Add0~30 ;
wire \audio_intf|lcr_gen|Add0~33_sumout ;
wire \audio_intf|lcr_gen|always0~1_combout ;
wire \audio_intf|lcr_gen|always0~2_combout ;
wire \audio_intf|lcr_gen|o_lcr~q ;
wire \memory|addr_counter|Add0~13_sumout ;
wire \memory|addr_counter|o_cnt~3_combout ;
wire \memory|addr_counter|Add0~14 ;
wire \memory|addr_counter|Add0~18 ;
wire \memory|addr_counter|Add0~21_sumout ;
wire \memory|addr_counter|o_cnt~5_combout ;
wire \memory|addr_counter|o_cnt[2]~DUPLICATE_q ;
wire \memory|addr_counter|Add0~22 ;
wire \memory|addr_counter|Add0~25_sumout ;
wire \memory|addr_counter|o_cnt~6_combout ;
wire \memory|addr_counter|Add0~26 ;
wire \memory|addr_counter|Add0~29_sumout ;
wire \memory|addr_counter|o_cnt~7_combout ;
wire \memory|addr_counter|Add0~30 ;
wire \memory|addr_counter|Add0~33_sumout ;
wire \memory|addr_counter|o_cnt~8_combout ;
wire \memory|addr_counter|Add0~34 ;
wire \memory|addr_counter|Add0~37_sumout ;
wire \memory|addr_counter|o_cnt~9_combout ;
wire \memory|addr_counter|o_cnt[6]~DUPLICATE_q ;
wire \memory|addr_counter|Add0~38 ;
wire \memory|addr_counter|Add0~41_sumout ;
wire \memory|addr_counter|o_cnt~10_combout ;
wire \memory|addr_counter|Add0~42 ;
wire \memory|addr_counter|Add0~45_sumout ;
wire \memory|addr_counter|o_cnt~11_combout ;
wire \memory|addr_counter|Equal0~2_combout ;
wire \memory|addr_counter|Add0~17_sumout ;
wire \memory|addr_counter|o_cnt~4_combout ;
wire \memory|addr_counter|Equal0~1_combout ;
wire \memory|addr_counter|Add0~46 ;
wire \memory|addr_counter|Add0~49_sumout ;
wire \memory|addr_counter|o_cnt~12_combout ;
wire \memory|addr_counter|Add0~50 ;
wire \memory|addr_counter|Add0~53_sumout ;
wire \memory|addr_counter|Equal0~3_combout ;
wire \memory|addr_counter|o_cnt~13_combout ;
wire \memory|addr_counter|Add0~54 ;
wire \memory|addr_counter|Add0~57_sumout ;
wire \memory|addr_counter|o_cnt~14_combout ;
wire \memory|addr_counter|Add0~58 ;
wire \memory|addr_counter|Add0~61_sumout ;
wire \memory|addr_counter|o_cnt~15_combout ;
wire \memory|addr_counter|Add0~62 ;
wire \memory|addr_counter|Add0~5_sumout ;
wire \memory|addr_counter|o_cnt~1_combout ;
wire \memory|addr_counter|Add0~6 ;
wire \memory|addr_counter|Add0~9_sumout ;
wire \memory|addr_counter|o_cnt~2_combout ;
wire \memory|addr_counter|o_cnt[14]~DUPLICATE_q ;
wire \memory|addr_counter|Add0~10 ;
wire \memory|addr_counter|Add0~1_sumout ;
wire \memory|addr_counter|o_cnt~0_combout ;
wire \memory|addr_counter|o_cnt[15]~DUPLICATE_q ;
wire \memory|addr_counter|Equal0~0_combout ;
wire \fsm|Selector2~0_combout ;
wire \fsm|Selector2~1_combout ;
wire \fsm|Selector2~3_combout ;
wire \fsm|Equal5~0_combout ;
wire \fsm|r_i2c_flag~0_combout ;
wire \fsm|r_i2c_flag~q ;
wire \fsm|Selector0~0_combout ;
wire \fsm|Selector0~1_combout ;
wire \fsm|always2~0_combout ;
wire \fsm|o_i2c_enb~0_combout ;
wire \fsm|o_i2c_enb~q ;
wire \i2c|r_enb_flag~0_combout ;
wire \i2c|r_enb_flag~q ;
wire \i2c|r_clk_i2c_counter[1]~0_combout ;
wire \i2c|Add0~18 ;
wire \i2c|Add0~1_sumout ;
wire \i2c|Add0~2 ;
wire \i2c|Add0~29_sumout ;
wire \i2c|Equal6~0_combout ;
wire \i2c|Equal6~1_combout ;
wire \i2c|r_detect_negedge_del~q ;
wire \i2c|r_counter[3]~0_combout ;
wire \i2c|r_counter[3]~2_combout ;
wire \i2c|o_master_busy~0_combout ;
wire \i2c|r_counter~5_combout ;
wire \i2c|r_counter[0]~DUPLICATE_q ;
wire \i2c|r_counter~4_combout ;
wire \i2c|r_counter~3_combout ;
wire \i2c|r_counter~1_combout ;
wire \i2c|Selector0~1_combout ;
wire \i2c|Selector0~2_combout ;
wire \i2c|Selector0~3_combout ;
wire \i2c|state[0]~1_combout ;
wire \i2c|next~0_combout ;
wire \i2c|o_i2c_next~0_combout ;
wire \i2c|r_i2c~0_combout ;
wire \i2c|state[1]~0_combout ;
wire \i2c|r_i2c~1_combout ;
wire \i2c|r_addr_dev~0_combout ;
wire \i2c|r_addr_dev~6_combout ;
wire \i2c|r_addr_dev~5_combout ;
wire \i2c|r_addr_dev[3]~2_combout ;
wire \i2c|r_addr_dev~4_combout ;
wire \i2c|r_addr_dev~3_combout ;
wire \i2c|r_addr_dev~1_combout ;
wire \i2c|Selector0~0_combout ;
wire \i2c|Equal5~0_combout ;
wire \fsm|Selector6~0_combout ;
wire \i2c|r_data[7]~0_combout ;
wire \fsm|Selector8~0_combout ;
wire \fsm|Selector14~0_combout ;
wire \i2c|r_data[2]~5_combout ;
wire \fsm|Selector17~0_combout ;
wire \fsm|Selector12~0_combout ;
wire \i2c|r_data~10_combout ;
wire \fsm|o_data[5]~DUPLICATE_q ;
wire \fsm|Selector13~0_combout ;
wire \i2c|Equal5~2_combout ;
wire \i2c|always5~3_combout ;
wire \i2c|r_data~11_combout ;
wire \i2c|r_data~9_combout ;
wire \i2c|r_data[7]~2_combout ;
wire \fsm|Selector16~0_combout ;
wire \fsm|Selector11~0_combout ;
wire \i2c|r_data~8_combout ;
wire \fsm|Selector15~0_combout ;
wire \i2c|r_data~7_combout ;
wire \fsm|Selector9~0_combout ;
wire \i2c|r_data~6_combout ;
wire \i2c|r_data~4_combout ;
wire \i2c|r_data~3_combout ;
wire \i2c|r_data~1_combout ;
wire \i2c|r_i2c~2_combout ;
wire \i2c|r_i2c~3_combout ;
wire \i2c|r_i2c~q ;
wire \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ;
wire \memory|addr_counter|o_cnt[0]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[1]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[2]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[3]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[4]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[5]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[6]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[7]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[8]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[9]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[10]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[11]~_wirecell_combout ;
wire \memory|addr_counter|o_cnt[12]~_wirecell_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[31]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[30]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[29]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[28]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[27]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[26]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[25]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[24]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[23]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[22]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[21]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[20]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[19]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[18]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data[17]~feeder_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \audio_intf|serializer|r_data~0_combout ;
wire \audio_intf|o_lcr~q ;
wire [3:0] \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w ;
wire [10:0] \audio_intf|lcr_gen|r_counter ;
wire [31:0] \audio_intf|serializer|r_data ;
wire [7:0] \i2c|r_clk_i2c_counter ;
wire [1:0] \audio_intf|r_lcr_del ;
wire [2:0] \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [31:0] \i2c|state ;
wire [2:0] \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \memory|addr_counter|o_cnt ;
wire [3:0] \i2c|r_counter ;
wire [6:0] \i2c|r_addr_dev ;
wire [7:0] \i2c|r_data ;
wire [8:0] \fsm|o_data ;
wire [31:0] \fsm|state ;
wire [6:0] \fsm|o_addr ;
wire [0:0] \pll_12|pll_12_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll_12|pll_12_inst|altera_pll_i|outclk_wire ;

wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [7:0] \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \o_I2C_SDAT~output (
	.i(!\i2c|r_i2c~q ),
	.oe(\i2c|o_master_busy~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \o_I2C_SDAT~output .bus_hold = "false";
defparam \o_I2C_SDAT~output .open_drain_output = "false";
defparam \o_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \o_DACDAT~output (
	.i(\audio_intf|serializer|r_data [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_DACDAT),
	.obar());
// synopsys translate_off
defparam \o_DACDAT~output .bus_hold = "false";
defparam \o_DACDAT~output .open_drain_output = "false";
defparam \o_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \o_DACLRC~output (
	.i(\audio_intf|o_lcr~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_DACLRC),
	.obar());
// synopsys translate_off
defparam \o_DACLRC~output .bus_hold = "false";
defparam \o_DACLRC~output .open_drain_output = "false";
defparam \o_DACLRC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \o_I2C_SCLK~output (
	.i(!\i2c|o_clk_i2c~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \o_I2C_SCLK~output .bus_hold = "false";
defparam \o_I2C_SCLK~output .open_drain_output = "false";
defparam \o_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \o_MCLK~output (
	.i(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_MCLK),
	.obar());
// synopsys translate_off
defparam \o_MCLK~output .bus_hold = "false";
defparam \o_MCLK~output .open_drain_output = "false";
defparam \o_MCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \o_BCLK~output (
	.i(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_BCLK),
	.obar());
// synopsys translate_off
defparam \o_BCLK~output .bus_hold = "false";
defparam \o_BCLK~output .open_drain_output = "false";
defparam \o_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \i_CLOCK_50~input (
	.i(i_CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_CLOCK_50~input_o ));
// synopsys translate_off
defparam \i_CLOCK_50~input .bus_hold = "false";
defparam \i_CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\i_CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_12|pll_12_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_12|pll_12_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_12|pll_12_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 13;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 12;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "12.0 mhz";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_12|pll_12_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N0
cyclonev_lcell_comb \i2c|Add0~17 (
// Equation(s):
// \i2c|Add0~17_sumout  = SUM(( \i2c|r_clk_i2c_counter [0] ) + ( VCC ) + ( !VCC ))
// \i2c|Add0~18  = CARRY(( \i2c|r_clk_i2c_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~17_sumout ),
	.cout(\i2c|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~17 .extended_lut = "off";
defparam \i2c|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \i2c|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N6
cyclonev_lcell_comb \i2c|Add0~29 (
// Equation(s):
// \i2c|Add0~29_sumout  = SUM(( \i2c|r_clk_i2c_counter [2] ) + ( GND ) + ( \i2c|Add0~2  ))
// \i2c|Add0~30  = CARRY(( \i2c|r_clk_i2c_counter [2] ) + ( GND ) + ( \i2c|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~29_sumout ),
	.cout(\i2c|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~29 .extended_lut = "off";
defparam \i2c|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N9
cyclonev_lcell_comb \i2c|Add0~25 (
// Equation(s):
// \i2c|Add0~25_sumout  = SUM(( \i2c|r_clk_i2c_counter [3] ) + ( GND ) + ( \i2c|Add0~30  ))
// \i2c|Add0~26  = CARRY(( \i2c|r_clk_i2c_counter [3] ) + ( GND ) + ( \i2c|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~25_sumout ),
	.cout(\i2c|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~25 .extended_lut = "off";
defparam \i2c|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N10
dffeas \i2c|r_clk_i2c_counter[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[3] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N12
cyclonev_lcell_comb \i2c|Add0~21 (
// Equation(s):
// \i2c|Add0~21_sumout  = SUM(( \i2c|r_clk_i2c_counter [4] ) + ( GND ) + ( \i2c|Add0~26  ))
// \i2c|Add0~22  = CARRY(( \i2c|r_clk_i2c_counter [4] ) + ( GND ) + ( \i2c|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~21_sumout ),
	.cout(\i2c|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~21 .extended_lut = "off";
defparam \i2c|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N14
dffeas \i2c|r_clk_i2c_counter[4] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[4] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N15
cyclonev_lcell_comb \i2c|Add0~13 (
// Equation(s):
// \i2c|Add0~13_sumout  = SUM(( \i2c|r_clk_i2c_counter [5] ) + ( GND ) + ( \i2c|Add0~22  ))
// \i2c|Add0~14  = CARRY(( \i2c|r_clk_i2c_counter [5] ) + ( GND ) + ( \i2c|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~13_sumout ),
	.cout(\i2c|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~13 .extended_lut = "off";
defparam \i2c|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N16
dffeas \i2c|r_clk_i2c_counter[5] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[5] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N18
cyclonev_lcell_comb \i2c|Add0~9 (
// Equation(s):
// \i2c|Add0~9_sumout  = SUM(( \i2c|r_clk_i2c_counter [6] ) + ( GND ) + ( \i2c|Add0~14  ))
// \i2c|Add0~10  = CARRY(( \i2c|r_clk_i2c_counter [6] ) + ( GND ) + ( \i2c|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~9_sumout ),
	.cout(\i2c|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~9 .extended_lut = "off";
defparam \i2c|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N20
dffeas \i2c|r_clk_i2c_counter[6] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[6] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N21
cyclonev_lcell_comb \i2c|Add0~5 (
// Equation(s):
// \i2c|Add0~5_sumout  = SUM(( \i2c|r_clk_i2c_counter [7] ) + ( GND ) + ( \i2c|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~5 .extended_lut = "off";
defparam \i2c|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N23
dffeas \i2c|r_clk_i2c_counter[7] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[7] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N36
cyclonev_lcell_comb \i2c|Equal4~1 (
// Equation(s):
// \i2c|Equal4~1_combout  = ( !\i2c|r_clk_i2c_counter [1] & ( !\i2c|r_clk_i2c_counter [6] & ( (!\i2c|r_clk_i2c_counter [7] & (!\i2c|r_clk_i2c_counter [5] & (!\i2c|r_clk_i2c_counter [0] & !\i2c|r_clk_i2c_counter [4]))) ) ) )

	.dataa(!\i2c|r_clk_i2c_counter [7]),
	.datab(!\i2c|r_clk_i2c_counter [5]),
	.datac(!\i2c|r_clk_i2c_counter [0]),
	.datad(!\i2c|r_clk_i2c_counter [4]),
	.datae(!\i2c|r_clk_i2c_counter [1]),
	.dataf(!\i2c|r_clk_i2c_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal4~1 .extended_lut = "off";
defparam \i2c|Equal4~1 .lut_mask = 64'h8000000000000000;
defparam \i2c|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N30
cyclonev_lcell_comb \i2c|Equal4~0 (
// Equation(s):
// \i2c|Equal4~0_combout  = ( !\i2c|r_clk_i2c_counter [6] & ( (!\i2c|r_clk_i2c_counter [5] & (!\i2c|r_clk_i2c_counter [7] & !\i2c|r_clk_i2c_counter [1])) ) )

	.dataa(gnd),
	.datab(!\i2c|r_clk_i2c_counter [5]),
	.datac(!\i2c|r_clk_i2c_counter [7]),
	.datad(!\i2c|r_clk_i2c_counter [1]),
	.datae(gnd),
	.dataf(!\i2c|r_clk_i2c_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal4~0 .extended_lut = "off";
defparam \i2c|Equal4~0 .lut_mask = 64'hC000C00000000000;
defparam \i2c|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N57
cyclonev_lcell_comb \i2c|o_clk_i2c~0 (
// Equation(s):
// \i2c|o_clk_i2c~0_combout  = ( \i2c|Equal6~0_combout  & ( (!\i2c|o_i2c_next~0_combout  & (!\i2c|o_clk_i2c~q  $ (((!\i2c|r_enb_flag~q ) # (!\i2c|Equal4~0_combout ))))) ) ) # ( !\i2c|Equal6~0_combout  & ( (!\i2c|o_i2c_next~0_combout  & \i2c|o_clk_i2c~q ) ) )

	.dataa(!\i2c|r_enb_flag~q ),
	.datab(!\i2c|Equal4~0_combout ),
	.datac(!\i2c|o_i2c_next~0_combout ),
	.datad(!\i2c|o_clk_i2c~q ),
	.datae(gnd),
	.dataf(!\i2c|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|o_clk_i2c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|o_clk_i2c~0 .extended_lut = "off";
defparam \i2c|o_clk_i2c~0 .lut_mask = 64'h00F000F010E010E0;
defparam \i2c|o_clk_i2c~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N58
dffeas \i2c|o_clk_i2c (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|o_clk_i2c~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|o_clk_i2c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|o_clk_i2c .is_wysiwyg = "true";
defparam \i2c|o_clk_i2c .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N39
cyclonev_lcell_comb \i2c|always5~0 (
// Equation(s):
// \i2c|always5~0_combout  = ( !\i2c|state[1]~DUPLICATE_q  & ( (!\i2c|state [3] & (\i2c|state [0] & (!\i2c|state [2] & \i2c|o_clk_i2c~q ))) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state [2]),
	.datad(!\i2c|o_clk_i2c~q ),
	.datae(gnd),
	.dataf(!\i2c|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|always5~0 .extended_lut = "off";
defparam \i2c|always5~0 .lut_mask = 64'h0020002000000000;
defparam \i2c|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N54
cyclonev_lcell_comb \i2c|Equal5~1 (
// Equation(s):
// \i2c|Equal5~1_combout  = ( \i2c|state [3] & ( (!\i2c|state[1]~DUPLICATE_q  & (!\i2c|state [2] & \i2c|state [0])) ) )

	.dataa(gnd),
	.datab(!\i2c|state[1]~DUPLICATE_q ),
	.datac(!\i2c|state [2]),
	.datad(!\i2c|state [0]),
	.datae(gnd),
	.dataf(!\i2c|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal5~1 .extended_lut = "off";
defparam \i2c|Equal5~1 .lut_mask = 64'h0000000000C000C0;
defparam \i2c|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N4
dffeas \i2c|r_clk_i2c_del (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\i2c|o_clk_i2c~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_del~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_del .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_del .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N3
cyclonev_lcell_comb \i2c|w_detect_negedge~0 (
// Equation(s):
// \i2c|w_detect_negedge~0_combout  = (!\i2c|r_clk_i2c_del~q  & \i2c|o_clk_i2c~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|r_clk_i2c_del~q ),
	.datad(!\i2c|o_clk_i2c~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|w_detect_negedge~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|w_detect_negedge~0 .extended_lut = "off";
defparam \i2c|w_detect_negedge~0 .lut_mask = 64'h00F000F000F000F0;
defparam \i2c|w_detect_negedge~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N30
cyclonev_lcell_comb \i2c|always5~2 (
// Equation(s):
// \i2c|always5~2_combout  = ( \i2c|r_clk_i2c_counter [2] & ( \i2c|r_clk_i2c_counter [3] & ( (!\i2c|Equal5~1_combout  & (!\i2c|w_detect_negedge~0_combout  & ((!\i2c|Equal4~1_combout ) # (!\i2c|always5~0_combout )))) ) ) ) # ( !\i2c|r_clk_i2c_counter [2] & ( 
// \i2c|r_clk_i2c_counter [3] & ( (!\i2c|Equal5~1_combout  & !\i2c|w_detect_negedge~0_combout ) ) ) ) # ( \i2c|r_clk_i2c_counter [2] & ( !\i2c|r_clk_i2c_counter [3] & ( (!\i2c|Equal5~1_combout  & !\i2c|w_detect_negedge~0_combout ) ) ) ) # ( 
// !\i2c|r_clk_i2c_counter [2] & ( !\i2c|r_clk_i2c_counter [3] & ( (!\i2c|Equal5~1_combout  & !\i2c|w_detect_negedge~0_combout ) ) ) )

	.dataa(!\i2c|Equal4~1_combout ),
	.datab(!\i2c|always5~0_combout ),
	.datac(!\i2c|Equal5~1_combout ),
	.datad(!\i2c|w_detect_negedge~0_combout ),
	.datae(!\i2c|r_clk_i2c_counter [2]),
	.dataf(!\i2c|r_clk_i2c_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|always5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|always5~2 .extended_lut = "off";
defparam \i2c|always5~2 .lut_mask = 64'hF000F000F000E000;
defparam \i2c|always5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N2
dffeas \i2c|state[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|state[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|state[1] .is_wysiwyg = "true";
defparam \i2c|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N0
cyclonev_lcell_comb \i2c|state[1]~2 (
// Equation(s):
// \i2c|state[1]~2_combout  = (!\i2c|always5~2_combout  & (!\i2c|state [3] & (!\i2c|state [0] $ (!\i2c|state [1])))) # (\i2c|always5~2_combout  & (((\i2c|state [1]))))

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|always5~2_combout ),
	.datad(!\i2c|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|state[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|state[1]~2 .extended_lut = "off";
defparam \i2c|state[1]~2 .lut_mask = 64'h208F208F208F208F;
defparam \i2c|state[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N1
dffeas \i2c|state[1]~DUPLICATE (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|state[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N21
cyclonev_lcell_comb \i2c|WideOr0~0 (
// Equation(s):
// \i2c|WideOr0~0_combout  = (!\i2c|state [3] & (!\i2c|state [2] $ (((!\i2c|state [0]) # (!\i2c|state[1]~DUPLICATE_q )))))

	.dataa(!\i2c|state [0]),
	.datab(!\i2c|state[1]~DUPLICATE_q ),
	.datac(!\i2c|state [3]),
	.datad(!\i2c|state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|WideOr0~0 .extended_lut = "off";
defparam \i2c|WideOr0~0 .lut_mask = 64'h10E010E010E010E0;
defparam \i2c|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N24
cyclonev_lcell_comb \i2c|Equal13~0 (
// Equation(s):
// \i2c|Equal13~0_combout  = ( \i2c|Equal4~1_combout  & ( \i2c|r_clk_i2c_counter [3] & ( \i2c|r_clk_i2c_counter [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|r_clk_i2c_counter [2]),
	.datad(gnd),
	.datae(!\i2c|Equal4~1_combout ),
	.dataf(!\i2c|r_clk_i2c_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal13~0 .extended_lut = "off";
defparam \i2c|Equal13~0 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N24
cyclonev_lcell_comb \i2c|always5~1 (
// Equation(s):
// \i2c|always5~1_combout  = ( \i2c|w_detect_negedge~0_combout  & ( \i2c|Equal6~1_combout  ) ) # ( !\i2c|w_detect_negedge~0_combout  & ( \i2c|Equal6~1_combout  & ( (((\i2c|always5~0_combout  & \i2c|Equal13~0_combout )) # (\i2c|Equal5~1_combout )) # 
// (\i2c|o_i2c_next~0_combout ) ) ) ) # ( \i2c|w_detect_negedge~0_combout  & ( !\i2c|Equal6~1_combout  ) ) # ( !\i2c|w_detect_negedge~0_combout  & ( !\i2c|Equal6~1_combout  & ( ((\i2c|always5~0_combout  & \i2c|Equal13~0_combout )) # (\i2c|Equal5~1_combout ) 
// ) ) )

	.dataa(!\i2c|o_i2c_next~0_combout ),
	.datab(!\i2c|always5~0_combout ),
	.datac(!\i2c|Equal5~1_combout ),
	.datad(!\i2c|Equal13~0_combout ),
	.datae(!\i2c|w_detect_negedge~0_combout ),
	.dataf(!\i2c|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|always5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|always5~1 .extended_lut = "off";
defparam \i2c|always5~1 .lut_mask = 64'h0F3FFFFF5F7FFFFF;
defparam \i2c|always5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N23
dffeas \i2c|state[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|state[2] .is_wysiwyg = "true";
defparam \i2c|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N48
cyclonev_lcell_comb \i2c|Equal4~2 (
// Equation(s):
// \i2c|Equal4~2_combout  = ( !\i2c|r_clk_i2c_counter [2] & ( !\i2c|r_clk_i2c_counter [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i2c|r_clk_i2c_counter [2]),
	.dataf(!\i2c|r_clk_i2c_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal4~2 .extended_lut = "off";
defparam \i2c|Equal4~2 .lut_mask = 64'hFFFF000000000000;
defparam \i2c|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \i_KEY~input (
	.i(i_KEY),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_KEY~input_o ));
// synopsys translate_off
defparam \i_KEY~input .bus_hold = "false";
defparam \i_KEY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N33
cyclonev_lcell_comb \fsm|Equal5~5 (
// Equation(s):
// \fsm|Equal5~5_combout  = (!\fsm|state [3] & (\fsm|state [0] & (!\fsm|state [2] & \fsm|state [1])))

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [0]),
	.datac(!\fsm|state [2]),
	.datad(!\fsm|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Equal5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Equal5~5 .extended_lut = "off";
defparam \fsm|Equal5~5 .lut_mask = 64'h0020002000200020;
defparam \fsm|Equal5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N54
cyclonev_lcell_comb \fsm|Selector1~0 (
// Equation(s):
// \fsm|Selector1~0_combout  = ( \fsm|state [0] & ( (!\fsm|state [3] & (\fsm|state [2] & !\fsm|state [1])) ) ) # ( !\fsm|state [0] & ( (!\fsm|state [3] & \fsm|state [2]) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector1~0 .extended_lut = "off";
defparam \fsm|Selector1~0 .lut_mask = 64'h2222222220202020;
defparam \fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N45
cyclonev_lcell_comb \fsm|Equal5~4 (
// Equation(s):
// \fsm|Equal5~4_combout  = ( \fsm|state [2] & ( \fsm|state [0] & ( (\fsm|state [1] & !\fsm|state [3]) ) ) )

	.dataa(!\fsm|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fsm|state [3]),
	.datae(!\fsm|state [2]),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Equal5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Equal5~4 .extended_lut = "off";
defparam \fsm|Equal5~4 .lut_mask = 64'h0000000000005500;
defparam \fsm|Equal5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N6
cyclonev_lcell_comb \fsm|Selector1~1 (
// Equation(s):
// \fsm|Selector1~1_combout  = ( \i2c|Equal4~1_combout  & ( \fsm|Equal5~4_combout  & ( (!\i2c|Equal4~2_combout ) # ((!\i2c|o_i2c_next~0_combout ) # ((\fsm|Selector1~0_combout ) # (\fsm|Equal5~5_combout ))) ) ) ) # ( !\i2c|Equal4~1_combout  & ( 
// \fsm|Equal5~4_combout  ) ) # ( \i2c|Equal4~1_combout  & ( !\fsm|Equal5~4_combout  & ( ((\i2c|Equal4~2_combout  & (\i2c|o_i2c_next~0_combout  & \fsm|Equal5~5_combout ))) # (\fsm|Selector1~0_combout ) ) ) ) # ( !\i2c|Equal4~1_combout  & ( 
// !\fsm|Equal5~4_combout  & ( \fsm|Selector1~0_combout  ) ) )

	.dataa(!\i2c|Equal4~2_combout ),
	.datab(!\i2c|o_i2c_next~0_combout ),
	.datac(!\fsm|Equal5~5_combout ),
	.datad(!\fsm|Selector1~0_combout ),
	.datae(!\i2c|Equal4~1_combout ),
	.dataf(!\fsm|Equal5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector1~1 .extended_lut = "off";
defparam \fsm|Selector1~1 .lut_mask = 64'h00FF01FFFFFFEFFF;
defparam \fsm|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N8
dffeas \fsm|state[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state[2] .is_wysiwyg = "true";
defparam \fsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N12
cyclonev_lcell_comb \fsm|Selector3~1 (
// Equation(s):
// \fsm|Selector3~1_combout  = ( \fsm|state [1] & ( !\fsm|state [0] & ( !\fsm|state [3] ) ) ) # ( !\fsm|state [1] & ( !\fsm|state [0] & ( (\fsm|state [2] & !\fsm|state [3]) ) ) )

	.dataa(gnd),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [3]),
	.datad(gnd),
	.datae(!\fsm|state [1]),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector3~1 .extended_lut = "off";
defparam \fsm|Selector3~1 .lut_mask = 64'h3030F0F000000000;
defparam \fsm|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N18
cyclonev_lcell_comb \fsm|Selector3~2 (
// Equation(s):
// \fsm|Selector3~2_combout  = ( \i2c|Equal4~1_combout  & ( \fsm|Selector3~1_combout  & ( (!\fsm|Equal5~3_combout  & ((!\i2c|Equal4~2_combout ) # (!\i2c|o_i2c_next~0_combout ))) ) ) ) # ( !\i2c|Equal4~1_combout  & ( \fsm|Selector3~1_combout  & ( 
// !\fsm|Equal5~3_combout  ) ) ) # ( \i2c|Equal4~1_combout  & ( !\fsm|Selector3~1_combout  & ( (!\i2c|Equal4~2_combout  & (((!\fsm|Equal5~3_combout )))) # (\i2c|Equal4~2_combout  & ((!\i2c|o_i2c_next~0_combout  & ((!\fsm|Equal5~3_combout ))) # 
// (\i2c|o_i2c_next~0_combout  & (!\fsm|always2~0_combout )))) ) ) ) # ( !\i2c|Equal4~1_combout  & ( !\fsm|Selector3~1_combout  & ( !\fsm|Equal5~3_combout  ) ) )

	.dataa(!\i2c|Equal4~2_combout ),
	.datab(!\i2c|o_i2c_next~0_combout ),
	.datac(!\fsm|always2~0_combout ),
	.datad(!\fsm|Equal5~3_combout ),
	.datae(!\i2c|Equal4~1_combout ),
	.dataf(!\fsm|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector3~2 .extended_lut = "off";
defparam \fsm|Selector3~2 .lut_mask = 64'hFF00FE10FF00EE00;
defparam \fsm|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N9
cyclonev_lcell_comb \fsm|Equal5~2 (
// Equation(s):
// \fsm|Equal5~2_combout  = ( !\fsm|state [0] & ( !\fsm|state [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fsm|state [3]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Equal5~2 .extended_lut = "off";
defparam \fsm|Equal5~2 .lut_mask = 64'hFF00FF0000000000;
defparam \fsm|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N12
cyclonev_lcell_comb \fsm|Selector3~0 (
// Equation(s):
// \fsm|Selector3~0_combout  = ( \fsm|state [3] & ( \i2c|state [3] & ( (\fsm|state [0] & (((!\i2c|state [0]) # (\i2c|state[1]~DUPLICATE_q )) # (\i2c|state [2]))) ) ) ) # ( \fsm|state [3] & ( !\i2c|state [3] & ( \fsm|state [0] ) ) )

	.dataa(!\i2c|state [2]),
	.datab(!\i2c|state[1]~DUPLICATE_q ),
	.datac(!\fsm|state [0]),
	.datad(!\i2c|state [0]),
	.datae(!\fsm|state [3]),
	.dataf(!\i2c|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector3~0 .extended_lut = "off";
defparam \fsm|Selector3~0 .lut_mask = 64'h00000F0F00000F07;
defparam \fsm|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N30
cyclonev_lcell_comb \fsm|Equal5~6 (
// Equation(s):
// \fsm|Equal5~6_combout  = (!\fsm|state [2] & !\fsm|state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|state [2]),
	.datad(!\fsm|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Equal5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Equal5~6 .extended_lut = "off";
defparam \fsm|Equal5~6 .lut_mask = 64'hF000F000F000F000;
defparam \fsm|Equal5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N42
cyclonev_lcell_comb \fsm|Selector3~3 (
// Equation(s):
// \fsm|Selector3~3_combout  = ( \fsm|Selector3~0_combout  & ( \fsm|Equal5~6_combout  ) ) # ( !\fsm|Selector3~0_combout  & ( \fsm|Equal5~6_combout  & ( (!\fsm|Selector3~2_combout ) # ((!\fsm|r_i2c_flag~q  & (!\i_KEY~input_o  & \fsm|Equal5~2_combout ))) ) ) ) 
// # ( \fsm|Selector3~0_combout  & ( !\fsm|Equal5~6_combout  & ( !\fsm|Selector3~2_combout  ) ) ) # ( !\fsm|Selector3~0_combout  & ( !\fsm|Equal5~6_combout  & ( !\fsm|Selector3~2_combout  ) ) )

	.dataa(!\fsm|r_i2c_flag~q ),
	.datab(!\i_KEY~input_o ),
	.datac(!\fsm|Selector3~2_combout ),
	.datad(!\fsm|Equal5~2_combout ),
	.datae(!\fsm|Selector3~0_combout ),
	.dataf(!\fsm|Equal5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector3~3 .extended_lut = "off";
defparam \fsm|Selector3~3 .lut_mask = 64'hF0F0F0F0F0F8FFFF;
defparam \fsm|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N44
dffeas \fsm|state[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state[0] .is_wysiwyg = "true";
defparam \fsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N39
cyclonev_lcell_comb \fsm|Equal5~3 (
// Equation(s):
// \fsm|Equal5~3_combout  = ( !\fsm|state [3] & ( \fsm|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Equal5~3 .extended_lut = "off";
defparam \fsm|Equal5~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \fsm|Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N36
cyclonev_lcell_comb \fsm|Selector2~2 (
// Equation(s):
// \fsm|Selector2~2_combout  = ( \fsm|Equal5~3_combout  & ( !\fsm|state [1] $ (((!\i2c|o_i2c_next~0_combout ) # ((!\i2c|Equal4~2_combout ) # (!\i2c|Equal4~1_combout )))) ) )

	.dataa(!\fsm|state [1]),
	.datab(!\i2c|o_i2c_next~0_combout ),
	.datac(!\i2c|Equal4~2_combout ),
	.datad(!\i2c|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\fsm|Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector2~2 .extended_lut = "off";
defparam \fsm|Selector2~2 .lut_mask = 64'h0000000055565556;
defparam \fsm|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N48
cyclonev_lcell_comb \fsm|Equal5~1 (
// Equation(s):
// \fsm|Equal5~1_combout  = ( !\fsm|state [0] & ( (\fsm|state [1] & (!\fsm|state [2] & \fsm|state [3])) ) )

	.dataa(!\fsm|state [1]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Equal5~1 .extended_lut = "off";
defparam \fsm|Equal5~1 .lut_mask = 64'h0404040400000000;
defparam \fsm|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y14_N33
cyclonev_lcell_comb \fsm|Selector4~0 (
// Equation(s):
// \fsm|Selector4~0_combout  = ( \fsm|Equal5~6_combout  & ( ((!\fsm|Equal5~2_combout  & \fsm|o_lcr_enb~q )) # (\fsm|Equal5~1_combout ) ) ) # ( !\fsm|Equal5~6_combout  & ( (\fsm|o_lcr_enb~q ) # (\fsm|Equal5~1_combout ) ) )

	.dataa(!\fsm|Equal5~1_combout ),
	.datab(gnd),
	.datac(!\fsm|Equal5~2_combout ),
	.datad(!\fsm|o_lcr_enb~q ),
	.datae(gnd),
	.dataf(!\fsm|Equal5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector4~0 .extended_lut = "off";
defparam \fsm|Selector4~0 .lut_mask = 64'h55FF55FF55F555F5;
defparam \fsm|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y14_N35
dffeas \fsm|o_lcr_enb (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_lcr_enb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_lcr_enb .is_wysiwyg = "true";
defparam \fsm|o_lcr_enb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~21 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~21_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [0] ) + ( VCC ) + ( !VCC ))
// \audio_intf|lcr_gen|Add0~22  = CARRY(( \audio_intf|lcr_gen|r_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\audio_intf|lcr_gen|r_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~21_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~21 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \audio_intf|lcr_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N54
cyclonev_lcell_comb \audio_intf|lcr_gen|always0~0 (
// Equation(s):
// \audio_intf|lcr_gen|always0~0_combout  = ( !\audio_intf|lcr_gen|r_counter [2] & ( (!\audio_intf|lcr_gen|r_counter [3] & (!\audio_intf|lcr_gen|r_counter [1] & !\audio_intf|lcr_gen|r_counter [0])) ) )

	.dataa(gnd),
	.datab(!\audio_intf|lcr_gen|r_counter [3]),
	.datac(!\audio_intf|lcr_gen|r_counter [1]),
	.datad(!\audio_intf|lcr_gen|r_counter [0]),
	.datae(gnd),
	.dataf(!\audio_intf|lcr_gen|r_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|lcr_gen|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|always0~0 .extended_lut = "off";
defparam \audio_intf|lcr_gen|always0~0 .lut_mask = 64'hC000C00000000000;
defparam \audio_intf|lcr_gen|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~33 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~33_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [5] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~30  ))
// \audio_intf|lcr_gen|Add0~34  = CARRY(( \audio_intf|lcr_gen|r_counter [5] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\audio_intf|lcr_gen|r_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~33_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~33 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \audio_intf|lcr_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~37 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~37_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [6] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~34  ))
// \audio_intf|lcr_gen|Add0~38  = CARRY(( \audio_intf|lcr_gen|r_counter [6] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\audio_intf|lcr_gen|r_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~37_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~37 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \audio_intf|lcr_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N20
dffeas \audio_intf|lcr_gen|r_counter[6] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[6] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N21
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~9 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~9_sumout  = SUM(( \audio_intf|lcr_gen|r_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~38  ))
// \audio_intf|lcr_gen|Add0~10  = CARRY(( \audio_intf|lcr_gen|r_counter[7]~DUPLICATE_q  ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~38  ))

	.dataa(!\audio_intf|lcr_gen|r_counter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~9_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~9 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \audio_intf|lcr_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N23
dffeas \audio_intf|lcr_gen|r_counter[7]~DUPLICATE (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~41 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~41_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [8] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~10  ))
// \audio_intf|lcr_gen|Add0~42  = CARRY(( \audio_intf|lcr_gen|r_counter [8] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\audio_intf|lcr_gen|r_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~41_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~41 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \audio_intf|lcr_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \audio_intf|lcr_gen|r_counter[8] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[8] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N27
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~5 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~5_sumout  = SUM(( \audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q  ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~42  ))
// \audio_intf|lcr_gen|Add0~6  = CARRY(( \audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q  ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~42  ))

	.dataa(!\audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~5_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~5 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \audio_intf|lcr_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N28
dffeas \audio_intf|lcr_gen|r_counter[9]~DUPLICATE (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \audio_intf|lcr_gen|LessThan0~0 (
// Equation(s):
// \audio_intf|lcr_gen|LessThan0~0_combout  = ( \audio_intf|lcr_gen|r_counter [6] & ( (\audio_intf|lcr_gen|r_counter [8] & \audio_intf|lcr_gen|r_counter[7]~DUPLICATE_q ) ) )

	.dataa(!\audio_intf|lcr_gen|r_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\audio_intf|lcr_gen|r_counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\audio_intf|lcr_gen|r_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|lcr_gen|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|LessThan0~0 .extended_lut = "off";
defparam \audio_intf|lcr_gen|LessThan0~0 .lut_mask = 64'h0000000000550055;
defparam \audio_intf|lcr_gen|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N30
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~1 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~1_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [10] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\audio_intf|lcr_gen|r_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~1 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \audio_intf|lcr_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N31
dffeas \audio_intf|lcr_gen|r_counter[10] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[10] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N42
cyclonev_lcell_comb \audio_intf|lcr_gen|LessThan0~1 (
// Equation(s):
// \audio_intf|lcr_gen|LessThan0~1_combout  = ( \audio_intf|lcr_gen|LessThan0~0_combout  & ( \audio_intf|lcr_gen|r_counter [10] & ( (((!\audio_intf|lcr_gen|always0~0_combout  & \audio_intf|lcr_gen|r_counter[4]~DUPLICATE_q )) # 
// (\audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q )) # (\audio_intf|lcr_gen|r_counter [5]) ) ) ) # ( !\audio_intf|lcr_gen|LessThan0~0_combout  & ( \audio_intf|lcr_gen|r_counter [10] & ( \audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q  ) ) )

	.dataa(!\audio_intf|lcr_gen|always0~0_combout ),
	.datab(!\audio_intf|lcr_gen|r_counter [5]),
	.datac(!\audio_intf|lcr_gen|r_counter[9]~DUPLICATE_q ),
	.datad(!\audio_intf|lcr_gen|r_counter[4]~DUPLICATE_q ),
	.datae(!\audio_intf|lcr_gen|LessThan0~0_combout ),
	.dataf(!\audio_intf|lcr_gen|r_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|LessThan0~1 .extended_lut = "off";
defparam \audio_intf|lcr_gen|LessThan0~1 .lut_mask = 64'h000000000F0F3FBF;
defparam \audio_intf|lcr_gen|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N2
dffeas \audio_intf|lcr_gen|r_counter[0] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[0] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N3
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~25 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~25_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [1] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~22  ))
// \audio_intf|lcr_gen|Add0~26  = CARRY(( \audio_intf|lcr_gen|r_counter [1] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~22  ))

	.dataa(!\audio_intf|lcr_gen|r_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~25_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~25 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \audio_intf|lcr_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N5
dffeas \audio_intf|lcr_gen|r_counter[1] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[1] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N6
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~13 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~13_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [2] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~26  ))
// \audio_intf|lcr_gen|Add0~14  = CARRY(( \audio_intf|lcr_gen|r_counter [2] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~26  ))

	.dataa(gnd),
	.datab(!\audio_intf|lcr_gen|r_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~13_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~13 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \audio_intf|lcr_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N8
dffeas \audio_intf|lcr_gen|r_counter[2] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[2] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N9
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~17 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~17_sumout  = SUM(( \audio_intf|lcr_gen|r_counter [3] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~14  ))
// \audio_intf|lcr_gen|Add0~18  = CARRY(( \audio_intf|lcr_gen|r_counter [3] ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\audio_intf|lcr_gen|r_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~17_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~17 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \audio_intf|lcr_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N11
dffeas \audio_intf|lcr_gen|r_counter[3] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[3] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N12
cyclonev_lcell_comb \audio_intf|lcr_gen|Add0~29 (
// Equation(s):
// \audio_intf|lcr_gen|Add0~29_sumout  = SUM(( \audio_intf|lcr_gen|r_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~18  ))
// \audio_intf|lcr_gen|Add0~30  = CARRY(( \audio_intf|lcr_gen|r_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \audio_intf|lcr_gen|Add0~18  ))

	.dataa(gnd),
	.datab(!\audio_intf|lcr_gen|r_counter[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\audio_intf|lcr_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\audio_intf|lcr_gen|Add0~29_sumout ),
	.cout(\audio_intf|lcr_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|Add0~29 .extended_lut = "off";
defparam \audio_intf|lcr_gen|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \audio_intf|lcr_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N13
dffeas \audio_intf|lcr_gen|r_counter[4]~DUPLICATE (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N17
dffeas \audio_intf|lcr_gen|r_counter[5] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[5] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N14
dffeas \audio_intf|lcr_gen|r_counter[4] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[4] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \audio_intf|lcr_gen|always0~1 (
// Equation(s):
// \audio_intf|lcr_gen|always0~1_combout  = ( !\audio_intf|lcr_gen|r_counter [6] & ( (\fsm|o_lcr_enb~q  & (!\audio_intf|lcr_gen|r_counter [5] & (!\audio_intf|lcr_gen|r_counter [8] & !\audio_intf|lcr_gen|r_counter [4]))) ) )

	.dataa(!\fsm|o_lcr_enb~q ),
	.datab(!\audio_intf|lcr_gen|r_counter [5]),
	.datac(!\audio_intf|lcr_gen|r_counter [8]),
	.datad(!\audio_intf|lcr_gen|r_counter [4]),
	.datae(gnd),
	.dataf(!\audio_intf|lcr_gen|r_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|lcr_gen|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|always0~1 .extended_lut = "off";
defparam \audio_intf|lcr_gen|always0~1 .lut_mask = 64'h4000400000000000;
defparam \audio_intf|lcr_gen|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N22
dffeas \audio_intf|lcr_gen|r_counter[7] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[7] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N29
dffeas \audio_intf|lcr_gen|r_counter[9] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\audio_intf|lcr_gen|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\fsm|o_lcr_enb~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|r_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|r_counter[9] .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|r_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \audio_intf|lcr_gen|always0~2 (
// Equation(s):
// \audio_intf|lcr_gen|always0~2_combout  = ( !\audio_intf|lcr_gen|r_counter [10] & ( (\audio_intf|lcr_gen|always0~1_combout  & (!\audio_intf|lcr_gen|r_counter [7] & (!\audio_intf|lcr_gen|r_counter [9] & \audio_intf|lcr_gen|always0~0_combout ))) ) )

	.dataa(!\audio_intf|lcr_gen|always0~1_combout ),
	.datab(!\audio_intf|lcr_gen|r_counter [7]),
	.datac(!\audio_intf|lcr_gen|r_counter [9]),
	.datad(!\audio_intf|lcr_gen|always0~0_combout ),
	.datae(gnd),
	.dataf(!\audio_intf|lcr_gen|r_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|lcr_gen|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|lcr_gen|always0~2 .extended_lut = "off";
defparam \audio_intf|lcr_gen|always0~2 .lut_mask = 64'h0040004000000000;
defparam \audio_intf|lcr_gen|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N49
dffeas \audio_intf|lcr_gen|o_lcr (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|lcr_gen|always0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|lcr_gen|o_lcr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|lcr_gen|o_lcr .is_wysiwyg = "true";
defparam \audio_intf|lcr_gen|o_lcr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \memory|addr_counter|Add0~13 (
// Equation(s):
// \memory|addr_counter|Add0~13_sumout  = SUM(( \audio_intf|lcr_gen|o_lcr~q  ) + ( !\memory|addr_counter|o_cnt [0] ) + ( !VCC ))
// \memory|addr_counter|Add0~14  = CARRY(( \audio_intf|lcr_gen|o_lcr~q  ) + ( !\memory|addr_counter|o_cnt [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\memory|addr_counter|o_cnt [0]),
	.datac(!\audio_intf|lcr_gen|o_lcr~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~13_sumout ),
	.cout(\memory|addr_counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~13 .extended_lut = "off";
defparam \memory|addr_counter|Add0~13 .lut_mask = 64'h0000333300000F0F;
defparam \memory|addr_counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \memory|addr_counter|o_cnt~3 (
// Equation(s):
// \memory|addr_counter|o_cnt~3_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~13_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~13_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|o_cnt [11]),
	.datad(!\memory|addr_counter|Equal0~1_combout ),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~3 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~3 .lut_mask = 64'hFFFFFFDF00000000;
defparam \memory|addr_counter|o_cnt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N1
dffeas \memory|addr_counter|o_cnt[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[0] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N3
cyclonev_lcell_comb \memory|addr_counter|Add0~17 (
// Equation(s):
// \memory|addr_counter|Add0~17_sumout  = SUM(( !\memory|addr_counter|o_cnt [1] ) + ( GND ) + ( \memory|addr_counter|Add0~14  ))
// \memory|addr_counter|Add0~18  = CARRY(( !\memory|addr_counter|o_cnt [1] ) + ( GND ) + ( \memory|addr_counter|Add0~14  ))

	.dataa(!\memory|addr_counter|o_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~17_sumout ),
	.cout(\memory|addr_counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~17 .extended_lut = "off";
defparam \memory|addr_counter|Add0~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \memory|addr_counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N6
cyclonev_lcell_comb \memory|addr_counter|Add0~21 (
// Equation(s):
// \memory|addr_counter|Add0~21_sumout  = SUM(( !\memory|addr_counter|o_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \memory|addr_counter|Add0~18  ))
// \memory|addr_counter|Add0~22  = CARRY(( !\memory|addr_counter|o_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \memory|addr_counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~21_sumout ),
	.cout(\memory|addr_counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~21 .extended_lut = "off";
defparam \memory|addr_counter|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \memory|addr_counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N6
cyclonev_lcell_comb \memory|addr_counter|o_cnt~5 (
// Equation(s):
// \memory|addr_counter|o_cnt~5_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~21_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~21_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|o_cnt [11]),
	.datad(!\memory|addr_counter|Equal0~1_combout ),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~5 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~5 .lut_mask = 64'hFFFFFFDF00000000;
defparam \memory|addr_counter|o_cnt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N8
dffeas \memory|addr_counter|o_cnt[2]~DUPLICATE (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \memory|addr_counter|Add0~25 (
// Equation(s):
// \memory|addr_counter|Add0~25_sumout  = SUM(( !\memory|addr_counter|o_cnt [3] ) + ( GND ) + ( \memory|addr_counter|Add0~22  ))
// \memory|addr_counter|Add0~26  = CARRY(( !\memory|addr_counter|o_cnt [3] ) + ( GND ) + ( \memory|addr_counter|Add0~22  ))

	.dataa(!\memory|addr_counter|o_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~25_sumout ),
	.cout(\memory|addr_counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~25 .extended_lut = "off";
defparam \memory|addr_counter|Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \memory|addr_counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N9
cyclonev_lcell_comb \memory|addr_counter|o_cnt~6 (
// Equation(s):
// \memory|addr_counter|o_cnt~6_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~25_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~25_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|Equal0~1_combout ),
	.datad(!\memory|addr_counter|o_cnt [11]),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~6 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~6 .lut_mask = 64'hFFFFFDFF00000000;
defparam \memory|addr_counter|o_cnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N11
dffeas \memory|addr_counter|o_cnt[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[3] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N12
cyclonev_lcell_comb \memory|addr_counter|Add0~29 (
// Equation(s):
// \memory|addr_counter|Add0~29_sumout  = SUM(( !\memory|addr_counter|o_cnt [4] ) + ( GND ) + ( \memory|addr_counter|Add0~26  ))
// \memory|addr_counter|Add0~30  = CARRY(( !\memory|addr_counter|o_cnt [4] ) + ( GND ) + ( \memory|addr_counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~29_sumout ),
	.cout(\memory|addr_counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~29 .extended_lut = "off";
defparam \memory|addr_counter|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \memory|addr_counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N45
cyclonev_lcell_comb \memory|addr_counter|o_cnt~7 (
// Equation(s):
// \memory|addr_counter|o_cnt~7_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~29_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~29_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|Equal0~1_combout ),
	.datad(!\memory|addr_counter|o_cnt [11]),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~7 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~7 .lut_mask = 64'hFFFFFDFF00000000;
defparam \memory|addr_counter|o_cnt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N47
dffeas \memory|addr_counter|o_cnt[4] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[4] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \memory|addr_counter|Add0~33 (
// Equation(s):
// \memory|addr_counter|Add0~33_sumout  = SUM(( !\memory|addr_counter|o_cnt [5] ) + ( GND ) + ( \memory|addr_counter|Add0~30  ))
// \memory|addr_counter|Add0~34  = CARRY(( !\memory|addr_counter|o_cnt [5] ) + ( GND ) + ( \memory|addr_counter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~33_sumout ),
	.cout(\memory|addr_counter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~33 .extended_lut = "off";
defparam \memory|addr_counter|Add0~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \memory|addr_counter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N42
cyclonev_lcell_comb \memory|addr_counter|o_cnt~8 (
// Equation(s):
// \memory|addr_counter|o_cnt~8_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~33_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~33_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|o_cnt [11]),
	.datad(!\memory|addr_counter|Equal0~1_combout ),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~8 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~8 .lut_mask = 64'hFFFFFFDF00000000;
defparam \memory|addr_counter|o_cnt~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N43
dffeas \memory|addr_counter|o_cnt[5] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[5] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N18
cyclonev_lcell_comb \memory|addr_counter|Add0~37 (
// Equation(s):
// \memory|addr_counter|Add0~37_sumout  = SUM(( !\memory|addr_counter|o_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \memory|addr_counter|Add0~34  ))
// \memory|addr_counter|Add0~38  = CARRY(( !\memory|addr_counter|o_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \memory|addr_counter|Add0~34  ))

	.dataa(gnd),
	.datab(!\memory|addr_counter|o_cnt[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~37_sumout ),
	.cout(\memory|addr_counter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~37 .extended_lut = "off";
defparam \memory|addr_counter|Add0~37 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \memory|addr_counter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N18
cyclonev_lcell_comb \memory|addr_counter|o_cnt~9 (
// Equation(s):
// \memory|addr_counter|o_cnt~9_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~37_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~37_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|o_cnt [11]),
	.datad(!\memory|addr_counter|Equal0~1_combout ),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~9 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~9 .lut_mask = 64'hFFFFFFDF00000000;
defparam \memory|addr_counter|o_cnt~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N20
dffeas \memory|addr_counter|o_cnt[6]~DUPLICATE (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N21
cyclonev_lcell_comb \memory|addr_counter|Add0~41 (
// Equation(s):
// \memory|addr_counter|Add0~41_sumout  = SUM(( !\memory|addr_counter|o_cnt [7] ) + ( GND ) + ( \memory|addr_counter|Add0~38  ))
// \memory|addr_counter|Add0~42  = CARRY(( !\memory|addr_counter|o_cnt [7] ) + ( GND ) + ( \memory|addr_counter|Add0~38  ))

	.dataa(!\memory|addr_counter|o_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~41_sumout ),
	.cout(\memory|addr_counter|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~41 .extended_lut = "off";
defparam \memory|addr_counter|Add0~41 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \memory|addr_counter|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N21
cyclonev_lcell_comb \memory|addr_counter|o_cnt~10 (
// Equation(s):
// \memory|addr_counter|o_cnt~10_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~41_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~41_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|Equal0~1_combout ),
	.datad(!\memory|addr_counter|o_cnt [11]),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~10 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~10 .lut_mask = 64'hFFFFFDFF00000000;
defparam \memory|addr_counter|o_cnt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N23
dffeas \memory|addr_counter|o_cnt[7] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[7] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N19
dffeas \memory|addr_counter|o_cnt[6] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[6] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N24
cyclonev_lcell_comb \memory|addr_counter|Add0~45 (
// Equation(s):
// \memory|addr_counter|Add0~45_sumout  = SUM(( !\memory|addr_counter|o_cnt [8] ) + ( GND ) + ( \memory|addr_counter|Add0~42  ))
// \memory|addr_counter|Add0~46  = CARRY(( !\memory|addr_counter|o_cnt [8] ) + ( GND ) + ( \memory|addr_counter|Add0~42  ))

	.dataa(gnd),
	.datab(!\memory|addr_counter|o_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~45_sumout ),
	.cout(\memory|addr_counter|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~45 .extended_lut = "off";
defparam \memory|addr_counter|Add0~45 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \memory|addr_counter|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N24
cyclonev_lcell_comb \memory|addr_counter|o_cnt~11 (
// Equation(s):
// \memory|addr_counter|o_cnt~11_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~45_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~45_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|o_cnt [11]),
	.datad(!\memory|addr_counter|Equal0~1_combout ),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~11 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~11 .lut_mask = 64'hFFFFFFDF00000000;
defparam \memory|addr_counter|o_cnt~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N26
dffeas \memory|addr_counter|o_cnt[8] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[8] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N39
cyclonev_lcell_comb \memory|addr_counter|Equal0~2 (
// Equation(s):
// \memory|addr_counter|Equal0~2_combout  = ( !\memory|addr_counter|o_cnt [8] & ( (!\memory|addr_counter|o_cnt [7] & (!\memory|addr_counter|o_cnt [6] & (!\memory|addr_counter|o_cnt [10] & !\memory|addr_counter|o_cnt [9]))) ) )

	.dataa(!\memory|addr_counter|o_cnt [7]),
	.datab(!\memory|addr_counter|o_cnt [6]),
	.datac(!\memory|addr_counter|o_cnt [10]),
	.datad(!\memory|addr_counter|o_cnt [9]),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Equal0~2 .extended_lut = "off";
defparam \memory|addr_counter|Equal0~2 .lut_mask = 64'h8000800000000000;
defparam \memory|addr_counter|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N3
cyclonev_lcell_comb \memory|addr_counter|o_cnt~4 (
// Equation(s):
// \memory|addr_counter|o_cnt~4_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~17_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~17_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|Equal0~1_combout ),
	.datad(!\memory|addr_counter|o_cnt [11]),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~4 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~4 .lut_mask = 64'hFFFFFDFF00000000;
defparam \memory|addr_counter|o_cnt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N5
dffeas \memory|addr_counter|o_cnt[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[1] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y10_N7
dffeas \memory|addr_counter|o_cnt[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[2] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N30
cyclonev_lcell_comb \memory|addr_counter|Equal0~1 (
// Equation(s):
// \memory|addr_counter|Equal0~1_combout  = ( \memory|addr_counter|o_cnt [0] & ( !\memory|addr_counter|o_cnt [3] & ( (!\memory|addr_counter|o_cnt [1] & (!\memory|addr_counter|o_cnt [5] & (!\memory|addr_counter|o_cnt [2] & !\memory|addr_counter|o_cnt [4]))) ) 
// ) )

	.dataa(!\memory|addr_counter|o_cnt [1]),
	.datab(!\memory|addr_counter|o_cnt [5]),
	.datac(!\memory|addr_counter|o_cnt [2]),
	.datad(!\memory|addr_counter|o_cnt [4]),
	.datae(!\memory|addr_counter|o_cnt [0]),
	.dataf(!\memory|addr_counter|o_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Equal0~1 .extended_lut = "off";
defparam \memory|addr_counter|Equal0~1 .lut_mask = 64'h0000800000000000;
defparam \memory|addr_counter|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \memory|addr_counter|Add0~49 (
// Equation(s):
// \memory|addr_counter|Add0~49_sumout  = SUM(( !\memory|addr_counter|o_cnt [9] ) + ( GND ) + ( \memory|addr_counter|Add0~46  ))
// \memory|addr_counter|Add0~50  = CARRY(( !\memory|addr_counter|o_cnt [9] ) + ( GND ) + ( \memory|addr_counter|Add0~46  ))

	.dataa(!\memory|addr_counter|o_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~49_sumout ),
	.cout(\memory|addr_counter|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~49 .extended_lut = "off";
defparam \memory|addr_counter|Add0~49 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \memory|addr_counter|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N27
cyclonev_lcell_comb \memory|addr_counter|o_cnt~12 (
// Equation(s):
// \memory|addr_counter|o_cnt~12_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~49_sumout  & ( ((!\memory|addr_counter|Equal0~0_combout ) # ((!\memory|addr_counter|Equal0~1_combout ) # (\memory|addr_counter|o_cnt [11]))) # 
// (\memory|addr_counter|o_cnt [12]) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Add0~49_sumout  ) )

	.dataa(!\memory|addr_counter|o_cnt [12]),
	.datab(!\memory|addr_counter|Equal0~0_combout ),
	.datac(!\memory|addr_counter|Equal0~1_combout ),
	.datad(!\memory|addr_counter|o_cnt [11]),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~12 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~12 .lut_mask = 64'hFFFFFDFF00000000;
defparam \memory|addr_counter|o_cnt~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y10_N29
dffeas \memory|addr_counter|o_cnt[9] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[9] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N30
cyclonev_lcell_comb \memory|addr_counter|Add0~53 (
// Equation(s):
// \memory|addr_counter|Add0~53_sumout  = SUM(( !\memory|addr_counter|o_cnt [10] ) + ( GND ) + ( \memory|addr_counter|Add0~50  ))
// \memory|addr_counter|Add0~54  = CARRY(( !\memory|addr_counter|o_cnt [10] ) + ( GND ) + ( \memory|addr_counter|Add0~50  ))

	.dataa(gnd),
	.datab(!\memory|addr_counter|o_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~53_sumout ),
	.cout(\memory|addr_counter|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~53 .extended_lut = "off";
defparam \memory|addr_counter|Add0~53 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \memory|addr_counter|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N15
cyclonev_lcell_comb \memory|addr_counter|Equal0~3 (
// Equation(s):
// \memory|addr_counter|Equal0~3_combout  = ( \memory|addr_counter|Equal0~1_combout  & ( (\memory|addr_counter|Equal0~0_combout  & (!\memory|addr_counter|o_cnt [11] & (!\memory|addr_counter|o_cnt [12] & \memory|addr_counter|Equal0~2_combout ))) ) )

	.dataa(!\memory|addr_counter|Equal0~0_combout ),
	.datab(!\memory|addr_counter|o_cnt [11]),
	.datac(!\memory|addr_counter|o_cnt [12]),
	.datad(!\memory|addr_counter|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\memory|addr_counter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Equal0~3 .extended_lut = "off";
defparam \memory|addr_counter|Equal0~3 .lut_mask = 64'h0000000000400040;
defparam \memory|addr_counter|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N33
cyclonev_lcell_comb \memory|addr_counter|o_cnt~13 (
// Equation(s):
// \memory|addr_counter|o_cnt~13_combout  = ( !\memory|addr_counter|Equal0~3_combout  & ( !\memory|addr_counter|Add0~53_sumout  ) )

	.dataa(!\memory|addr_counter|Add0~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~13 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~13 .lut_mask = 64'hAAAAAAAA00000000;
defparam \memory|addr_counter|o_cnt~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N34
dffeas \memory|addr_counter|o_cnt[10] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[10] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \memory|addr_counter|Add0~57 (
// Equation(s):
// \memory|addr_counter|Add0~57_sumout  = SUM(( !\memory|addr_counter|o_cnt [11] ) + ( GND ) + ( \memory|addr_counter|Add0~54  ))
// \memory|addr_counter|Add0~58  = CARRY(( !\memory|addr_counter|o_cnt [11] ) + ( GND ) + ( \memory|addr_counter|Add0~54  ))

	.dataa(!\memory|addr_counter|o_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~57_sumout ),
	.cout(\memory|addr_counter|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~57 .extended_lut = "off";
defparam \memory|addr_counter|Add0~57 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \memory|addr_counter|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N21
cyclonev_lcell_comb \memory|addr_counter|o_cnt~14 (
// Equation(s):
// \memory|addr_counter|o_cnt~14_combout  = ( !\memory|addr_counter|Equal0~3_combout  & ( !\memory|addr_counter|Add0~57_sumout  ) )

	.dataa(!\memory|addr_counter|Add0~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~14 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~14 .lut_mask = 64'hAAAAAAAA00000000;
defparam \memory|addr_counter|o_cnt~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N22
dffeas \memory|addr_counter|o_cnt[11] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[11] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N36
cyclonev_lcell_comb \memory|addr_counter|Add0~61 (
// Equation(s):
// \memory|addr_counter|Add0~61_sumout  = SUM(( !\memory|addr_counter|o_cnt [12] ) + ( GND ) + ( \memory|addr_counter|Add0~58  ))
// \memory|addr_counter|Add0~62  = CARRY(( !\memory|addr_counter|o_cnt [12] ) + ( GND ) + ( \memory|addr_counter|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~61_sumout ),
	.cout(\memory|addr_counter|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~61 .extended_lut = "off";
defparam \memory|addr_counter|Add0~61 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \memory|addr_counter|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N54
cyclonev_lcell_comb \memory|addr_counter|o_cnt~15 (
// Equation(s):
// \memory|addr_counter|o_cnt~15_combout  = ( !\memory|addr_counter|Equal0~3_combout  & ( !\memory|addr_counter|Add0~61_sumout  ) )

	.dataa(gnd),
	.datab(!\memory|addr_counter|Add0~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~15 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~15 .lut_mask = 64'hCCCCCCCC00000000;
defparam \memory|addr_counter|o_cnt~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N55
dffeas \memory|addr_counter|o_cnt[12] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[12] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \memory|addr_counter|Add0~5 (
// Equation(s):
// \memory|addr_counter|Add0~5_sumout  = SUM(( !\memory|addr_counter|o_cnt [13] ) + ( GND ) + ( \memory|addr_counter|Add0~62  ))
// \memory|addr_counter|Add0~6  = CARRY(( !\memory|addr_counter|o_cnt [13] ) + ( GND ) + ( \memory|addr_counter|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~5_sumout ),
	.cout(\memory|addr_counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~5 .extended_lut = "off";
defparam \memory|addr_counter|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \memory|addr_counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N9
cyclonev_lcell_comb \memory|addr_counter|o_cnt~1 (
// Equation(s):
// \memory|addr_counter|o_cnt~1_combout  = ( !\memory|addr_counter|Equal0~3_combout  & ( !\memory|addr_counter|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~1 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \memory|addr_counter|o_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N10
dffeas \memory|addr_counter|o_cnt[13] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[13] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N31
dffeas \memory|addr_counter|o_cnt[15] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[15] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \memory|addr_counter|Add0~9 (
// Equation(s):
// \memory|addr_counter|Add0~9_sumout  = SUM(( !\memory|addr_counter|o_cnt[14]~DUPLICATE_q  ) + ( GND ) + ( \memory|addr_counter|Add0~6  ))
// \memory|addr_counter|Add0~10  = CARRY(( !\memory|addr_counter|o_cnt[14]~DUPLICATE_q  ) + ( GND ) + ( \memory|addr_counter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~9_sumout ),
	.cout(\memory|addr_counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~9 .extended_lut = "off";
defparam \memory|addr_counter|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \memory|addr_counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N6
cyclonev_lcell_comb \memory|addr_counter|o_cnt~2 (
// Equation(s):
// \memory|addr_counter|o_cnt~2_combout  = ( !\memory|addr_counter|Equal0~3_combout  & ( !\memory|addr_counter|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|addr_counter|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\memory|addr_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~2 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~2 .lut_mask = 64'hFF00FF0000000000;
defparam \memory|addr_counter|o_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N7
dffeas \memory|addr_counter|o_cnt[14]~DUPLICATE (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[14]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N45
cyclonev_lcell_comb \memory|addr_counter|Add0~1 (
// Equation(s):
// \memory|addr_counter|Add0~1_sumout  = SUM(( !\memory|addr_counter|o_cnt [15] ) + ( GND ) + ( \memory|addr_counter|Add0~10  ))

	.dataa(!\memory|addr_counter|o_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memory|addr_counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\memory|addr_counter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Add0~1 .extended_lut = "off";
defparam \memory|addr_counter|Add0~1 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \memory|addr_counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N30
cyclonev_lcell_comb \memory|addr_counter|o_cnt~0 (
// Equation(s):
// \memory|addr_counter|o_cnt~0_combout  = ( !\memory|addr_counter|Equal0~3_combout  & ( !\memory|addr_counter|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt~0 .extended_lut = "off";
defparam \memory|addr_counter|o_cnt~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \memory|addr_counter|o_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N32
dffeas \memory|addr_counter|o_cnt[15]~DUPLICATE (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[15]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y10_N8
dffeas \memory|addr_counter|o_cnt[14] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|addr_counter|o_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_counter|o_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[14] .is_wysiwyg = "true";
defparam \memory|addr_counter|o_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N36
cyclonev_lcell_comb \memory|addr_counter|Equal0~0 (
// Equation(s):
// \memory|addr_counter|Equal0~0_combout  = ( !\memory|addr_counter|o_cnt [14] & ( (!\memory|addr_counter|o_cnt [13] & !\memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|Equal0~0 .extended_lut = "off";
defparam \memory|addr_counter|Equal0~0 .lut_mask = 64'h8888888800000000;
defparam \memory|addr_counter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N24
cyclonev_lcell_comb \fsm|Selector2~0 (
// Equation(s):
// \fsm|Selector2~0_combout  = ( \memory|addr_counter|Equal0~2_combout  & ( \memory|addr_counter|Equal0~1_combout  & ( (\fsm|Equal5~1_combout  & ((!\memory|addr_counter|Equal0~0_combout ) # ((\memory|addr_counter|o_cnt [11]) # (\memory|addr_counter|o_cnt 
// [12])))) ) ) ) # ( !\memory|addr_counter|Equal0~2_combout  & ( \memory|addr_counter|Equal0~1_combout  & ( \fsm|Equal5~1_combout  ) ) ) # ( \memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Equal0~1_combout  & ( \fsm|Equal5~1_combout  ) ) ) 
// # ( !\memory|addr_counter|Equal0~2_combout  & ( !\memory|addr_counter|Equal0~1_combout  & ( \fsm|Equal5~1_combout  ) ) )

	.dataa(!\memory|addr_counter|Equal0~0_combout ),
	.datab(!\memory|addr_counter|o_cnt [12]),
	.datac(!\fsm|Equal5~1_combout ),
	.datad(!\memory|addr_counter|o_cnt [11]),
	.datae(!\memory|addr_counter|Equal0~2_combout ),
	.dataf(!\memory|addr_counter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector2~0 .extended_lut = "off";
defparam \fsm|Selector2~0 .lut_mask = 64'h0F0F0F0F0F0F0B0F;
defparam \fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N30
cyclonev_lcell_comb \fsm|Selector2~1 (
// Equation(s):
// \fsm|Selector2~1_combout  = ( \fsm|r_i2c_flag~q  & ( (!\fsm|state [3] & (!\fsm|state [0] & ((!\i_KEY~input_o )))) # (\fsm|state [3] & (\fsm|state [0] & (\i2c|Equal5~1_combout ))) ) ) # ( !\fsm|r_i2c_flag~q  & ( (\fsm|state [3] & (\fsm|state [0] & 
// \i2c|Equal5~1_combout )) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [0]),
	.datac(!\i2c|Equal5~1_combout ),
	.datad(!\i_KEY~input_o ),
	.datae(gnd),
	.dataf(!\fsm|r_i2c_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector2~1 .extended_lut = "off";
defparam \fsm|Selector2~1 .lut_mask = 64'h0101010189018901;
defparam \fsm|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N0
cyclonev_lcell_comb \fsm|Selector2~3 (
// Equation(s):
// \fsm|Selector2~3_combout  = ( \fsm|state [1] & ( \fsm|Selector2~1_combout  & ( ((\fsm|Equal5~2_combout ) # (\fsm|Selector2~0_combout )) # (\fsm|Selector2~2_combout ) ) ) ) # ( !\fsm|state [1] & ( \fsm|Selector2~1_combout  & ( ((!\fsm|state [2]) # 
// (\fsm|Selector2~0_combout )) # (\fsm|Selector2~2_combout ) ) ) ) # ( \fsm|state [1] & ( !\fsm|Selector2~1_combout  & ( ((\fsm|Equal5~2_combout ) # (\fsm|Selector2~0_combout )) # (\fsm|Selector2~2_combout ) ) ) ) # ( !\fsm|state [1] & ( 
// !\fsm|Selector2~1_combout  & ( (\fsm|Selector2~0_combout ) # (\fsm|Selector2~2_combout ) ) ) )

	.dataa(!\fsm|Selector2~2_combout ),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|Selector2~0_combout ),
	.datad(!\fsm|Equal5~2_combout ),
	.datae(!\fsm|state [1]),
	.dataf(!\fsm|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector2~3 .extended_lut = "off";
defparam \fsm|Selector2~3 .lut_mask = 64'h5F5F5FFFDFDF5FFF;
defparam \fsm|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N2
dffeas \fsm|state[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state[1] .is_wysiwyg = "true";
defparam \fsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N51
cyclonev_lcell_comb \fsm|Equal5~0 (
// Equation(s):
// \fsm|Equal5~0_combout  = ( \fsm|state [0] & ( (!\fsm|state [1] & (!\fsm|state [2] & !\fsm|state [3])) ) )

	.dataa(!\fsm|state [1]),
	.datab(!\fsm|state [2]),
	.datac(gnd),
	.datad(!\fsm|state [3]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Equal5~0 .extended_lut = "off";
defparam \fsm|Equal5~0 .lut_mask = 64'h0000000088008800;
defparam \fsm|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N30
cyclonev_lcell_comb \fsm|r_i2c_flag~0 (
// Equation(s):
// \fsm|r_i2c_flag~0_combout  = ( \fsm|r_i2c_flag~q  & ( \fsm|Equal5~0_combout  ) ) # ( !\fsm|r_i2c_flag~q  & ( \fsm|Equal5~0_combout  ) ) # ( \fsm|r_i2c_flag~q  & ( !\fsm|Equal5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fsm|r_i2c_flag~q ),
	.dataf(!\fsm|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|r_i2c_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|r_i2c_flag~0 .extended_lut = "off";
defparam \fsm|r_i2c_flag~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \fsm|r_i2c_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y14_N31
dffeas \fsm|r_i2c_flag (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|r_i2c_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|r_i2c_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|r_i2c_flag .is_wysiwyg = "true";
defparam \fsm|r_i2c_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N24
cyclonev_lcell_comb \fsm|Selector0~0 (
// Equation(s):
// \fsm|Selector0~0_combout  = ( !\fsm|state [1] & ( \fsm|state [0] & ( (\fsm|state [3] & !\fsm|state [2]) ) ) ) # ( !\fsm|state [1] & ( !\fsm|state [0] & ( (!\fsm|state [2] & (((\fsm|r_i2c_flag~q  & !\i_KEY~input_o )) # (\fsm|state [3]))) ) ) )

	.dataa(!\fsm|r_i2c_flag~q ),
	.datab(!\i_KEY~input_o ),
	.datac(!\fsm|state [3]),
	.datad(!\fsm|state [2]),
	.datae(!\fsm|state [1]),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector0~0 .extended_lut = "off";
defparam \fsm|Selector0~0 .lut_mask = 64'h4F0000000F000000;
defparam \fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N48
cyclonev_lcell_comb \fsm|Selector0~1 (
// Equation(s):
// \fsm|Selector0~1_combout  = ( \fsm|Selector2~0_combout  & ( \fsm|Equal5~4_combout  ) ) # ( !\fsm|Selector2~0_combout  & ( \fsm|Equal5~4_combout  & ( ((\i2c|Equal4~1_combout  & (\i2c|Equal4~2_combout  & \i2c|o_i2c_next~0_combout ))) # 
// (\fsm|Selector0~0_combout ) ) ) ) # ( \fsm|Selector2~0_combout  & ( !\fsm|Equal5~4_combout  ) ) # ( !\fsm|Selector2~0_combout  & ( !\fsm|Equal5~4_combout  & ( \fsm|Selector0~0_combout  ) ) )

	.dataa(!\fsm|Selector0~0_combout ),
	.datab(!\i2c|Equal4~1_combout ),
	.datac(!\i2c|Equal4~2_combout ),
	.datad(!\i2c|o_i2c_next~0_combout ),
	.datae(!\fsm|Selector2~0_combout ),
	.dataf(!\fsm|Equal5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector0~1 .extended_lut = "off";
defparam \fsm|Selector0~1 .lut_mask = 64'h5555FFFF5557FFFF;
defparam \fsm|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y14_N50
dffeas \fsm|state[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state[3] .is_wysiwyg = "true";
defparam \fsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y14_N57
cyclonev_lcell_comb \fsm|always2~0 (
// Equation(s):
// \fsm|always2~0_combout  = ( !\fsm|state [0] & ( (\fsm|state [3] & (!\fsm|state [2] & !\fsm|state [1])) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(gnd),
	.datad(!\fsm|state [1]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|always2~0 .extended_lut = "off";
defparam \fsm|always2~0 .lut_mask = 64'h4400440000000000;
defparam \fsm|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N3
cyclonev_lcell_comb \fsm|o_i2c_enb~0 (
// Equation(s):
// \fsm|o_i2c_enb~0_combout  = ( \fsm|o_i2c_enb~q  & ( \i2c|Equal4~1_combout  & ( (!\i2c|o_i2c_next~0_combout ) # ((!\fsm|always2~0_combout ) # ((!\i2c|Equal4~2_combout ) # (\fsm|Equal5~0_combout ))) ) ) ) # ( !\fsm|o_i2c_enb~q  & ( \i2c|Equal4~1_combout  & 
// ( \fsm|Equal5~0_combout  ) ) ) # ( \fsm|o_i2c_enb~q  & ( !\i2c|Equal4~1_combout  ) ) # ( !\fsm|o_i2c_enb~q  & ( !\i2c|Equal4~1_combout  & ( \fsm|Equal5~0_combout  ) ) )

	.dataa(!\i2c|o_i2c_next~0_combout ),
	.datab(!\fsm|always2~0_combout ),
	.datac(!\fsm|Equal5~0_combout ),
	.datad(!\i2c|Equal4~2_combout ),
	.datae(!\fsm|o_i2c_enb~q ),
	.dataf(!\i2c|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|o_i2c_enb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|o_i2c_enb~0 .extended_lut = "off";
defparam \fsm|o_i2c_enb~0 .lut_mask = 64'h0F0FFFFF0F0FFFEF;
defparam \fsm|o_i2c_enb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y14_N4
dffeas \fsm|o_i2c_enb (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|o_i2c_enb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_i2c_enb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_i2c_enb .is_wysiwyg = "true";
defparam \fsm|o_i2c_enb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N0
cyclonev_lcell_comb \i2c|r_enb_flag~0 (
// Equation(s):
// \i2c|r_enb_flag~0_combout  = ( \i2c|r_enb_flag~q  & ( \fsm|o_i2c_enb~q  & ( ((!\i2c|state [3]) # ((!\i2c|state [0]) # (\i2c|state[1]~DUPLICATE_q ))) # (\i2c|state [2]) ) ) ) # ( !\i2c|r_enb_flag~q  & ( \fsm|o_i2c_enb~q  & ( (!\i2c|state [2] & (!\i2c|state 
// [3] & (!\i2c|state [0] & !\i2c|state[1]~DUPLICATE_q ))) ) ) ) # ( \i2c|r_enb_flag~q  & ( !\fsm|o_i2c_enb~q  & ( ((!\i2c|state [3]) # ((!\i2c|state [0]) # (\i2c|state[1]~DUPLICATE_q ))) # (\i2c|state [2]) ) ) )

	.dataa(!\i2c|state [2]),
	.datab(!\i2c|state [3]),
	.datac(!\i2c|state [0]),
	.datad(!\i2c|state[1]~DUPLICATE_q ),
	.datae(!\i2c|r_enb_flag~q ),
	.dataf(!\fsm|o_i2c_enb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_enb_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_enb_flag~0 .extended_lut = "off";
defparam \i2c|r_enb_flag~0 .lut_mask = 64'h0000FDFF8000FDFF;
defparam \i2c|r_enb_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N1
dffeas \i2c|r_enb_flag (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_enb_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_enb_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_enb_flag .is_wysiwyg = "true";
defparam \i2c|r_enb_flag .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N45
cyclonev_lcell_comb \i2c|r_clk_i2c_counter[1]~0 (
// Equation(s):
// \i2c|r_clk_i2c_counter[1]~0_combout  = ( \i2c|Equal4~0_combout  & ( (!\i2c|r_enb_flag~q ) # (\i2c|Equal6~0_combout ) ) ) # ( !\i2c|Equal4~0_combout  & ( !\i2c|r_enb_flag~q  ) )

	.dataa(!\i2c|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_enb_flag~q ),
	.datae(gnd),
	.dataf(!\i2c|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[1]~0 .extended_lut = "off";
defparam \i2c|r_clk_i2c_counter[1]~0 .lut_mask = 64'hFF00FF00FF55FF55;
defparam \i2c|r_clk_i2c_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N2
dffeas \i2c|r_clk_i2c_counter[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[0] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N3
cyclonev_lcell_comb \i2c|Add0~1 (
// Equation(s):
// \i2c|Add0~1_sumout  = SUM(( \i2c|r_clk_i2c_counter [1] ) + ( GND ) + ( \i2c|Add0~18  ))
// \i2c|Add0~2  = CARRY(( \i2c|r_clk_i2c_counter [1] ) + ( GND ) + ( \i2c|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|r_clk_i2c_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|Add0~1_sumout ),
	.cout(\i2c|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|Add0~1 .extended_lut = "off";
defparam \i2c|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y13_N5
dffeas \i2c|r_clk_i2c_counter[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[1] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y13_N7
dffeas \i2c|r_clk_i2c_counter[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|r_clk_i2c_counter[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_clk_i2c_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_clk_i2c_counter[2] .is_wysiwyg = "true";
defparam \i2c|r_clk_i2c_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N33
cyclonev_lcell_comb \i2c|Equal6~0 (
// Equation(s):
// \i2c|Equal6~0_combout  = ( \i2c|r_clk_i2c_counter [3] & ( (!\i2c|r_clk_i2c_counter [2] & (\i2c|r_clk_i2c_counter [4] & \i2c|r_clk_i2c_counter [0])) ) )

	.dataa(!\i2c|r_clk_i2c_counter [2]),
	.datab(gnd),
	.datac(!\i2c|r_clk_i2c_counter [4]),
	.datad(!\i2c|r_clk_i2c_counter [0]),
	.datae(gnd),
	.dataf(!\i2c|r_clk_i2c_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal6~0 .extended_lut = "off";
defparam \i2c|Equal6~0 .lut_mask = 64'h00000000000A000A;
defparam \i2c|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N54
cyclonev_lcell_comb \i2c|Equal6~1 (
// Equation(s):
// \i2c|Equal6~1_combout  = ( \i2c|Equal4~0_combout  & ( \i2c|Equal6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|Equal6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal6~1 .extended_lut = "off";
defparam \i2c|Equal6~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \i2c|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N13
dffeas \i2c|r_detect_negedge_del (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\i2c|w_detect_negedge~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_detect_negedge_del~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_detect_negedge_del .is_wysiwyg = "true";
defparam \i2c|r_detect_negedge_del .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N15
cyclonev_lcell_comb \i2c|r_counter[3]~0 (
// Equation(s):
// \i2c|r_counter[3]~0_combout  = ( \i2c|r_detect_negedge_del~q  & ( (!\i2c|state [3] & ((\i2c|state [2]) # (\i2c|state[1]~DUPLICATE_q ))) ) )

	.dataa(!\i2c|state[1]~DUPLICATE_q ),
	.datab(!\i2c|state [3]),
	.datac(!\i2c|state [2]),
	.datad(gnd),
	.datae(!\i2c|r_detect_negedge_del~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_counter[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_counter[3]~0 .extended_lut = "off";
defparam \i2c|r_counter[3]~0 .lut_mask = 64'h00004C4C00004C4C;
defparam \i2c|r_counter[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N57
cyclonev_lcell_comb \i2c|r_counter[3]~2 (
// Equation(s):
// \i2c|r_counter[3]~2_combout  = ( \i2c|state [3] & ( (!\i2c|state [2] & (!\i2c|state[1]~DUPLICATE_q  & \i2c|state [0])) ) ) # ( !\i2c|state [3] & ( (\i2c|r_detect_negedge_del~q  & ((\i2c|state[1]~DUPLICATE_q ) # (\i2c|state [2]))) ) )

	.dataa(!\i2c|state [2]),
	.datab(!\i2c|state[1]~DUPLICATE_q ),
	.datac(!\i2c|state [0]),
	.datad(!\i2c|r_detect_negedge_del~q ),
	.datae(gnd),
	.dataf(!\i2c|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_counter[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_counter[3]~2 .extended_lut = "off";
defparam \i2c|r_counter[3]~2 .lut_mask = 64'h0077007708080808;
defparam \i2c|r_counter[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N52
dffeas \i2c|r_counter[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_counter[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_counter[0] .is_wysiwyg = "true";
defparam \i2c|r_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N54
cyclonev_lcell_comb \i2c|o_master_busy~0 (
// Equation(s):
// \i2c|o_master_busy~0_combout  = ( \i2c|state [0] & ( ((!\i2c|state [2] & !\i2c|state[1]~DUPLICATE_q )) # (\i2c|state [3]) ) ) # ( !\i2c|state [0] )

	.dataa(!\i2c|state [2]),
	.datab(!\i2c|state[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i2c|state [3]),
	.datae(gnd),
	.dataf(!\i2c|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|o_master_busy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|o_master_busy~0 .extended_lut = "off";
defparam \i2c|o_master_busy~0 .lut_mask = 64'hFFFFFFFF88FF88FF;
defparam \i2c|o_master_busy~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N51
cyclonev_lcell_comb \i2c|r_counter~5 (
// Equation(s):
// \i2c|r_counter~5_combout  = ( \i2c|o_master_busy~0_combout  & ( (\i2c|r_counter[3]~0_combout  & !\i2c|r_counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|r_counter[3]~0_combout ),
	.datad(!\i2c|r_counter [0]),
	.datae(gnd),
	.dataf(!\i2c|o_master_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_counter~5 .extended_lut = "off";
defparam \i2c|r_counter~5 .lut_mask = 64'h000000000F000F00;
defparam \i2c|r_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N53
dffeas \i2c|r_counter[0]~DUPLICATE (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_counter[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|r_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N48
cyclonev_lcell_comb \i2c|r_counter~4 (
// Equation(s):
// \i2c|r_counter~4_combout  = ( \i2c|o_master_busy~0_combout  & ( (\i2c|r_counter[3]~0_combout  & (!\i2c|r_counter[0]~DUPLICATE_q  $ (!\i2c|r_counter [1]))) ) )

	.dataa(!\i2c|r_counter[0]~DUPLICATE_q ),
	.datab(!\i2c|r_counter[3]~0_combout ),
	.datac(gnd),
	.datad(!\i2c|r_counter [1]),
	.datae(gnd),
	.dataf(!\i2c|o_master_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_counter~4 .extended_lut = "off";
defparam \i2c|r_counter~4 .lut_mask = 64'h0000000011221122;
defparam \i2c|r_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N50
dffeas \i2c|r_counter[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_counter[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_counter[1] .is_wysiwyg = "true";
defparam \i2c|r_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N15
cyclonev_lcell_comb \i2c|r_counter~3 (
// Equation(s):
// \i2c|r_counter~3_combout  = ( \i2c|o_master_busy~0_combout  & ( (\i2c|r_counter[3]~0_combout  & (!\i2c|r_counter [2] $ (((!\i2c|r_counter [1]) # (!\i2c|r_counter [0]))))) ) )

	.dataa(!\i2c|r_counter [1]),
	.datab(!\i2c|r_counter [0]),
	.datac(!\i2c|r_counter[3]~0_combout ),
	.datad(!\i2c|r_counter [2]),
	.datae(gnd),
	.dataf(!\i2c|o_master_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_counter~3 .extended_lut = "off";
defparam \i2c|r_counter~3 .lut_mask = 64'h00000000010E010E;
defparam \i2c|r_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N17
dffeas \i2c|r_counter[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_counter[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_counter[2] .is_wysiwyg = "true";
defparam \i2c|r_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N36
cyclonev_lcell_comb \i2c|r_counter~1 (
// Equation(s):
// \i2c|r_counter~1_combout  = ( \i2c|r_counter [3] & ( \i2c|o_master_busy~0_combout  & ( (\i2c|r_counter[3]~0_combout  & ((!\i2c|r_counter [1]) # ((!\i2c|r_counter [2]) # (!\i2c|r_counter [0])))) ) ) ) # ( !\i2c|r_counter [3] & ( 
// \i2c|o_master_busy~0_combout  & ( (\i2c|r_counter [1] & (\i2c|r_counter [2] & (\i2c|r_counter [0] & \i2c|r_counter[3]~0_combout ))) ) ) )

	.dataa(!\i2c|r_counter [1]),
	.datab(!\i2c|r_counter [2]),
	.datac(!\i2c|r_counter [0]),
	.datad(!\i2c|r_counter[3]~0_combout ),
	.datae(!\i2c|r_counter [3]),
	.dataf(!\i2c|o_master_busy~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_counter~1 .extended_lut = "off";
defparam \i2c|r_counter~1 .lut_mask = 64'h00000000000100FE;
defparam \i2c|r_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N38
dffeas \i2c|r_counter[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_counter[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_counter[3] .is_wysiwyg = "true";
defparam \i2c|r_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N45
cyclonev_lcell_comb \i2c|Selector0~1 (
// Equation(s):
// \i2c|Selector0~1_combout  = ( \i2c|r_counter [1] & ( (\i2c|r_counter[0]~DUPLICATE_q  & (\i2c|r_counter [2] & !\i2c|r_counter [3])) ) )

	.dataa(!\i2c|r_counter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\i2c|r_counter [2]),
	.datad(!\i2c|r_counter [3]),
	.datae(gnd),
	.dataf(!\i2c|r_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector0~1 .extended_lut = "off";
defparam \i2c|Selector0~1 .lut_mask = 64'h0000000005000500;
defparam \i2c|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N12
cyclonev_lcell_comb \i2c|Selector0~2 (
// Equation(s):
// \i2c|Selector0~2_combout  = ( !\i2c|r_counter [2] & ( (!\i2c|r_counter [1] & (!\i2c|r_counter [0] & \i2c|r_counter [3])) ) )

	.dataa(!\i2c|r_counter [1]),
	.datab(!\i2c|r_counter [0]),
	.datac(!\i2c|r_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|r_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector0~2 .extended_lut = "off";
defparam \i2c|Selector0~2 .lut_mask = 64'h0808080800000000;
defparam \i2c|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N30
cyclonev_lcell_comb \i2c|Selector0~3 (
// Equation(s):
// \i2c|Selector0~3_combout  = ( !\i2c|state[1]~DUPLICATE_q  & ( (!\i2c|state [0] & ((!\i2c|state [2] & (((\i2c|state [3])) # (\i2c|r_enb_flag~q ))) # (\i2c|state [2] & (((\i2c|Selector0~2_combout  & !\i2c|state [3])))))) ) ) # ( \i2c|state[1]~DUPLICATE_q  & 
// ( (!\i2c|state [0] & (!\i2c|state [3] & ((!\i2c|state [2] & (\i2c|Selector0~1_combout )) # (\i2c|state [2] & ((\i2c|Selector0~2_combout )))))) ) )

	.dataa(!\i2c|state [2]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|Selector0~1_combout ),
	.datad(!\i2c|Selector0~2_combout ),
	.datae(!\i2c|state[1]~DUPLICATE_q ),
	.dataf(!\i2c|state [3]),
	.datag(!\i2c|r_enb_flag~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector0~3 .extended_lut = "on";
defparam \i2c|Selector0~3 .lut_mask = 64'h084C084C88880000;
defparam \i2c|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N3
cyclonev_lcell_comb \i2c|state[0]~1 (
// Equation(s):
// \i2c|state[0]~1_combout  = ( \i2c|state [0] & ( \i2c|Selector0~3_combout  ) ) # ( !\i2c|state [0] & ( \i2c|Selector0~3_combout  & ( (!\i2c|always5~2_combout ) # ((\i2c|Equal6~1_combout  & \i2c|o_i2c_next~0_combout )) ) ) ) # ( \i2c|state [0] & ( 
// !\i2c|Selector0~3_combout  & ( (\i2c|always5~2_combout  & ((!\i2c|Equal6~1_combout ) # (!\i2c|o_i2c_next~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\i2c|Equal6~1_combout ),
	.datac(!\i2c|always5~2_combout ),
	.datad(!\i2c|o_i2c_next~0_combout ),
	.datae(!\i2c|state [0]),
	.dataf(!\i2c|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|state[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|state[0]~1 .extended_lut = "off";
defparam \i2c|state[0]~1 .lut_mask = 64'h00000F0CF0F3FFFF;
defparam \i2c|state[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N4
dffeas \i2c|state[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|state[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|state[0] .is_wysiwyg = "true";
defparam \i2c|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N42
cyclonev_lcell_comb \i2c|next~0 (
// Equation(s):
// \i2c|next~0_combout  = ( \i2c|state[1]~DUPLICATE_q  & ( (\i2c|state [0] & (\i2c|state [2] & !\i2c|state [3])) ) ) # ( !\i2c|state[1]~DUPLICATE_q  & ( (!\i2c|state [0] & (!\i2c|state [2] & \i2c|state [3])) ) )

	.dataa(gnd),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state [2]),
	.datad(!\i2c|state [3]),
	.datae(gnd),
	.dataf(!\i2c|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|next~0 .extended_lut = "off";
defparam \i2c|next~0 .lut_mask = 64'h00C000C003000300;
defparam \i2c|next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N44
dffeas \i2c|state[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|state[3] .is_wysiwyg = "true";
defparam \i2c|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N36
cyclonev_lcell_comb \i2c|o_i2c_next~0 (
// Equation(s):
// \i2c|o_i2c_next~0_combout  = ( !\i2c|state [2] & ( (\i2c|state [3] & (!\i2c|state [0] & (!\i2c|o_clk_i2c~q  & !\i2c|state [1]))) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|o_clk_i2c~q ),
	.datad(!\i2c|state [1]),
	.datae(gnd),
	.dataf(!\i2c|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|o_i2c_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|o_i2c_next~0 .extended_lut = "off";
defparam \i2c|o_i2c_next~0 .lut_mask = 64'h4000400000000000;
defparam \i2c|o_i2c_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N42
cyclonev_lcell_comb \i2c|r_i2c~0 (
// Equation(s):
// \i2c|r_i2c~0_combout  = ( \i2c|r_clk_i2c_counter [3] & ( (\i2c|o_i2c_next~0_combout  & (\i2c|Equal4~1_combout  & \i2c|r_clk_i2c_counter [2])) ) )

	.dataa(gnd),
	.datab(!\i2c|o_i2c_next~0_combout ),
	.datac(!\i2c|Equal4~1_combout ),
	.datad(!\i2c|r_clk_i2c_counter [2]),
	.datae(gnd),
	.dataf(!\i2c|r_clk_i2c_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_i2c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_i2c~0 .extended_lut = "off";
defparam \i2c|r_i2c~0 .lut_mask = 64'h0000000000030003;
defparam \i2c|r_i2c~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N18
cyclonev_lcell_comb \i2c|state[1]~0 (
// Equation(s):
// \i2c|state[1]~0_combout  = ( !\i2c|state [3] & ( !\i2c|state [0] $ (!\i2c|state[1]~DUPLICATE_q ) ) )

	.dataa(!\i2c|state [0]),
	.datab(!\i2c|state[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|state[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|state[1]~0 .extended_lut = "off";
defparam \i2c|state[1]~0 .lut_mask = 64'h6666666600000000;
defparam \i2c|state[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N24
cyclonev_lcell_comb \i2c|r_i2c~1 (
// Equation(s):
// \i2c|r_i2c~1_combout  = ( \i2c|next~0_combout  & ( \i2c|Equal4~1_combout  & ( !\i2c|r_i2c~q  ) ) ) # ( !\i2c|next~0_combout  & ( \i2c|Equal4~1_combout  & ( (!\i2c|r_i2c~q  & (((!\i2c|Equal4~2_combout ) # (\i2c|state[1]~0_combout )) # 
// (\i2c|WideOr0~0_combout ))) ) ) ) # ( \i2c|next~0_combout  & ( !\i2c|Equal4~1_combout  & ( !\i2c|r_i2c~q  ) ) ) # ( !\i2c|next~0_combout  & ( !\i2c|Equal4~1_combout  & ( !\i2c|r_i2c~q  ) ) )

	.dataa(!\i2c|r_i2c~q ),
	.datab(!\i2c|WideOr0~0_combout ),
	.datac(!\i2c|state[1]~0_combout ),
	.datad(!\i2c|Equal4~2_combout ),
	.datae(!\i2c|next~0_combout ),
	.dataf(!\i2c|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_i2c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_i2c~1 .extended_lut = "off";
defparam \i2c|r_i2c~1 .lut_mask = 64'hAAAAAAAAAA2AAAAA;
defparam \i2c|r_i2c~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N57
cyclonev_lcell_comb \i2c|r_addr_dev~0 (
// Equation(s):
// \i2c|r_addr_dev~0_combout  = ( !\i2c|state [2] & ( (!\i2c|state [3] & (\i2c|state[1]~DUPLICATE_q  & (!\i2c|state [0] & \i2c|r_detect_negedge_del~q ))) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state[1]~DUPLICATE_q ),
	.datac(!\i2c|state [0]),
	.datad(!\i2c|r_detect_negedge_del~q ),
	.datae(gnd),
	.dataf(!\i2c|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_addr_dev~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_addr_dev~0 .extended_lut = "off";
defparam \i2c|r_addr_dev~0 .lut_mask = 64'h0020002000000000;
defparam \i2c|r_addr_dev~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N45
cyclonev_lcell_comb \i2c|r_addr_dev~6 (
// Equation(s):
// \i2c|r_addr_dev~6_combout  = ( \i2c|r_addr_dev [2] & ( \i2c|Equal5~1_combout  & ( \i2c|r_addr_dev~0_combout  ) ) ) # ( !\i2c|r_addr_dev [2] & ( \i2c|Equal5~1_combout  & ( \i2c|r_addr_dev~0_combout  ) ) ) # ( \i2c|r_addr_dev [2] & ( !\i2c|Equal5~1_combout  
// ) ) # ( !\i2c|r_addr_dev [2] & ( !\i2c|Equal5~1_combout  & ( \i2c|r_addr_dev~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|r_addr_dev~0_combout ),
	.datad(gnd),
	.datae(!\i2c|r_addr_dev [2]),
	.dataf(!\i2c|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_addr_dev~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_addr_dev~6 .extended_lut = "off";
defparam \i2c|r_addr_dev~6 .lut_mask = 64'h0F0FFFFF0F0F0F0F;
defparam \i2c|r_addr_dev~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N47
dffeas \i2c|r_addr_dev[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_addr_dev~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_addr_dev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_addr_dev[2] .is_wysiwyg = "true";
defparam \i2c|r_addr_dev[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N48
cyclonev_lcell_comb \i2c|r_addr_dev~5 (
// Equation(s):
// \i2c|r_addr_dev~5_combout  = (!\i2c|r_addr_dev [2] & \i2c|r_addr_dev~0_combout )

	.dataa(gnd),
	.datab(!\i2c|r_addr_dev [2]),
	.datac(gnd),
	.datad(!\i2c|r_addr_dev~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_addr_dev~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_addr_dev~5 .extended_lut = "off";
defparam \i2c|r_addr_dev~5 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \i2c|r_addr_dev~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N30
cyclonev_lcell_comb \i2c|r_addr_dev[3]~2 (
// Equation(s):
// \i2c|r_addr_dev[3]~2_combout  = ( \i2c|state[1]~DUPLICATE_q  & ( (!\i2c|state [3] & (!\i2c|state [0] & (!\i2c|state [2] & \i2c|r_detect_negedge_del~q ))) ) ) # ( !\i2c|state[1]~DUPLICATE_q  & ( (\i2c|state [3] & (\i2c|state [0] & !\i2c|state [2])) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state [2]),
	.datad(!\i2c|r_detect_negedge_del~q ),
	.datae(gnd),
	.dataf(!\i2c|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_addr_dev[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_addr_dev[3]~2 .extended_lut = "off";
defparam \i2c|r_addr_dev[3]~2 .lut_mask = 64'h1010101000800080;
defparam \i2c|r_addr_dev[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N49
dffeas \i2c|r_addr_dev[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_addr_dev~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_addr_dev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_addr_dev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_addr_dev[3] .is_wysiwyg = "true";
defparam \i2c|r_addr_dev[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N9
cyclonev_lcell_comb \i2c|r_addr_dev~4 (
// Equation(s):
// \i2c|r_addr_dev~4_combout  = ( !\i2c|r_addr_dev [3] & ( \i2c|r_addr_dev~0_combout  ) )

	.dataa(gnd),
	.datab(!\i2c|r_addr_dev~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|r_addr_dev [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_addr_dev~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_addr_dev~4 .extended_lut = "off";
defparam \i2c|r_addr_dev~4 .lut_mask = 64'h3333333300000000;
defparam \i2c|r_addr_dev~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N10
dffeas \i2c|r_addr_dev[4] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_addr_dev~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_addr_dev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_addr_dev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_addr_dev[4] .is_wysiwyg = "true";
defparam \i2c|r_addr_dev[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N6
cyclonev_lcell_comb \i2c|r_addr_dev~3 (
// Equation(s):
// \i2c|r_addr_dev~3_combout  = (\i2c|r_addr_dev~0_combout  & \i2c|r_addr_dev [4])

	.dataa(gnd),
	.datab(!\i2c|r_addr_dev~0_combout ),
	.datac(!\i2c|r_addr_dev [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_addr_dev~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_addr_dev~3 .extended_lut = "off";
defparam \i2c|r_addr_dev~3 .lut_mask = 64'h0303030303030303;
defparam \i2c|r_addr_dev~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N7
dffeas \i2c|r_addr_dev[5] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_addr_dev~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_addr_dev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_addr_dev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_addr_dev[5] .is_wysiwyg = "true";
defparam \i2c|r_addr_dev[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N51
cyclonev_lcell_comb \i2c|r_addr_dev~1 (
// Equation(s):
// \i2c|r_addr_dev~1_combout  = ( !\i2c|r_addr_dev [5] & ( \i2c|r_addr_dev~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|r_addr_dev~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|r_addr_dev [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_addr_dev~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_addr_dev~1 .extended_lut = "off";
defparam \i2c|r_addr_dev~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \i2c|r_addr_dev~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y13_N53
dffeas \i2c|r_addr_dev[6] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_addr_dev~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_addr_dev[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_addr_dev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_addr_dev[6] .is_wysiwyg = "true";
defparam \i2c|r_addr_dev[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N36
cyclonev_lcell_comb \i2c|Selector0~0 (
// Equation(s):
// \i2c|Selector0~0_combout  = ( !\i2c|state [0] & ( (\i2c|state [2] & !\i2c|state [3]) ) )

	.dataa(gnd),
	.datab(!\i2c|state [2]),
	.datac(gnd),
	.datad(!\i2c|state [3]),
	.datae(!\i2c|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Selector0~0 .extended_lut = "off";
defparam \i2c|Selector0~0 .lut_mask = 64'h3300000033000000;
defparam \i2c|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N45
cyclonev_lcell_comb \i2c|Equal5~0 (
// Equation(s):
// \i2c|Equal5~0_combout  = ( !\i2c|state [3] & ( (!\i2c|state [2] & (!\i2c|state [0] & \i2c|state[1]~DUPLICATE_q )) ) )

	.dataa(!\i2c|state [2]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal5~0 .extended_lut = "off";
defparam \i2c|Equal5~0 .lut_mask = 64'h0808080800000000;
defparam \i2c|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N6
cyclonev_lcell_comb \fsm|Selector6~0 (
// Equation(s):
// \fsm|Selector6~0_combout  = ( \fsm|state [0] & ( (!\fsm|state [3] & (\fsm|state [2] & (\fsm|state [1]))) # (\fsm|state [3] & (((\fsm|o_data [7])))) ) ) # ( !\fsm|state [0] & ( (\fsm|o_data [7] & (((!\fsm|state [2] & !\fsm|state [1])) # (\fsm|state [3]))) 
// ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [1]),
	.datad(!\fsm|o_data [7]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector6~0 .extended_lut = "off";
defparam \fsm|Selector6~0 .lut_mask = 64'h00D500D502570257;
defparam \fsm|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N8
dffeas \fsm|o_data[7] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_data[7] .is_wysiwyg = "true";
defparam \fsm|o_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N33
cyclonev_lcell_comb \i2c|r_data[7]~0 (
// Equation(s):
// \i2c|r_data[7]~0_combout  = ( \i2c|state[1]~DUPLICATE_q  & ( (!\i2c|state [3] & (!\i2c|state [0] & (\i2c|state [2] & \i2c|r_detect_negedge_del~q ))) ) ) # ( !\i2c|state[1]~DUPLICATE_q  & ( (!\i2c|state [3] & (\i2c|state [2] & \i2c|r_detect_negedge_del~q 
// )) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state [2]),
	.datad(!\i2c|r_detect_negedge_del~q ),
	.datae(gnd),
	.dataf(!\i2c|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data[7]~0 .extended_lut = "off";
defparam \i2c|r_data[7]~0 .lut_mask = 64'h000A000A00080008;
defparam \i2c|r_data[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N24
cyclonev_lcell_comb \fsm|Selector8~0 (
// Equation(s):
// \fsm|Selector8~0_combout  = ( \fsm|state [0] & ( (!\fsm|state [3] & (!\fsm|state [2] $ ((\fsm|state [1])))) # (\fsm|state [3] & (((\fsm|o_data [5])))) ) ) # ( !\fsm|state [0] & ( (\fsm|o_data [5] & (((!\fsm|state [2] & !\fsm|state [1])) # (\fsm|state 
// [3]))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [1]),
	.datad(!\fsm|o_data [5]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector8~0 .extended_lut = "off";
defparam \fsm|Selector8~0 .lut_mask = 64'h00D500D582D782D7;
defparam \fsm|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N26
dffeas \fsm|o_data[5] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_data[5] .is_wysiwyg = "true";
defparam \fsm|o_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N27
cyclonev_lcell_comb \fsm|Selector14~0 (
// Equation(s):
// \fsm|Selector14~0_combout  = ( \fsm|state [1] & ( (!\fsm|state [3] & (\fsm|state [2])) # (\fsm|state [3] & ((\fsm|o_addr [3]))) ) ) # ( !\fsm|state [1] & ( (\fsm|o_addr [3] & (((!\fsm|state [2] & !\fsm|state [0])) # (\fsm|state [3]))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [0]),
	.datad(!\fsm|o_addr [3]),
	.datae(gnd),
	.dataf(!\fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector14~0 .extended_lut = "off";
defparam \fsm|Selector14~0 .lut_mask = 64'h00D500D522772277;
defparam \fsm|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N28
dffeas \fsm|o_addr[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_addr[3] .is_wysiwyg = "true";
defparam \fsm|o_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N3
cyclonev_lcell_comb \i2c|r_data[2]~5 (
// Equation(s):
// \i2c|r_data[2]~5_combout  = ( !\i2c|state[1]~DUPLICATE_q  & ( (\i2c|r_detect_negedge_del~q  & (!\i2c|state [3] & \i2c|state [0])) ) )

	.dataa(!\i2c|r_detect_negedge_del~q ),
	.datab(gnd),
	.datac(!\i2c|state [3]),
	.datad(!\i2c|state [0]),
	.datae(gnd),
	.dataf(!\i2c|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data[2]~5 .extended_lut = "off";
defparam \i2c|r_data[2]~5 .lut_mask = 64'h0050005000000000;
defparam \i2c|r_data[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N57
cyclonev_lcell_comb \fsm|Selector17~0 (
// Equation(s):
// \fsm|Selector17~0_combout  = ( \fsm|state [1] & ( (!\fsm|state [3] & (\fsm|state [0])) # (\fsm|state [3] & ((\fsm|o_addr [0]))) ) ) # ( !\fsm|state [1] & ( (!\fsm|state [3] & ((!\fsm|state [2] & (!\fsm|state [0] & \fsm|o_addr [0])) # (\fsm|state [2] & 
// (\fsm|state [0])))) # (\fsm|state [3] & (((\fsm|o_addr [0])))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [0]),
	.datad(!\fsm|o_addr [0]),
	.datae(gnd),
	.dataf(!\fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector17~0 .extended_lut = "off";
defparam \fsm|Selector17~0 .lut_mask = 64'h02D702D70A5F0A5F;
defparam \fsm|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N58
dffeas \fsm|o_addr[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_addr[0] .is_wysiwyg = "true";
defparam \fsm|o_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N54
cyclonev_lcell_comb \fsm|Selector12~0 (
// Equation(s):
// \fsm|Selector12~0_combout  = ( \fsm|state [0] & ( (!\fsm|state [3] & (\fsm|state [2])) # (\fsm|state [3] & ((\fsm|o_data [1]))) ) ) # ( !\fsm|state [0] & ( (!\fsm|state [3] & ((!\fsm|state [2] & ((\fsm|o_data [1]) # (\fsm|state [1]))) # (\fsm|state [2] & 
// (!\fsm|state [1])))) # (\fsm|state [3] & (((\fsm|o_data [1])))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [1]),
	.datad(!\fsm|o_data [1]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector12~0 .extended_lut = "off";
defparam \fsm|Selector12~0 .lut_mask = 64'h28FD28FD22772277;
defparam \fsm|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N55
dffeas \fsm|o_data[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_data[1] .is_wysiwyg = "true";
defparam \fsm|o_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N24
cyclonev_lcell_comb \i2c|r_data~10 (
// Equation(s):
// \i2c|r_data~10_combout  = ( \i2c|r_detect_negedge_del~q  & ( \i2c|r_data [0] & ( (!\i2c|state [0] & (((!\i2c|state [2])) # (\i2c|state [3]))) # (\i2c|state [0] & (((\i2c|state [3] & \i2c|state [2])) # (\i2c|state[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\i2c|r_detect_negedge_del~q  & ( \i2c|r_data [0] & ( (!\i2c|state [3]) # ((!\i2c|state [0]) # ((\i2c|state[1]~DUPLICATE_q ) # (\i2c|state [2]))) ) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state [2]),
	.datad(!\i2c|state[1]~DUPLICATE_q ),
	.datae(!\i2c|r_detect_negedge_del~q ),
	.dataf(!\i2c|r_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~10 .extended_lut = "off";
defparam \i2c|r_data~10 .lut_mask = 64'h00000000EFFFC5F7;
defparam \i2c|r_data~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N25
dffeas \fsm|o_data[5]~DUPLICATE (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \fsm|o_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N9
cyclonev_lcell_comb \fsm|Selector13~0 (
// Equation(s):
// \fsm|Selector13~0_combout  = ( \fsm|state [1] & ( (!\fsm|state [3] & (\fsm|state [2])) # (\fsm|state [3] & ((\fsm|o_data [0]))) ) ) # ( !\fsm|state [1] & ( (!\fsm|state [3] & (((!\fsm|state [0] & \fsm|o_data [0])) # (\fsm|state [2]))) # (\fsm|state [3] & 
// (((\fsm|o_data [0])))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [0]),
	.datad(!\fsm|o_data [0]),
	.datae(gnd),
	.dataf(!\fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector13~0 .extended_lut = "off";
defparam \fsm|Selector13~0 .lut_mask = 64'h22F722F722772277;
defparam \fsm|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N10
dffeas \fsm|o_data[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_data[0] .is_wysiwyg = "true";
defparam \fsm|o_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N9
cyclonev_lcell_comb \i2c|Equal5~2 (
// Equation(s):
// \i2c|Equal5~2_combout  = ( !\i2c|state[1]~DUPLICATE_q  & ( (!\i2c|state [3] & (\i2c|state [0] & \i2c|state [2])) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|Equal5~2 .extended_lut = "off";
defparam \i2c|Equal5~2 .lut_mask = 64'h0202020200000000;
defparam \i2c|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N42
cyclonev_lcell_comb \i2c|always5~3 (
// Equation(s):
// \i2c|always5~3_combout  = ( !\i2c|state [3] & ( (!\i2c|state [2] & (\i2c|state [0] & !\i2c|state [1])) ) )

	.dataa(!\i2c|state [2]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|always5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|always5~3 .extended_lut = "off";
defparam \i2c|always5~3 .lut_mask = 64'h2020202000000000;
defparam \i2c|always5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N18
cyclonev_lcell_comb \i2c|r_data~11 (
// Equation(s):
// \i2c|r_data~11_combout  = ( \i2c|r_detect_negedge_del~q  & ( \i2c|always5~3_combout  & ( (((\fsm|o_data [0] & \i2c|Equal5~2_combout )) # (\fsm|o_data[5]~DUPLICATE_q )) # (\i2c|r_data~10_combout ) ) ) ) # ( !\i2c|r_detect_negedge_del~q  & ( 
// \i2c|always5~3_combout  & ( \i2c|r_data~10_combout  ) ) ) # ( \i2c|r_detect_negedge_del~q  & ( !\i2c|always5~3_combout  & ( ((\fsm|o_data [0] & \i2c|Equal5~2_combout )) # (\i2c|r_data~10_combout ) ) ) ) # ( !\i2c|r_detect_negedge_del~q  & ( 
// !\i2c|always5~3_combout  & ( \i2c|r_data~10_combout  ) ) )

	.dataa(!\i2c|r_data~10_combout ),
	.datab(!\fsm|o_data[5]~DUPLICATE_q ),
	.datac(!\fsm|o_data [0]),
	.datad(!\i2c|Equal5~2_combout ),
	.datae(!\i2c|r_detect_negedge_del~q ),
	.dataf(!\i2c|always5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~11 .extended_lut = "off";
defparam \i2c|r_data~11 .lut_mask = 64'h5555555F5555777F;
defparam \i2c|r_data~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y13_N19
dffeas \i2c|r_data[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[0] .is_wysiwyg = "true";
defparam \i2c|r_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N45
cyclonev_lcell_comb \i2c|r_data~9 (
// Equation(s):
// \i2c|r_data~9_combout  = ( \i2c|r_data [0] & ( (!\i2c|r_data[2]~5_combout  & (\i2c|r_data[7]~0_combout )) # (\i2c|r_data[2]~5_combout  & ((!\i2c|r_data[7]~0_combout  & (\fsm|o_addr [0])) # (\i2c|r_data[7]~0_combout  & ((\fsm|o_data [1]))))) ) ) # ( 
// !\i2c|r_data [0] & ( (\i2c|r_data[2]~5_combout  & ((!\i2c|r_data[7]~0_combout  & (\fsm|o_addr [0])) # (\i2c|r_data[7]~0_combout  & ((\fsm|o_data [1]))))) ) )

	.dataa(!\i2c|r_data[2]~5_combout ),
	.datab(!\i2c|r_data[7]~0_combout ),
	.datac(!\fsm|o_addr [0]),
	.datad(!\fsm|o_data [1]),
	.datae(gnd),
	.dataf(!\i2c|r_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~9 .extended_lut = "off";
defparam \i2c|r_data~9 .lut_mask = 64'h0415041526372637;
defparam \i2c|r_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N6
cyclonev_lcell_comb \i2c|r_data[7]~2 (
// Equation(s):
// \i2c|r_data[7]~2_combout  = ( \i2c|state [2] & ( (!\i2c|state [3] & (\i2c|r_detect_negedge_del~q  & ((!\i2c|state [0]) # (!\i2c|state [1])))) ) ) # ( !\i2c|state [2] & ( (\i2c|state [0] & (!\i2c|state [1] & ((\i2c|r_detect_negedge_del~q ) # (\i2c|state 
// [3])))) ) )

	.dataa(!\i2c|state [3]),
	.datab(!\i2c|state [0]),
	.datac(!\i2c|r_detect_negedge_del~q ),
	.datad(!\i2c|state [1]),
	.datae(gnd),
	.dataf(!\i2c|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data[7]~2 .extended_lut = "off";
defparam \i2c|r_data[7]~2 .lut_mask = 64'h130013000A080A08;
defparam \i2c|r_data[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N46
dffeas \i2c|r_data[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[1] .is_wysiwyg = "true";
defparam \i2c|r_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N21
cyclonev_lcell_comb \fsm|Selector16~0 (
// Equation(s):
// \fsm|Selector16~0_combout  = ( \fsm|state [1] & ( (\fsm|state [3] & \fsm|o_addr [1]) ) ) # ( !\fsm|state [1] & ( ((!\fsm|state [3] & ((\fsm|state [0]) # (\fsm|state [2])))) # (\fsm|o_addr [1]) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [0]),
	.datad(!\fsm|o_addr [1]),
	.datae(gnd),
	.dataf(!\fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector16~0 .extended_lut = "off";
defparam \fsm|Selector16~0 .lut_mask = 64'h2AFF2AFF00550055;
defparam \fsm|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N22
dffeas \fsm|o_addr[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_addr[1] .is_wysiwyg = "true";
defparam \fsm|o_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N18
cyclonev_lcell_comb \fsm|Selector11~0 (
// Equation(s):
// \fsm|Selector11~0_combout  = ( \fsm|state [0] & ( (!\fsm|state [3] & (\fsm|state [2] & (\fsm|state [1]))) # (\fsm|state [3] & (((\fsm|o_data [2])))) ) ) # ( !\fsm|state [0] & ( (!\fsm|state [3] & (((!\fsm|state [1] & \fsm|o_data [2])) # (\fsm|state [2]))) 
// # (\fsm|state [3] & (((\fsm|o_data [2])))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [1]),
	.datad(!\fsm|o_data [2]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector11~0 .extended_lut = "off";
defparam \fsm|Selector11~0 .lut_mask = 64'h22F722F702570257;
defparam \fsm|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N20
dffeas \fsm|o_data[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_data[2] .is_wysiwyg = "true";
defparam \fsm|o_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N42
cyclonev_lcell_comb \i2c|r_data~8 (
// Equation(s):
// \i2c|r_data~8_combout  = ( \fsm|o_data [2] & ( (!\i2c|r_data[2]~5_combout  & (\i2c|r_data[7]~0_combout  & (\i2c|r_data [1]))) # (\i2c|r_data[2]~5_combout  & (((\fsm|o_addr [1])) # (\i2c|r_data[7]~0_combout ))) ) ) # ( !\fsm|o_data [2] & ( 
// (!\i2c|r_data[2]~5_combout  & (\i2c|r_data[7]~0_combout  & (\i2c|r_data [1]))) # (\i2c|r_data[2]~5_combout  & (!\i2c|r_data[7]~0_combout  & ((\fsm|o_addr [1])))) ) )

	.dataa(!\i2c|r_data[2]~5_combout ),
	.datab(!\i2c|r_data[7]~0_combout ),
	.datac(!\i2c|r_data [1]),
	.datad(!\fsm|o_addr [1]),
	.datae(gnd),
	.dataf(!\fsm|o_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~8 .extended_lut = "off";
defparam \i2c|r_data~8 .lut_mask = 64'h0246024613571357;
defparam \i2c|r_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N43
dffeas \i2c|r_data[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[2] .is_wysiwyg = "true";
defparam \i2c|r_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N39
cyclonev_lcell_comb \fsm|Selector15~0 (
// Equation(s):
// \fsm|Selector15~0_combout  = ( \fsm|state [1] & ( (!\fsm|state [3] & (!\fsm|state [2])) # (\fsm|state [3] & ((\fsm|o_addr [2]))) ) ) # ( !\fsm|state [1] & ( (!\fsm|state [3] & (((!\fsm|state [0] & \fsm|o_addr [2])) # (\fsm|state [2]))) # (\fsm|state [3] & 
// (((\fsm|o_addr [2])))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [0]),
	.datad(!\fsm|o_addr [2]),
	.datae(gnd),
	.dataf(!\fsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector15~0 .extended_lut = "off";
defparam \fsm|Selector15~0 .lut_mask = 64'h22F722F788DD88DD;
defparam \fsm|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N40
dffeas \fsm|o_addr[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_addr[2] .is_wysiwyg = "true";
defparam \fsm|o_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N33
cyclonev_lcell_comb \i2c|r_data~7 (
// Equation(s):
// \i2c|r_data~7_combout  = ( \i2c|r_data[2]~5_combout  & ( (!\i2c|r_data[7]~0_combout  & ((\fsm|o_addr [2]))) # (\i2c|r_data[7]~0_combout  & (\fsm|o_addr [3])) ) ) # ( !\i2c|r_data[2]~5_combout  & ( (\i2c|r_data[7]~0_combout  & \i2c|r_data [2]) ) )

	.dataa(!\i2c|r_data[7]~0_combout ),
	.datab(!\fsm|o_addr [3]),
	.datac(!\i2c|r_data [2]),
	.datad(!\fsm|o_addr [2]),
	.datae(gnd),
	.dataf(!\i2c|r_data[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~7 .extended_lut = "off";
defparam \i2c|r_data~7 .lut_mask = 64'h0505050511BB11BB;
defparam \i2c|r_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N35
dffeas \i2c|r_data[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[3] .is_wysiwyg = "true";
defparam \i2c|r_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N36
cyclonev_lcell_comb \fsm|Selector9~0 (
// Equation(s):
// \fsm|Selector9~0_combout  = ( \fsm|state [0] & ( (!\fsm|state [3] & (!\fsm|state [2] $ ((\fsm|state [1])))) # (\fsm|state [3] & (((\fsm|o_data [4])))) ) ) # ( !\fsm|state [0] & ( (!\fsm|state [3] & (!\fsm|state [2] & ((\fsm|o_data [4]) # (\fsm|state 
// [1])))) # (\fsm|state [3] & (((\fsm|o_data [4])))) ) )

	.dataa(!\fsm|state [3]),
	.datab(!\fsm|state [2]),
	.datac(!\fsm|state [1]),
	.datad(!\fsm|o_data [4]),
	.datae(gnd),
	.dataf(!\fsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector9~0 .extended_lut = "off";
defparam \fsm|Selector9~0 .lut_mask = 64'h08DD08DD82D782D7;
defparam \fsm|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N37
dffeas \fsm|o_data[4] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\fsm|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|o_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|o_data[4] .is_wysiwyg = "true";
defparam \fsm|o_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N30
cyclonev_lcell_comb \i2c|r_data~6 (
// Equation(s):
// \i2c|r_data~6_combout  = ( \i2c|r_data[2]~5_combout  & ( (!\i2c|r_data[7]~0_combout  & (\fsm|o_addr [3])) # (\i2c|r_data[7]~0_combout  & ((\fsm|o_data [4]))) ) ) # ( !\i2c|r_data[2]~5_combout  & ( (\i2c|r_data[7]~0_combout  & \i2c|r_data [3]) ) )

	.dataa(!\i2c|r_data[7]~0_combout ),
	.datab(!\fsm|o_addr [3]),
	.datac(!\i2c|r_data [3]),
	.datad(!\fsm|o_data [4]),
	.datae(gnd),
	.dataf(!\i2c|r_data[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~6 .extended_lut = "off";
defparam \i2c|r_data~6 .lut_mask = 64'h0505050522772277;
defparam \i2c|r_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N32
dffeas \i2c|r_data[4] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[4] .is_wysiwyg = "true";
defparam \i2c|r_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N12
cyclonev_lcell_comb \i2c|r_data~4 (
// Equation(s):
// \i2c|r_data~4_combout  = ( \i2c|Equal5~2_combout  & ( (\fsm|o_data [5] & \i2c|r_data[7]~0_combout ) ) ) # ( !\i2c|Equal5~2_combout  & ( (\i2c|r_data [4] & \i2c|r_data[7]~0_combout ) ) )

	.dataa(!\fsm|o_data [5]),
	.datab(!\i2c|r_data [4]),
	.datac(!\i2c|r_data[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~4 .extended_lut = "off";
defparam \i2c|r_data~4 .lut_mask = 64'h0303030305050505;
defparam \i2c|r_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N13
dffeas \i2c|r_data[5] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[5] .is_wysiwyg = "true";
defparam \i2c|r_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N15
cyclonev_lcell_comb \i2c|r_data~3 (
// Equation(s):
// \i2c|r_data~3_combout  = ( \i2c|Equal5~2_combout  & ( (\fsm|o_data [5] & \i2c|r_data[7]~0_combout ) ) ) # ( !\i2c|Equal5~2_combout  & ( (\i2c|r_data [5] & \i2c|r_data[7]~0_combout ) ) )

	.dataa(!\fsm|o_data [5]),
	.datab(gnd),
	.datac(!\i2c|r_data [5]),
	.datad(!\i2c|r_data[7]~0_combout ),
	.datae(gnd),
	.dataf(!\i2c|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~3 .extended_lut = "off";
defparam \i2c|r_data~3 .lut_mask = 64'h000F000F00550055;
defparam \i2c|r_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N16
dffeas \i2c|r_data[6] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[6] .is_wysiwyg = "true";
defparam \i2c|r_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N0
cyclonev_lcell_comb \i2c|r_data~1 (
// Equation(s):
// \i2c|r_data~1_combout  = ( \i2c|Equal5~2_combout  & ( (\fsm|o_data [7] & \i2c|r_data[7]~0_combout ) ) ) # ( !\i2c|Equal5~2_combout  & ( (\i2c|r_data[7]~0_combout  & \i2c|r_data [6]) ) )

	.dataa(gnd),
	.datab(!\fsm|o_data [7]),
	.datac(!\i2c|r_data[7]~0_combout ),
	.datad(!\i2c|r_data [6]),
	.datae(gnd),
	.dataf(!\i2c|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_data~1 .extended_lut = "off";
defparam \i2c|r_data~1 .lut_mask = 64'h000F000F03030303;
defparam \i2c|r_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y13_N1
dffeas \i2c|r_data[7] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|r_data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_data[7] .is_wysiwyg = "true";
defparam \i2c|r_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N48
cyclonev_lcell_comb \i2c|r_i2c~2 (
// Equation(s):
// \i2c|r_i2c~2_combout  = ( \i2c|Equal5~0_combout  & ( \i2c|r_data [7] & ( (\i2c|r_detect_negedge_del~q  & ((\i2c|Selector0~0_combout ) # (\i2c|r_addr_dev [6]))) ) ) ) # ( !\i2c|Equal5~0_combout  & ( \i2c|r_data [7] & ( (\i2c|r_detect_negedge_del~q  & 
// \i2c|Selector0~0_combout ) ) ) ) # ( \i2c|Equal5~0_combout  & ( !\i2c|r_data [7] & ( (\i2c|r_detect_negedge_del~q  & \i2c|r_addr_dev [6]) ) ) )

	.dataa(!\i2c|r_detect_negedge_del~q ),
	.datab(gnd),
	.datac(!\i2c|r_addr_dev [6]),
	.datad(!\i2c|Selector0~0_combout ),
	.datae(!\i2c|Equal5~0_combout ),
	.dataf(!\i2c|r_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_i2c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_i2c~2 .extended_lut = "off";
defparam \i2c|r_i2c~2 .lut_mask = 64'h0000050500550555;
defparam \i2c|r_i2c~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N6
cyclonev_lcell_comb \i2c|r_i2c~3 (
// Equation(s):
// \i2c|r_i2c~3_combout  = ( \i2c|r_i2c~q  & ( \i2c|Selector0~3_combout  & ( (!\i2c|r_i2c~2_combout  & (((!\i2c|r_i2c~0_combout  & !\i2c|r_i2c~1_combout )) # (\i2c|r_counter[3]~0_combout ))) ) ) ) # ( !\i2c|r_i2c~q  & ( \i2c|Selector0~3_combout  & ( 
// (!\i2c|r_i2c~2_combout  & (((!\i2c|r_i2c~0_combout  & !\i2c|r_i2c~1_combout )) # (\i2c|r_counter[3]~0_combout ))) ) ) ) # ( \i2c|r_i2c~q  & ( !\i2c|Selector0~3_combout  & ( (!\i2c|r_i2c~2_combout  & (((!\i2c|r_i2c~0_combout  & !\i2c|r_i2c~1_combout )) # 
// (\i2c|r_counter[3]~0_combout ))) ) ) ) # ( !\i2c|r_i2c~q  & ( !\i2c|Selector0~3_combout  & ( (\i2c|r_counter[3]~0_combout  & !\i2c|r_i2c~2_combout ) ) ) )

	.dataa(!\i2c|r_i2c~0_combout ),
	.datab(!\i2c|r_counter[3]~0_combout ),
	.datac(!\i2c|r_i2c~1_combout ),
	.datad(!\i2c|r_i2c~2_combout ),
	.datae(!\i2c|r_i2c~q ),
	.dataf(!\i2c|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|r_i2c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|r_i2c~3 .extended_lut = "off";
defparam \i2c|r_i2c~3 .lut_mask = 64'h3300B300B300B300;
defparam \i2c|r_i2c~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y13_N7
dffeas \i2c|r_i2c (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\i2c|r_i2c~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|r_i2c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|r_i2c .is_wysiwyg = "true";
defparam \i2c|r_i2c .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N39
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout  = ( !\memory|addr_counter|o_cnt [14] & ( (\memory|addr_counter|o_cnt [13] & \memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0 .lut_mask = 64'h1111111100000000;
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \memory|addr_counter|o_cnt[0]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[0]~_wirecell_combout  = !\memory|addr_counter|o_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memory|addr_counter|o_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[0]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \memory|addr_counter|o_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N15
cyclonev_lcell_comb \memory|addr_counter|o_cnt[1]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[1]~_wirecell_combout  = !\memory|addr_counter|o_cnt [1]

	.dataa(!\memory|addr_counter|o_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[1]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[1]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \memory|addr_counter|o_cnt[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N48
cyclonev_lcell_comb \memory|addr_counter|o_cnt[2]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[2]~_wirecell_combout  = !\memory|addr_counter|o_cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[2]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[2]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \memory|addr_counter|o_cnt[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N12
cyclonev_lcell_comb \memory|addr_counter|o_cnt[3]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[3]~_wirecell_combout  = ( !\memory|addr_counter|o_cnt [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[3]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[3]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[3]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \memory|addr_counter|o_cnt[3]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N57
cyclonev_lcell_comb \memory|addr_counter|o_cnt[4]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[4]~_wirecell_combout  = !\memory|addr_counter|o_cnt [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[4]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[4]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[4]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \memory|addr_counter|o_cnt[4]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N18
cyclonev_lcell_comb \memory|addr_counter|o_cnt[5]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[5]~_wirecell_combout  = ( !\memory|addr_counter|o_cnt [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[5]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[5]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[5]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \memory|addr_counter|o_cnt[5]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N54
cyclonev_lcell_comb \memory|addr_counter|o_cnt[6]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[6]~_wirecell_combout  = ( !\memory|addr_counter|o_cnt[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[6]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[6]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[6]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \memory|addr_counter|o_cnt[6]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N36
cyclonev_lcell_comb \memory|addr_counter|o_cnt[7]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[7]~_wirecell_combout  = !\memory|addr_counter|o_cnt [7]

	.dataa(!\memory|addr_counter|o_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[7]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[7]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[7]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \memory|addr_counter|o_cnt[7]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N57
cyclonev_lcell_comb \memory|addr_counter|o_cnt[8]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[8]~_wirecell_combout  = ( !\memory|addr_counter|o_cnt [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[8]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \memory|addr_counter|o_cnt[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N51
cyclonev_lcell_comb \memory|addr_counter|o_cnt[9]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[9]~_wirecell_combout  = !\memory|addr_counter|o_cnt [9]

	.dataa(!\memory|addr_counter|o_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[9]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[9]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \memory|addr_counter|o_cnt[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N6
cyclonev_lcell_comb \memory|addr_counter|o_cnt[10]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[10]~_wirecell_combout  = ( !\memory|addr_counter|o_cnt [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[10]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[10]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \memory|addr_counter|o_cnt[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N48
cyclonev_lcell_comb \memory|addr_counter|o_cnt[11]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[11]~_wirecell_combout  = ( !\memory|addr_counter|o_cnt [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|addr_counter|o_cnt [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[11]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[11]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[11]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \memory|addr_counter|o_cnt[11]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N57
cyclonev_lcell_comb \memory|addr_counter|o_cnt[12]~_wirecell (
// Equation(s):
// \memory|addr_counter|o_cnt[12]~_wirecell_combout  = !\memory|addr_counter|o_cnt [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|addr_counter|o_cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|addr_counter|o_cnt[12]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|addr_counter|o_cnt[12]~_wirecell .extended_lut = "off";
defparam \memory|addr_counter|o_cnt[12]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \memory|addr_counter|o_cnt[12]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1_combout  = ( !\memory|addr_counter|o_cnt [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N34
dffeas \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N48
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout  = ( !\memory|addr_counter|o_cnt [14] & ( (!\memory|addr_counter|o_cnt [13] & \memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0 .lut_mask = 64'h2222222200000000;
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N51
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w[3] (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3] = ( \memory|addr_counter|o_cnt [14] & ( (\memory|addr_counter|o_cnt [13] & \memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w[3] .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w[3] .lut_mask = 64'h0000000011111111;
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N42
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout  = ( \memory|addr_counter|o_cnt [14] & ( (!\memory|addr_counter|o_cnt [13] & \memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N12
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2_combout  = ( !\memory|addr_counter|o_cnt [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y10_N13
dffeas \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N31
dffeas \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h00CC33FF47474747;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N33
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0_combout  = ( !\memory|addr_counter|o_cnt[15]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y10_N34
dffeas \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|audio_rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N53
dffeas \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N0
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout  = ( \memory|addr_counter|o_cnt [14] & ( (!\memory|addr_counter|o_cnt [13] & !\memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E007F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F807F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N45
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( \memory|addr_counter|o_cnt [14] & ( (\memory|addr_counter|o_cnt [13] & !\memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0000000044444444;
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N3
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout  = ( !\memory|addr_counter|o_cnt [14] & ( (\memory|addr_counter|o_cnt [13] & !\memory|addr_counter|o_cnt[15]~DUPLICATE_q ) ) )

	.dataa(!\memory|addr_counter|o_cnt [13]),
	.datab(!\memory|addr_counter|o_cnt[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|addr_counter|o_cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0 .lut_mask = 64'h4444444400000000;
defparam \memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "1FC1FC0F80FF0001FF0000FF0FF8007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFF801FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF001FF41A07C07FF007FF0001F20FFC00FFF400FF80FF009FFFC01FF17F807E1FF803F8FF803FC07C018E7FE00FFE0407E03FFC00FFE000FE03FF001FFE007FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF800FF807FE003FF003FF803F0007FE003FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC01FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "607FE001FFF00FFF03FE001FFC00FFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "7F005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F603FC5F781DC0600BFF03FC0E001FE7F801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1C0FE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333FF00001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00103FC221FFC3803FC1FFBFC2001E83FCFFC0003FC6E03FE6600CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFEE0005FF807F2FE001E67F8DFE00381FF03FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "0100FF01FE9FE000CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC001FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F80060FFC7F80E007E1BFDFF80C00FC07E3FF80001FF8FE73C00003F87FE03803F01FC3FF00803FF9C4FF80C00FC0FF03F801C0FF87FF080017FC07FB0F803F81FC0FF00C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C01F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F007E0FF0FF00001FF3FE3FE01803F81FE1FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F807F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C01F83F81FC07803F81F83FE1800FF07E07F00780FE07F81F007E1FE1FE07803F87F81FC07E03F81FC0FC0001FE07F0FE01F81FE07E07E01F81FC1FC07C03F83F03FC0700FF03F03F80F00FE07F07F01F81FC0FE07E01F81FC1FE07E03F83F80FC07E0FE03F80F80FE07F03E03F80FC0FC0FE01F03F81FC07F03E03F80FC0FE0FF01F07F80FC07C07E03FC0D80FF07E00F01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF807F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) 
// # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # 
// ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # 
// ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # 
// ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout  & 
// !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \audio_intf|serializer|r_data[31]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[31]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout 

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[31]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \audio_intf|serializer|r_data[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E007F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F807F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "7F005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F603FC5F781DC0600BFF03FC0E001FE7F801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1C0FE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333FF00001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00103FC221FFC3803FC1FFBFC2001E83FCFFC0003FC6E03FE6600CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFEE0005FF807F2FE001E67F8DFE00381FF03FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "0100FF01FE9FE000CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC001FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F80060FFC7F80E007E1BFDFF80C00FC07E3FF80001FF8FE73C00003F87FE03803F01FC3FF00803FF9C4FF80C00FC0FF03F801C0FF87FF080017FC07FB0F803F81FC0FF00C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C01F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F007E0FF0FF00001FF3FE3FE01803F81FE1FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F807F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C01F83F81FC07803F81F83FE1800FF07E07F00780FE07F81F007E1FE1FE07803F87F81FC07E03F81FC0FC0001FE07F0FE01F81FE07E07E01F81FC1FC07C03F83F03FC0700FF03F03F80F00FE07F07F01F81FC0FE07E01F81FC1FE07E03F83F80FC07E0FE03F80F80FE07F03E03F80FC0FC0FE01F03F81FC07F03E03F80FC0FE0FF01F07F80FC07C07E03FC0D80FF07E00F01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF807F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "1FC1FC0F80FF0001FF0000FF0FF8007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFF801FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF001FF41A07C07FF007FF0001F20FFC00FFF400FF80FF009FFFC01FF17F807E1FF803F8FF803FC07C018E7FE00FFE0407E03FFC00FFE000FE03FF001FFE007FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF800FF807FE003FF003FF803F0007FE003FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC01FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "607FE001FFF00FFF03FE001FFC00FFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) 
// # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # 
// ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout )) 
// # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout )) 
// # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N52
dffeas \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE (
	.clk(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory|audio_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N3
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout  ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout  ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \audio_intf|serializer|r_data[30]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[30]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[30]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \audio_intf|serializer|r_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007FF80006007FFFF00001FFF1FFC003FFE000230EFFFFE0000FFF0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0000FFFF007F80003BDF383F9FFFF00007F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0007FFE00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) 
// ) # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h3030505F3F3F505F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "FE3FC00007FF01FFFC0001FFF300EF1F801F9FFF007007FC07F87F801FF7FF01FC07E00FFBFF80001FF007FFFE8001FFF7C00F80001FC3FF00000FFC00FFFFE003F9FFE07FC00003FFFF00003FFF887FFE00007FF807F9FC8001FDFFF00400FF00FFFF80027FFEF83FF00000FFCFF90007E00F8FFF80000FFF00FFC08007F01FF01F807F801FFFF8007F3FC0FFDBE003FFFFFB2000C7901FFFFC00027FC07FFFE00001FFFFE08003E07FFFF80000FF80A07FF80007FDFFCFE00E00FCBFF00001FFBC03FF1F807FCFF80FE03C00F83FFF800003FC0FFC3E087F1FF03F80D80077FCFF803807F01FE1FE01F03FE07FF800007FC0FF03F00FE0FE07FC0000F01FCB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "FC01C03FC3FF7F800807E07F83F007C0FE07F83F00FC07E1FE01C01FC1FE1FC01E03F81FC0FC01E0FF03FC3F00FC07F0FF81E00FE0FC1FE01F03FC1FC0FE01F03F81FE07C03E03F87FC0F847F87F03F803C07F03FC3FC0000FE07FC3F007C0FF0FF03C01F87F81FE07C03F81FC0FE00007F03FC7F80780FE07F81F807E07F87FC7801F07F81FE03C01FC0FF07F00003F83FC7F007C0FF03FC1F003E0FE07F81E01FE0FE0FF01E01FC0FE0FE01E03F81FC0FC07E07F03F80F80FE07E07F01F00FC0FE0FF01F01FC0FE07E01F03F81FE0FC03F03F81FC0FC07F07F07F80F01FE0FF07E01F01FE0FF07E00F87F80FE07E01F03FC3FC0FC07E07F03F00F00FE07F83";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07E03807E03F0FE0FE01E1FE00F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF801FF0807E07F87C0FF00007FC1FE1E01FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF8007FF803FF007FF003FE003FFE3FF000FFF007FF803FFFFFE003FFFE01FE007FF8007FE007FFF800F81FFC001FFC03FF8010FF80FFC0043FE07FE03FE0003FE007F80FF03801FF03F80FF03F803F8003FFF00FF01FC7FE01FF800E001FF800FFF800FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE003FE01FFE00FFC007FE003FFFFFE0007FC007FE007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF801FFF80030007F003FFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF8003FC007FFE07E000FFC007FFE03FC001FE007FFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003FFE00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFFE00FFF0007FFC0003FFF9000001FFF801FFF000FFFF000FFF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80003FFF007FF8001FFC20007FFFC000007FFF007FF8003FFFC003FFF0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "003FFF0E01800001FFF001FFFC0001FFFC81FF0000FF81EE000FFFC00007FFF00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000FFFC0000C7FFFFFC00001FFFFFC003FFE00003FFFC07FE0003FF8FC6007FFE000007FFC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80001FFFF00FFF0007FF3FFC007FFC80001FFF803FF8001FFFC0003FFF000000FFFE000FC000FFFFC003FFE0000C0FFFFFE00001FF8FFE000FFE00001FFFF1FFE0003FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "1FC1FC0F80FF0001FF0000FF0E78007FF8003F80FE01FFFF001FFFFBC00F87F806C3F8063FF00F807FFB861FFEE01F807FF803FF8002FF01FF801FFE007FC07F800FFF8007EFFFF006739C003FFF000FF81E4001FFF041FF41A07C07FF007FF0001F20FFC60FFF400FF80FF009FFFC31FF17F807E1FF803F8FF803FC07C018E7DE60FFE0407E03FFC00FFE000FE03FF001FFE047FE11F8001FF800FFFFCE0200FC0007FFC403FFF200043FFE000FFE007FE07FF003FF860FF807FE003FF003FF803F0007FE103FFC03F800FF801FFFC103C6FFF00183FFC8007FC007FC0FFC80FFFC61FFE079EC07FF007FFE001E303FC001FFFC0F71C3F8101FFFC043FE201F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "607FE001FFF00FFF03FE001FFC1CFFF03FF001FFC00FFCC04F000FF8007FFF812007FC0F879FF0803FFE0003CFF8001FFF0021F7FE0007FFE03439FF8003FFF0003FFFC000FFFE0007FFF8400FFF0187E1F8001FFF8001FFFE0001FFF0007FFF0047FBF8000FFF8003F0340C1FFFC00FFE0F9800FFF81F0F07E1E03F7C003FF007BE01FFC01FFC01FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC01FFC03FE007FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F800FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E001FFF87FFC03FF0027F007FFC7E00003FE031FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC000FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF00007FFC11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07F83F81F80181F01FC7F80700FE3FCC7E0003FC3FC0FC03C0FC1FC0FE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03FC0FE03C03FFFE0B8038C7F01FC7F00807F07F1FC03C07F83F80F00081FE1FC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "7F005E70003E43E1F877000FFFFE1CE0C1807F839E7FF00001FBF87F800403FF9F80FFC00C03DB6FF19F8003FDFC07F80F643FC5F781DC0600BFF03FC0E001FE7B801FE00009FFF00FCE0003FFFF801DE0003FE7F3F8018003FFFE0FE100203FFF81FE020001FFFC09FC00403FFFC003FC003FCFF80187C003FE3F8802FC001FFF803E0F9C03FFF007F833801FFF80FE240F01FFF00FF982007FFE01FFFC0003FFE03F079000FFFE07C3FE000FFFE0180FC001FFFE07FFC0001FFF001F7F8003FFF80FE7D0007FFF86FCF00007F380FF000083FE7FAFF000301F8FFFC0000FF3B0FF900007F8739FF601CF0787FFF800013FE1FFFC000FFF80C1FFF8000783E5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "E0180F2E01FFFC000FFFB080FF180007E5E1F8071E0700FFFF08063FC040FFFC0007F1F8F01E0E4F81FCFFE00E4FE1007FFC0003E3F8FC731E07E1FFFFE00F0FE200FC7E1CCFE3F0787E0703C0FBFFF0030FFE001FFC0000FF730EFE7E006067FFF00303FC039FFF0001FE7700FE63804C27E3FC03A1FE0333F700001FE0603F66F01FE3F9FE03F03F80FB9FC0011FF2301FF87809CCF81FC0780FE079FFE00143FC221FFC3863FC1FFBFC2001E83FCFFC0003FC6E03FE6620CF3F9DFE1BE07C01FFFE0000FFF01BEFEC019FE7390F7000C0597FFFC001DFE230FFF00003FF801FC67800F01FF80F003FE430FFAE0C05FF807F2FE001E67F8DFE40381FF03F70";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "0100FF01FE9FE080CDFF1BFE43101E343FF8C001FDC731FFE0000FEFCB1F802201FE3FFC000119FC07FDDC0C1FEFC3BFE7C00F80FF3FD8031FFC1FFFF800E1FFC17FDE42001FC1FF01FC07F80F7FF80003F807E3FF006209FFF23F807F01FC1FF80003FDFC07FE1C00399FE6FF00603F80FFFFC0061FF80FF9F81060FFC7F80E007E1BFDFF80C00DC07E3FF80001FF8FE73C00003F879E03803F01FC3FF00803FF9C4FF80C00FC0FB03F901C0FF87FF080017FC07FB0F883F81FC0CF20C03F8CDFFB1C003FC0FF07F00003FC0FF07E00FE3FC0FF03C11F83FC3FC00007F83FC1F801C07F83FE1F803E1FF07F81F1C7E0FF0FF00001FF3FE3FE01803F81FE1FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "0E07F83FE0F801F3FF87F81F807F0FF07F80000FF07FCFF00047FF07FE1F827F03FC5FC00007F83F87F00181FF07FC3F00783FC0FF07C61F83F81FC07873B81F83FE1800FF07E07F0C780FE06781F007E1FE1FE078E3387F819CC7E73F81FC0FC0001FE07F0FE39F818E07E07E21F81FC1FC07C63F83F033C0700E303F03F80F00FE07F07F31F81FC0E607E39F81FC1FE07E33F83F80FC47E0E633F88F80FE07F03E03F80FC0FC0EE31F03F81FCC7703E23980FC0FE0F701F07B80FC07C07E03FC0D80F707E1CF01FC03E07F81F87F03000FE7F800FFFF07001FFF007FFC001FDFFFF8C7F7F003F81FE7C07F84003FDBF00701FF1003FFBC00FE0F80007FFC00";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout )) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout )) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N39
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \audio_intf|serializer|r_data[29]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[29]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[29]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[29]~feeder .lut_mask = 64'h3333333333333333;
defparam \audio_intf|serializer|r_data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "7E000007E3FF800FFFC0001FFFF807F80007FC1FF001FFF000007FFF807FF0001FFFF000FFFC000003FFF807F8FC00FFFFC007FFE000FFFBFF80FF00001F83FF001FFF00000FFFF81FE00007FC3FC001FFF00000FFFF01FFE0003FE7F000FFFF000000FFF803FF8003FFFF000FFFE000FF1EFF8731FFA03F9FF000FFFE0007FFF800FFF0000FE07FF0FFFFE0003FFFC003FFF000FFF1E03FF8000003DFFF803FFFC007FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0003FFFFE07F81E000E03FFC9FFFF80003FFFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE000FFFF807FFF8000403FFE023FFE00103FF80FFFF8001FFF800FFFFC001F83FFFFFBFF800";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "3FFF801FFFF0001FF8003FFF80003FFF01FFFFFF0001FFE003FFFC0003FF000FFFFC00001F80003FFFF8000FFF001FFFE0007FF0007FFFFF0000FFF803FFFF0000FFC000FFFFE000007C003FFFF8000FFF000FFFFC0003FFC01FFFFC0000FF0000FFFFC0003FF000FFFF80000FFC003FFFFC0003FFC01FFFF00001F80003FFFFC0000FF001FFFF80001FE000FFFF9E00000FF01FFFFE0001FE0007FFFF800001E00FFFFF00001FF8007FFFF00003F800FFFFE00001FF8007FFFF00003FF007FFFE00007FE001FFFFF80000FF00FFFFE0000FFC001FFFFC00001F803FFFFF00007FF001FFFF8000070007FFFE00000180007FFFFC0001FE007FFFC00000E0003F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFE00000FC0FFFFF80001E0001FFFC0000000387FFFFFCC0007FC007FFFF000000003FFF800FE0000FF7FFFFF800007E01FFFF0006000007FFFE1FC00007F81FFFFC000078000FFFE00000000F0FFFFFFE0000FFE01FFFF000000000FFFF003F80001FF3FFFFE00007F803FFFC007802007FFFF87FC0000FE07FFFE00000FC007FFF800000007FFFFE1F00400FFE003FFC00007007FFFFF0003E0003FFFFFFFF00003FE00FFFC000F80001FFFF80000001FF01FFFF800003FC01FFF8003FF0001FFFFFF100003FF807FFE0007FFF001FFFC0000000FFFFFFBF00003FFC003FFF0000F000FFFFE0001FC01FF001FFF80001FFF00FFFC001FFC0003FFFFE0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "01FFF01FFF0003FFF8007FFF001C0007FFE000C0000FFFF001FFF800078007FFFF00007FF0FFC003FFE0001FFFC03FFE0007FF8FFF80706000000FFFC07FE0001FFFF001FFF8003FE007FF03FFE001FFFF8003FFE0007F800FFFFE0001FF81FF8007FFC003FF00003FF8003FFF0000F1FFF8000003FF80FFF000FFFC0003FFF801FF800FFF001F0007FFFC0007FFE007FF000FFFE0000FFF83C0001FFE000FFE0001FFE000FFFC00007FFFC000000FFC03FFC003FFF0000FFFE007FE007FF001FC001FFFE000FFFE001FFC007FFF00007FFCFF0001FFF000FFE00007FFC003FFC0000000FF000003FFF03FFC001FFF00007FFFC00FF0007F803FE0007FFF0000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "0FFE000000FFF80FFE001FFFF000CFFF00470007FFF1000003FFFF80007E780006007FFFF00001FFF1FFC003FFE000230EFFFFE0000F9F0000F00FFFE00023FFF9F800003FFF8003FFFC0060003FFFF8000007FFFE0007FF80003BC33FFFE0001FFF1F90001FFE00003FFF81FF80007FFF8000FBFF8FC000FFFE03FF0003FFFC0007FFE007F000FFFFC000001FFFF8000FFF0047FC00FFFFC0007FF8FFE0007FFE0000FF3E03FF8001FFFE000000FFFF8000FFF80FFE001FFFF00007FF807FC001FFE00000007FFFE0007FFE00060007FFFE0003FFE4FF8003FFF00001E7FE7FFE0007FF0000000FFFF00003FFC07FE0003FFF80007FFF07F80007FF0430F003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFF8003FFE00070013FFFC0007FFF03FC001FFFC0001BF3F87FE0007FF03330001FFFE0003FFF033FC000FFFF8003F3F83FF0001FF87FFF0007FFF8000FFF818F8009FF9C0001FDF01FF8001FFC00000003F7FF0007FFE0C18000FFFF00007FFE07FF0003FF8000CE03FFFFC000DFE000FFF001FFE000C7FFCFFF00007FF000FFC0007FF0003FFFE000E0067FFF3E70E0007FF8003FFF000078F61FFFFE00F03E3BF007FFFE00003E223FFFC000FFE6003FFFBFF00001FFF71FFE0000FF00007FFF901E0007FFF387FC00003FFF81FFFF80000087FFE1C03F8001FFF0007FF80001FFFFFFFFC0030001FFD003FFF0060FFFF007F80003BDF383F9FFFF00007F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFF07FF80001FFF800FFFF00000FFFFE0FF1F8001FFF0007FFF80001FFFDE3FF00000FFFFC00FFFF00003FFFF81FCCC0000FFF8207FFE00006FFFFEFFC000801C7FC00FFFE00007FFFF07F80000038FE3E3FF0FFE0C07C7E00FF00003FFFE087FFF80C0003FFF00FC380007FFF001FFF8000037FFF87F001C0003FFE007FFC0000FFFFE07F000C0300FFF007FFE40007FFFC07F800007FFF800FFFF8F00007FFC03C3C0007FFFE007FFE0000007FFFFF800001E07FF001FFF000073FFFFFF00007FF03FFFE007F1C0007FFF03F00007FF0700FFF8001F8001FFF80000200FE1FE00FFFE00FC001FFFFE000FFFC01FF8007FF800000FFFFFF0001FFF01FFC4003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FEF8001FFF81E00007FFC1801F00003FF000FFFE0000007FFFFF006F9780FFC003FFFE0007FFFC0FFC0001FE03000FFFFFFC001FFF803FFFC007FFE000FFF80FC0007FFC03003F800FFFE003FFF00000FFFFC3FC00F80007FF800FFFE0000FFFE01FF00007F81FF01FFFFDE0007FFF00FF80000FFFE003FFF00C0003FFF807003E000DFFC00FFFE00001FFFF0FF80000000FFE001FFE00003FFF80FFE00007F0FFC03FFFC00001FFFC03FF80001FFFF007FF80000007FFE01C000003FFFF003FFE00003FFFFC1FC00000787FF000FFF00007FFFE01FF00003F87FE003FFE02000FFFE00FFC0007FFFE001FFF8000003FFF01FF04007FFFE001FFF8001FFFFFE0";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF800000000FFFFFFE0000001FFFFFE000000001FFFFFFE0000001FFFFFE000000003FFFFFF80000003FFFFFF000000003FFFFFF80000003FFFFFE000000007FFFFFF80000003FFFFFE000000007FFFFFF00000003FFFFFE000000007FFFFFE0000000FFFF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFC00000000FFFFFFE0000001FFFFFF800000000FFFFFFE0000000FFFFFFC0000C001FFFFFFC0000001FFFFFFC00000001FFFFFFC0001807FFFFFF800000001FFFFFFC0000000FFFFFF800000001FFFFFF80000001FFFFFF000000000FFFFFF0003F907FFFFFF000000001FFFFFFC007F000FFFFFE000000003FFFFFF80000001FFFFFF000000007FFFFFF00000003FFFFFF000000007FFFFFE00000007FFFFFE00000000FFFFFFC00000007FFFFFE00000000FFFFFFC0000000FFFFFFC00000001FFFFFFC0000000FFFFFFC00000003FFFFFF80000001FFFFFF800000001FFFFFFC0000003FFFFFF000000003FFFFFF00000001FFFFFF800000001FFFFFF000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00007FFFFFE000000007FFFFFF00000007FFFFFE000000001FFFFFF8000000FFFFFFC00003001FFFFFFE0000000FFFFFFC000000003FFFFFC0003FFFFFFFFF00001F0003FFFFFC0000007FFFFFF0000FFE00FE3FFFC0000FFFFFFFFC0000FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFC00FFC001FFF800001FFFF80007FFE001FFF000FFFE0003FFC0001FE3FF000FFFC0007FFC003FFF8003FFE0003FFFF80001FFF0007FFC000FFFC001FFF0003FF8180000FFFC007FFF0007FFE0007FFC000FFFF0007CFFFC000FFF8001FFF8007FFE000FFFE0001FFFFE0007FFC000FFFC003FFF0003FFE0000F07FF0007FFE000FFFE000FFF8001FFF8003FFFFE0007FFE0007FFE0007FFC001FFF8003FFFF00003FFF0001FFF0007FFE000FFF8003FFF0001FFFFF8000FFF8003FFE000FFF8001FFF0001F8127FE007FFF000FFF8003FFE001FFF0003FFE03F8003FFF8003FFC001FFF0007FFC000FFE01F8001BFF8001FFF000FFF8003FFE0007FF0079F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "018FFE001FFF0007FFC001FFF8001FF8000FFCEFFC000FFFC001FFF8007FF8001FFE0003FE00FFC001FFE000FFFC007FFE0007FF8001FF003FFE00FFF000FFFC001FFF0003FFF0003FFC001F9FFFF0007FFF000FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0003FFE000FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FFF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) 
// ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout )) ) 
// ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout 
//  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout )) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h11DD030311DDCFCF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "FFC1FC001FF800FFFFFF80030001FFFC0F870000801FFFFFFC0000000FFFC000E03FE003FFC0FFE0007E01FFF03E000FFC007FFE3FF0000000FFFE3FC0003FF8007FFF07F0000003E1E00FFC00FF80FFF87FE001FF007FFF80007FE0001FFF03FFC001FC07FFE1F0003FF801FFF01FFE000001FFF81FC001FFE007FF9FC0007E001FFF800CF007FF01F3C1FF8007FF007FF800000FFFC03FF807FF800FFC07FFC00000FFFC00FFC007FE000703FFF0060003FFF001FFC007C000401FFF0003C007FF00033FFC001FFC00FFF8001BFFFF807FC01FFE003FF003FFE00003FFF001FE001FFC00780FFF00F0001FFF8003F8001FFFF000FFF0001C007FFC00003FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00FFF001FFC00063FFFF0388007FF003FF801FFF80001FFF8017F000FFF00FF07FFE0300007FFC001FC003FFFF8003FFC000F007FFF000007D8007FF8007FF0007FFFFF0300000FFD81FFC007FF80001FFFC001FC003FFC00FC03FEC000001FFF000FF800FFFF80003FF8007F807FFC00000FFFE0FFE001FFC001FFFFFF8000007FFE003F800FFF0000FFFFC0007000FFF000F801FF0F80003FFE000FC007FFF80001FFF000FE03FFF8000019FFCFFE0007FF0003FDFFFFC00000FFF800FC007FF80003FFFF00018007FFC003F80FFC800003FFF0003F803FFFE00007FF8001F81FFF8001F007F81FFC003FF8007FF6FFF8100001FFE063E001FFE00033FFFE0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "01F001FFF800FC017FE00001BFFF001F8001FFF0018FFFF0001E71FFF80007C607FF8001FFFE0001FFF8FFF8003FF800E7C607FFE0000FFFE007FE003FFF3001FFFC0000003FFF8001F9C000FF8003FFF0000007FFFF00003FF801FFC007FFC0001FFFFC3BF0001FFE01FE003FFF80003FFF801FFC001FFF8000FFFE000000FFFE00FFFC000FFFC007FFE000078FFFF86001008007FF001FFF80003FFFE01FF0001FF803F800FFFC0000FFBE00FFF0007FFC0003FFF9000001FDF801FFF000FFFF000FEF8000380FFFFE000606001FFC007FFE00007FFFF87F80007FC03FF803FFF80603F8F007FF8001FFC20007FFFC000007F7F007FF8003FFFC003F3F0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "003FFF0E01800001FFF001FFFC0701FFFC81FF0000FF81EE000FFFC06007E3F00FFF0007FFF8001FFFE000003FFF800FFC0007FFF000F07C0000C7FFFFFC00001FFFFFC003FFE01C03FFFC07FE0003FF8FC6007FFE0000078FC03FFC000FFFF8007FFF0000003FFF0003E0000FFFE001FFF8000007FFF3FC0000F803FFC007FF80E01FFFF00FFF0007FF3FFC007FFC80001E07803FF8181FFFC0003FFF000000FC7E000FC000FFFFC003FEE0000C0FFFFFE00001FF8FFE000FCE00001FFFF1FFE0383FF8F00001FFC000003FFF03FF0003FFFC000FFFE0003000FFFE0000007FFFF8001FFE0007380FFFFE00003FF87F38007FF00007FFFFFFF80003FFC00006";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "9C41DCCF8CC70001034E20E70DB9F87E39803F80FE01FFBB3F1FE1FBCF0F8679A6C239C638320F9E7FF499DFFEE01F807C39F38883E2FF001FBF14763C7BC07D840F9F8FC5EBFFF206739C043FF7000C781E4001F8F1B1E341A07C07C77E50F0601D2480C9CC7F43CEFB883769FFFCC93317FBA7E5F79F398FF9FA0C07CC98E7269CF3E0407E0BD3DF8C023E0CE038B1EDE0E3A67E11F8001838FEFFFFCE0200FC0F07F9C4C3FFF200043FCE1C0E1EF061E676F0F36189CE18070E373033FB07803F0006066FB87C03D818E1839FFFC103C6FFF18183FDC8007E4E07E44FFC9EFC3D99E3E079EDF7E31F7C1E001E3039CDF9FDFC0F71C3F8101FEFCE43FE201F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "607E6019FFF1CFFF037607183C62F3F033F031B1C78F8CC049000C18C47FFF812007FC0F879FF0803FFE7003CF38001FFF0021F7FE0007FFE63439F18023FFF2003FFFC000FFFE0007FFB8420FFF1187E1D8011FFF9801FFFE0001FFF0007FFF2047FBD800CFC99803F0340C1FFECFCFFE0F983CFBFF9F0F07E1E03F7C783FF007BE39F8C71FFC41FF801FF007FC007F801FFF87F8003FFC070600FFE0387C003FF1039001FFF00FF00FFF001FC61E7C03FE307FE01FF803FE007F800FFF83FC001F1F7F83F820FE001FC00FFC03F878FFC03FF207FF001B701FFFE001000FFE07FF803FF01FFE00FFF007E021FFF87FFC03FF0027F007FFC7E00003FE031FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "79C01FFF81FFF8380007FFE03FFE080001FFF005FFE40001FFF8000FFFC001FBFF8FE7FFC00078FFC107FFF0000FE9FCFFFFFC180FFE007FEFFC00003FF07FF3FF00001FE00FF9FF80000FF007FC1FC00001FFFFFE7FF80000FE003FFFF80007FF03FFC07E00001FE39FF8FF01807E7C11FFE70001C07C17FE03F10001FFF80E01F0003BFF803FF018007F1FF0FFC01FE0079FFC007FFFC003FFFF007F81E060E0077E0FFFFC001C3FC00F3FF8017FE0001FF1CF0007FFFC40700FC003FFF0007FF84007FDFF07F801FFBCFFC78007FFFE001FFCE007FC1F03CF7000F47FC7C001FFFE003FFE0003FF3C00FF8070007FFFE00380FF0C3FFC0001FF0F300FE070";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "7BFE03E381F1FE063FFFC000FF9F001FC0783CFFFE0181F83FE00FF9C000FF878E0FF8C018FFC781C0787E00FF03F0403FFF820FF03C003FCFC180E01FFC5FCFE0007FFF8F07E0F000FE0F83F0F07C383FC3F00183FFF80FF01003FFFFC7003C00F83FE1F801C3FF00C1FE0000FF3FC47E1C00FC3FE0FC01F0FF08C0FE01E07983F81F80181F01FC7F80700FE3FCC7E0003DC3FC0FC03C0FC1FC0CE03E03F83FC1F01803F39F07E01E03F03F81E01E07F81FC0F80001F03CC0DE63C03FFFE0B8038C7F01FC7F00807F07F1FC03C27F83780F00081FE1EC0FE01FE3FF803FF03040F3C7FE03000FFFFFFB00000FF01DFE7008E3FFC3C0FF001E41FFC07007D80F";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "5D005E70C03E42E078773FEFCFCE1CE0C58759839E7FF0E061DA3A738004C38F9780DE430D03DB6F919FBF027D81C5F9AF6BB045F781D59600B017B8C2E01DF2748C1FEF802906F00FCE0823CFFF801DE0403BE673F80181E30FFE0FE100273FF381FE020001FE0C09FC00403FF9C003FC803FCE381187C783063F8802FC0E183F8C3E0F9C7B3F9187F833831C97B8FE240F01FEF78FF982086FFE01FFFC0303F820BF07901EFF4607C3FE03CFF8E0180FC009FF8E07FFC00F93FF001F7F8063FFB80FE7D01D73FF86FCF08007F380FF0000839E7FAFF020309F8FFFC0C00BF3B097901F8608739FF601CF0787FCF9E0013FE1F73C070FDF80C1FFF800078365";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "E0180F2E61FFCC03CFFFB0808F180007E5E1F8071E071CFF9F0BE63CC040CFFC0305F178F01E0E4F99FCFBE0EE4DE10341FC01E323F8FC731E17F9FF8FE1EF686A0CA40E5D386B3078068763DCFBF7B0E30FFE10121C00E0BF730EDE7E0C6067FE7183631CC39F8700E1E67706E263834C26E3EC1BA1F61B33291C4C11E0642366FFF3EBC9FE0BF030BE9B9049CD50F234107878E9CCC857DDD80F2079F82301223DA2173C389B3C17FBFDA00129BFCF146C239C6EE202665ECF3D9DF7FBE67C19FF2218E2F1F59BAF2C7F99E5390B50C0C1597E63D1E5D7A232F910FE13B18C11C65830905C380F0427E5B0F64EF20529807F2FEFE12600BD5EA8399FF00091";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "0936E11DC298A760CDBF5A7E43501E343338C00DE5C731E1FA0E0FEFCB1C8022E1BA3C7C03E119DC0405DC121F6FC3BFE7DFCF80F13F5B835FFD1FFF8BBAE1E7597EDE520819C1C165FDC7FB8F497B03EF0807E3EF186209FFF230BF7D41FD980803D3FDFC048E1C3E399B26FF70603F86FFFCCF061C7B89F9C1EC60E3C7D8CE1B4E1B3D85BEC3CAC2723C0FE11DC788E73C700427876E43BFB101FD38760BFBCF9C48F80C7C8C2C5021EF1CCC39F07280397EC071B0FB7B9A1258B15CC0BE8CDFCB1C1FA04EE10673E003EC09B07E7CFE3FC0C303CE9F820C304F03F41830C1C8F1CA43A31E1F9F3E1E706081F637E0E70C13C079873CE3CE618FA0810E1DCF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "8E06F831E0FBF9F3C38708DFBF730F307D8202CCF073CFF3F847E7271E1FBD7703BC58C003F438278791E19187763C397F783CC4FF04C9918389105F798A589983BE983E830660717279C86F59BD93F721FE1FE05B5AC960BD653468A1BD8C0FCC0418E0670C245FBD76F4227EDD0810C18CE5D92183F32CDE73E9D7210319EF3C826413614D89905E9AF42C509D04D86F62CB09309CC5B4669A4B0B48BC86E632327309CDC0EC4924D9330998534B626DA6BE8DE86E897DF264BEDD85C0467B040D9C8926262D0104F3E76191F87F13018CE60BF8FFFF07001FFF0C63FC1C1FDFFFFB3617F3E3B8DFE7CC63841F21DB90E7018F1063BFBC008E0FB000787C0F";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "FE3FC100079F01FFFC0001FFF300EF1F801F9FC7007007FC07F87F8F1FF7BF01FC07E00FFBFF80001FF007FFFE8401FFF7C00F80001FC3FF00000FFC00FFFFE383F9FFE07FC00003FFFF00003FFF887FFE03007FF807F9FC8001FDFCF00400FF00FFFF83E27FFEF83FF00000FFCFF90007E00F8FC180F00FFF00D3C083C7F018331F807F801FFFF83C7F3FC0FFDBE1F3FFFFFB2000C7901FFFFC20027FC07FFFE10001FFFFE08003E07FFE18E000FF80A07DF80007FDFFCFE00E00FCB8300071FFBC030F1F8F7FCF780FE03C00F83BBF804003FC0E1C3E777F1EF03F80D80077FCF98038E67790618EFDF03CE07FF8000079C4C31BF3EFE0C2070C0010F01FCB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "8CF1C73DC3FF7F860807E07383F1E7C0C626183F3CFC07E1E621C799C1CE1C4F1E339818C0FCF1E0F7230C3F3EFCC670E181E7C860FC1E671F338C1CC0C279F031898607CF3E239860CCFBB638730319C3C47F03FC3FC0000FE261C3F3E7C0C70FF03C79F879818667CF31818C0FE30007F033C7F9C79EC2761999BF7E07F87FC7879F0708186F3CF90CC8307F00003F83FC7F3E7CEC3220D9F3F3E0FE06381E398E0CE0E731E790CCFE0CE71E033910C0FDF7E0430319CF9EE607E06101F7C844C60C379F7D84C8666279F0319D864FCF33339998C0CCF63073071BCF3D864E307E79F018E0FF07E78F87D98C647E79F031C30DEFCE6666303B00F00DE07F83";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "F01FC0FE07F00FC0FE0F80FC07E0FF87F03E01F03FC0FCFF00F83F83F83FC0701F81FE7F80FC0380FE07F01C3FE0003FC07603807E03F0FE0FE01E1FE78F8FE01F03F87F01F81F03F80780700FFFF80707F80780FC0FC0FE00007F03FFF861FF0807E07F87C0E7000073C1FE1E11FF03807C1FF0E3F8000FFFE0001FF801F800FFFC0CFF0003E1FFF81878F803FF007FF003FE003FFE3FF000EFF0E7FF803FFFFFE003FFFE01FE007FF8007FE007FCF800F81FFC001FFC03FF8010FF80FCC0043FE07FE03FE0003FE1C6180FF03801FF03F80FF03F803F8003FC710FF01FC7FE01FF800E001FF800FFF878FFC03FFE03FF803FC01FFF807FC000FFFE07FFE1F8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "000FFF81FFE00000003FFC00FFF800FF807FFC3FFE3C3FE01FFE00F1C087FE003FFFFFE3E07FC0061E007E000FF801FFFFE000007F807FFF8003FFC003FF8FFE000FFC00FFF03FC003FF831F9F80030007F003DFF801FC0078001FFFE000CF0003FFFFE000FFF001FFE3FF81C3FC0078FE07E000FFC007CFE03FC001FE007BFE001C07FE007FFFFE000007007FFFFF0001FF0007FFFFE00000000FFFFFE00000F8007FFFFC0000F8007FFF1E0003FF001FFFFFF8000FF00FFFFFC0007FE001FFFFFE00000F01FFFFF80000FF800FFFFE00001EE01FFFC380003FF000FFFFF00007C001FFFC00001FC000FFFFFE000000007FFFF80000FF8007FFE1FFC000000F";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h272727270055AAFF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout  = (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout )))

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \audio_intf|serializer|r_data[28]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[28]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[28]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[28]~feeder .lut_mask = 64'h3333333333333333;
defparam \audio_intf|serializer|r_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000FFFFFFE00000007FFFFFFFE000001FFFFFFC0000000FFFFFFFFF0F8001FFFFFF80000001FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000001FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00000003FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00000007F801FFFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000000FC007FFFFFFE007FE01FFFE000001FF807FFFFFFE01FFF03FF8C000001FF007FFFFFFE03FFE01F800000003FE01FFFFFFF8007F003FFFE000001FE00FFFFFFF001FFC3FFFFE000000F000FFFFFFF803FF83FFFFE0000000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "001FFFFFFF803FF00FFFFC000001FC03FFFFFFE0007801FFFFFC000000000FFFFFFE003FE07FFFFF8000000001FFFFFFE003FC03FFFFF800000C001FFFFFFE003F801FFFFF800003C001FFFFFFC001E003FFFFF8000078003FFFFFFC003E007FFFFF8000000003FFFFFFC003801FFFFFF8000000007FFFFFF800F8003FFFFF8000000007FFFFFF00000003FFFFF800000000FFFFFFE0007001FFFFFF806000000FFFFFFE0000001FFFFFE00E000001FFFFFFE0000001FFFFFE01C000003FFFFFF80000003FFFFFF03C000003FFFFFF80000003FFFFFE07E000007FFFFFF80000003FFFFFE07C000007FFFFFF00000003FFFFFE0F8000007FFFFFE0000000FFFF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFC1F800000FFFFFFE0000001FFFFFF83FC00000FFFFFFE0000000FFFFFFC3F80C001FFFFFFC0000001FFFFFFC3FC00001FFFFFFC0001807FFFFFF83F800001FFFFFFC0000000FFFFFF83F800001FFFFFF80000001FFFFFF07F000000FFFFFF0003F907FFFFFF0FF800701FFFE0FC007F000FFFFFE0FF000003FFFF3F80000001FFFFFF0FC000007FFF03F00000003FFFFFF0F8000007FFE07E00000007FFFFFE1F800000FFFC0FC00000007FFFFFE1F0000C0FFF80FC0000000FFFF03C3F0007C1FFE007C0000000FFFF8FC7E000303FFC00F80000001FFFC0787C0007C1FFE007C0000003FFFFFF0FC000003FF000F00000001FFF0078F8000781FFE00F000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00007FFFFFE1FC000207FF001F00000007FFFC0E1F8000601FFF03F8000000FFFFE3C7FC03001FFFFFFE0FE0000FFFE01C0E0000003FFFFFC0003FFFFFFFFF0FF01F0003FFE1FC0F00007FFFFFF0780FFE00FE3FFFC0000FFFFFFFFC0E00FF8003FFFFFF0001FE07FFFFC0001FC001FFE7FFE0001FFFFFFFF00000FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "7E000007E3DF9F0FC1C0701FFFF807F800078C1FF001FFF000007E1F9E7FF00018FFF000FFFC000003FFD8E7F8FC00FFF3CFC7FFE300FFFBFF80FF00001F83071E1FE718000FFFF81FE000061C3FC081FFF00000F87F19FFE0703067F038FFEF000000FC39C3FF83330FFF070FF1E7F8FF1EFF8731FFA03F9FF000FFFE3F87BFF800FFF0000FE07FF0FFFFE0383FFFC183FFF010FFF1E03FF8000003DFFF803FFFC787FFF801FFF0000FFC7FF87E0FFE00007FF80FFFF0FC3FFFFE07F81E000E03FFC9FFFF83E03FCFC00FFFFC01F00FE1FFE1C00003FFFC01FFFE3F0FFFF807FFF8080403FFE023FFE00103FF80FFFF8FE1FFF800FFFFC001F83FFFFFBFF8FC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "3FFF801FFFF0001FF800381F80C03FFF01FFFFFF0001FFE003C03C3FC3FF000FFFFC00001F80003FFFF9FE0FFF001F07E0007FF0007FFFFF01C0FFF803FFFF0000FFC000E03FE000007C003FFFF81C0FFF040F00FC1F03FFC01FFFFC0000FF0000E00FC3F03FF000FE3F80000FFC003F81FC3F83FFC01FFFF00001F80003C07FC1C00FF001F83F80001FE000F00F9E00000FF01FF8FE0001FE0107007F800001E00FFFFF00001FF8007801F1FC03F800FE3FE00001FF8007C1FF1FC03FF007F0FE06007FE001FFFFF80000FF00FF03E0F80FFC0F1C01FC00001F803FFFFF00807FF001E01F8780070007007E00000180007E07FC6001FE007C07C00000E0003E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "07FFE00040FC0FFFFF80001E0001C03C0000000387FFFFFCC0307FC00781FF00000000381F800FE0000FF7FCFFF800007E01F03F0006000007FE3E1FC00387F81FFFFC000078000F80E00000000F0FFFFFFE01E0FFE01C07F078000000E03F003F80001FF3FFFFE00007F8E3C0FC3C7802007FFFF87FC00F0FE07FFFE00000FC007C01800000007FFFFE1F00400FFE003C1C03007007FF00F0003E0003FFFFE7FF00003FE00E07C0F8F80001FEFF80000001FF01FF0F80E003FC01E078003FF0001FFFFFF100603FF807FFE0207FFF001F07C0000000FFFFFFBF00003FFC10381F0000F000FFFFE0001FC01FF001FFF80601FFF00F07C3E1FFC0003FFFFE0000";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "01FFF01FFF0783FFF8007E1F001C0007FFE000C0000FFFF001E0787C078007FFFF00007FF0FFC003FBE0001FFFC03E3E0FC7FF8FFF80706000000FFFC07FE07F1E1FF001FDF8003FE007FF03FFE001FFFF80C381E1F07F800FFFFE0001FF81FF8007C7C003FF00003FF83E3C0F0000F1FFF8000003FF80FFF078E07C0303FFF801FF800FFF001F0007FFFC1F07C1E307FF000FFFE0000FFF83C0001E06000FFE0001FFE0F8F03C00007FFFC000000FFC03FFC38381F07C0FFFE007FE007FF001FC001FFFE000FC063E1FFC007FFF00007FFCFF0001F87100FFE000079FC783C1C0000000FF000003FFF03FFC7F1C0F01807FFFC00FF0007F803FE070607F01C0";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "0FFE000300E0180FFE7F9C1FF000CFFF1847018700F10007F383FF81C06199FE06037C0FF00081F9F1FFC0F380E1FC230EFF7BE0FFCE610180F00F1FE0C023F8F9F800FC301F8FC3C1FC0060003F8FF8000007FF8E1F87818CC03BC33FFFE0FC1FFF1F90201E0E00603FFF81F787FC703F8000FBFF8FC030FF0E03FF06E3817C1F07FFE007F000F83FC000001FFE787F0F030047FC00FFFFC1B07FF8FFE1FE7C3E0000FF3E03FF8F81C1FE000000EFFF83C0FFF80FFE001E1FF18F07FD807FC081F0E00000007FFFE1FC780E00060007FFFE0003FDE4FF89C3E0700001E7FE7CFE7C07070000000F9FF00983FFC07FE0103CFF80007FFF07F838078F0430F003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFDF9FE3F8600070013FFFC0007FFF03FC0C1F83C0001BF3F87FE0007C303330001FFFE0083FDF033FC400E7FF8003F3F837F3FC1FF87FFF0047FE787FCF83818F8009F19C0001FDF01FF87C180400000003F67F0467E060C181E0F07F00307FFE07FF0602038000CE03FF3FC020DC6000FFF181FFE000C7FFCFFF00007FF000FFC0007FF0003FBFE000E0067FFF3E70E0007FF818380701C078F61FFFFE00F03E3BF007FF3E18803E223F8FC0C0FFE6003FFFBFF000F1E7F71FCE0840FF000079FF901E0FC7F1F387FC00003FFF81FFFF80004087E0E1C03F8071F8700070383FF1FFFFFFFFC0030601FFD003E8F019CC07F006780003BDF383F9FFFF07FC7C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "07F07FF80031FFF800FFFF041F8FF63E0FF1F8C61FF7000701F807E1FF7DE3FF00004FFFFC00FF3F007F3FF7F81FCCC0000FFF82079FE03F86FFFFEFFC000801C7BC00F81E01FE7BF7F07980000038FE3E3FF0FFE73C738678FF001C3FFFE087FFF80C3C0380300FC380607FC7001E0F8803037FC187F001C000387E00708C07F8FE1FE07F000C0300FFF007FDE43FC7C01C07F800F07FFF800FFFF8F1FE0600C03C3C0007FE1E1879FE0000007F9FFF800001E061F101FF7008073FFFFF701007FF03FFFE007F1C1F0783F03F00007FF0700FFF8001F81E180380000200FE1FE00FFFE00FC001FC3FE3E0FFFC01FF8007FF800000FFFFFF05E1EFF39FFC4003";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FEF80C1E1F81E0000701C1801F00003FF0F8F00E0000007FFFFF006F9780FFC003F0FE1E07FFFC0FFC0001FE03000FFFFFFCFE1FE78C3FFFC007FFE000FFF80FC0007FBC03003F800FE3E3E3FFF00000FFFFC3FC00F80007BF800FFFE07C0FFFE01FF00007F81FF01FFFFDE1FC780738FF80000FFFE003E1F00C0003F03807003E000DC3C78F87E00001FFFF0F380000000E0E001FFE01F83FDF80E1E00007F0FFC03FFFC003E1F00C63FF807C1FFFF007FF8000000700601C000003FE073E3C1E7F983FFFFC1FC000007870F1F0FF700787F1FE11CF00003F87FE003FFE02120FE1E78FFC01870FFE0E1FFF8000003F0701FF04007BFCE3F1FE38E01FFFFFE0";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FF1CC0FFC001FFF800001FFFF80007E0E1E1FFF1C0FFFE0003EFC0001FE3FF000FFFC0607FFC183E1F8403FFE0003FFFF80001FFF0007FFC0E0FEFC261F7F0003FF8180000FFFC007FFF0707E7E3F07FFC000FFFF0007CFFFC000FFF8181FFF8007FFE000FFFE0001FFFFE0007FFC0C0FC7C3C3E3F0003FFE0000F07FF0007FFE0C0FC1E3F0F0383E1FFF8003FFFFE0007FFE0707E1E1F8781C3E1FFF8003FFFF00003FFF0001F9F0F87C0E0C0FC38003FFF0001FFFFF8000FDF8003C3E0C0FE38001FFF0001F8127FE007FFF000FFF8183FFE001FFF0003FFE03F8003FFF8003FFC081FFF0007FFC000FFE01F8001BFF8001FFF000FCF8063E7E0007FF0079F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "018FFE001FFF0F07FFC3E1F9F8001FF8000FFCEFFC000FFFC301FC78307C780C1F3E0003FE00FFC001FFE080FFFC007C1E0F078F8001FF003FFE00FFF000FFFC7C1FDF0303FFF0003FFC001F9FFFF0007FFF1E0FFFC001FFE0003FFFF000FFFF80003FFF8007FFE000FFFC000FFFF800FFFFE0003FFF0007FFF000FFFC0003FFFE003FFE0001FFFE001FFFF0003FFFC003FF00001FFFF0703E3E100FFFF0003FFE0003FFFC001FFFC000FFFF0007FFE0007FFFC001FFFC001FFFF0007FFE0007FFF8003FFF8001FFFF000FFF8000FFFF0003FFF8001FFFE000FFF8001FFFE0003FFF0003FFFC001FFF0001FFFC0007FFE0007FFF8003FFF0001FFFC0007FFE00";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "07FFF0007FFE0003FFFC000FFFC0007FFF0007FFE0003FFF8000FFF8000FFFFC007FFC0003FFF8000FFF80007FFF8007FFC0003FFFC001FFF80007FFFC003FFE0007FFF8000FFFE0003FFF8003FFF0003FFFC001FFFC000FFFE000FFF80007FBF8001FFFC000FFFE001FFF0000FFFF8003FFE0003FFFC007FFC0003FFFE0003FFC007F9FFC01FFFC0007FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFFFFFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00000007FFFFFFFFC000003FFFFFE00000007FFFFFFFF0000007FFFFFF00000007FFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # 
// ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) 
// ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h5030503F5F305F3F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "0E37C6C4076721FFFC1BC1E6F300EF1FB19B9F3B7E71F61DC47861B2DFF6473DFCF4E7E17BE783801C708787E2BBC5F817C00F80385E438126000FFC7EE3FFE47309FFE87FC00003FE3F007F39FF8871FE0CC07C0BB719FC9FC1FDE3358430FF40E1EE841A4FFEF83F93601CC7CD191266E90FAE3E8F0F8C0710ADC084261397D4DF8F799E1809B9C37F3FC0C1DBE60BFFE07B20F0C7901F399CDE0240DF60FEE2F801E7D9E08323E07FF9E91C388180A042783FC6FD83CEE78E3CECA7D187890FACF3F35FB061CE9BC8EF3C7CF8345F8FA0038CE9EC26B6431973218CDBF877FCE68C3B11984DADF27BF3A36661F8661B465AA567B5587EAC7494E06CF0104B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "7509D8A24303709989E4274C9B1217DEBAD5ABB35A85E42198D9CB565D36D396DECA6BD75C8D09E6C95AF5B95DC52596DEBDEBA7A0C4D9A8DF4A75DB1FBC85B7AEB57A05D0B2DA6A5B728CADD84D32EA3BDB41121C30CF03E82D5E5B94D6D0BB4C13BD851866BD7B94D2AE9D74482CC1F4302CC60A27A0A48C2A568E42F41861C7985104F3F4B6A57C952C57617C0721833C614D451A55914515EB6C86F5DB9E4572CB269B4DE84F5286EB289E7ACECF5E86EC277D7AEA29AD9A642F5E3D31A79ABAFBD951B95D27A95CB513AEA34AAC56AD4A6A575EB5EDD76D7EEC2D417AA9D7628593D56EC3642A68972A6BAB428533AE5AF498515895D7257E93EA6F41BB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "F39E40F60617E9CC824F8CFCE7E08387103E79F038C0FCFF30F83FBBF838C0701F99C67FB8C403BCC6C6301C382780385E48039C620330FECC2F9E1E286D8FE61F03F8737119190318E78073CC7C9BC70609F788C44CC0C6001C633B1FFB99030827246387C0993FBE4CC19E1E6D0303837C1E70E3F8300F81E1301FF801F800FEFC0CFF0F03E1C6F9E66739C3DF1F7C7003FEFF20FE3E71FC907317C3B63FDFFFE0F3F7FE41FE007FF80C7EE3F7F33BF8F81FFC001F3CFBC78110FF80834FE43DE07FEF2063F03C2625E80FF038799B03F80CF03F9FA18233FBB2EFF01FC78E61FF800E001FF800E01984FFC03FFE03FF9E3FC01FFF80404FFCFFFE07FFE1F8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "000FFF81FFE000005F303C00F839F8C7847FFC3C0EC33DE39C06FECE4F67FE003FFFE0641E6047F5E60446000E78F181FFE003F06180783F83C3CFC383E18FFE3F0FFCFCC0F03FC033039CD86180030047F00321F8E1FC0078301803E7C0CF0003C3FFE078F3F1F9FCE3818E339C1F670E07E000E1CFF631E03FCFF99E10443E001C07FE3E7F1FFE000007007C3FFF0001FF0FC70FFFE0000000CE00FFE00000F87878E1FC0780F81C601F1E0003FF1F9F0FFCF87E0FF30E03FFC0C07FE3F9C3FF9E07C00F01F07FF80000FF9FCE00FE00001EE39C03C380003FF3E0FFFCF07E07C001803C00001FC038FFFFFE000000007E01F80000FF8FE610E1FFC380008E";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "2273524120B249650B557710B0B65CECC8BA263B9048D0139829FD0C9E653B7D80BEADC6ECE05B6877C0CC81B57406085F7A68C51785CEEE00AF982775E2EB673D1251F04048F911E3CE145FB783A01DE3BDB425F3F801BA12F7F809ED0C28B02DF1FE3241D97DF5C87C3D5E39C6DE03C76631E9C80985C87AFABF8A7A8411D7C392026F94B2C076776EB384F36BC6CEA50F6195186B39BA17509EE1E7FD7CF207E7791790E186AA9FC30E1C2FC72218EFC075BF76C63FC0134C091C1F41879A305B48A7D6E2CCE286BED753F4F280C76130826E67AC9647B1578813C32C8C32B669962F77FBD39016C1CF07873B1A1FF93FE588CDC8FF21A6CD8FC9B06582A5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "20D8292E111E34F52F70B09FF11311F4252119C71E3062E36B08163B4046B3CDE5B230B8979E2E48BD9C85E74E4AE17C3E9DE212CB4ABF53562C277F73E2DD16B2F3D9529E2FB6C44E5B4793688B385753698A28DDE999325953CEBE4E7267647D925812A53A9F793F5D1A7109946B8C4C276394E3ADCAAF32DB6233CEE0680776B71FF639F2577FAF99EAC816A33F723BD9BB7F584C1AAA42687EEF49F47481B05C22F81CB93344C8EB7621E7EA1C4E29D058746F1F1E6094C3EA9D8A1BE8C125065FE41C8A7A5B4ACC9D172621656102C6597D1FEE4BCBC2F436B10D224AD24FDEE8E251BB688E7ADA653CAB6E1375D6A4F12B01C9C477CCAAF42A1F97BEA3";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "F54E1078EE9D495EC95FB930DBB65A95ACCED7F35DD53D9225F1002E4B021BEBD157A3841C0518E5FF9D5D3196AFCEA065E0A8FF8E36D8639E0C9C067874EF78A54D566AD716113609FEFC600936B8945280360BD7216A29781E2F70E3BD1E1CF07DA8FD25F77615DD0994C6E72E69A0A180CF53F65EA940083A6B6ED47C282A64F6FADD5AC0DDAE456E3AFB1AA03F8F0D24A39B9B9676A2970A7866A09188163E1C4D0BE198C5C2769EA81D2A4A489C83457D5368BCC1760C4D8CFE12D97D8CD9B3143B1CF01F8597D18314065046BA8E307A3D7BD6D083F4289604EE0BAB5D336DD57C9AA690AEB2DDB711BF1228AC990AE423B57B333BB6FDB0139FF21E57";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "4EF50B2E20EC7593BDB4F37F9ECD6ED042BD150B3645CC14045E1B54EEDBDDC90244574E040BCAB9966211AD5987DD070EF9B34A0103514ABA52C98ECA8049562B4658C05DF5AF00304AA0863A1964E6E1CED0782D30DAD990682A827281440013EB17385B6A0CF003FB62CDE059F3DF5F15126980BA149D6D75DDF8827EEEDF4A0697F4DE8F7248EDDF7E05792B8DF037D44E9AA922AEA6A9D8CE112F9E4B7555ACBA13BA1C94A54CB64AF25402E99BA5771C76CEB1CBB3155518A476DE7AA20DCDBACB5DCA0A109D0A6852AD1A01EB024B259D94F8E7071E9FE13B5C3C62DFDF90FF2DA43413491867D25C85AEBE5A7517717713935FBC7ED2C88C0F478117";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "01C1FC031FF9F8FFFFFF80030731803C0F870000801FFFFFFC0C00008E00C000E03FE0F38FC0FFE3F87E01C0303E070E3C7E71FE3FF0000700C0FE3FC0003FF870703F07F06000731E238FFCF0FF8CFFF861E3F9FF1C700F80007FE0001FFF03FFC7C1FC07FFE1F0003DF871FFF01FFE000001E7F81FC071EFE3C7FF9FC0007E019C03800CF007FF01F3C1FF8387FF1C601800000FFFC03FF807FF8F0FFC07E3C00000F01C78F9C007FE000703FFF0060003E077C1E7C007C000401C070003C0079F00033FFC001FFC78F878001BFFFF807FC01FFE003FF003FFE0100380F3C1FE001FFC00780FFF00F0011F018C03F8001FFFF000F870001C00701C00003FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00FFF3E1C3C00063FFFF0388007FF003FF801FFF83E01E038017F0E0FFF00FF07FFE030070600C701FC003FFFF80E3C3C100F00700F000007D8007878F861F0007FFFFF03000F0FFD81F1C187FF80C01F80C3C1FC003C7C00FC03FEC000001C033F0FF800FFFF80103EF8007F80781C1C000FFFE0FFE0E180C021FFFFFF8000007C3E003F830F8F0000FF87C0007080C07000F801FF0F80003806060FC007FBF80001E3F000FE03E0786E0019FFCFFE01C6030003FDFFFFC000C0F0F800FC0078381C03FCFF0001800600C003F80FFC800003E030F83F803F3FE200071F8001F81E018C11F007F81FFC0E3818F87DF6FFF810010198E063E0F1C0E37833F80E0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "01F019F07800FC017FE00001B803001F83C180F3F98FFFF0001E71F0383E07C607F98001FFFE02F9F8F8FFF8063F3800E7C607FFE00F0E00E007FE003FFF3001FFFC00001C38078301F9C000FF8003C071F80007F03F00003FF801FFC08701C1FE1FFFFC3BF0181FFE01FE003F7F81FC3C01801FFC0C1FFF8000FC7E000000F01E00FFFC300FFFC7E78061F8078FC1F86001008007FF0F18038FFC3F3BE01FF0001FF803F800F8FC1FF8E0460CFFF0FC7FFC0003E1F9000001C238C1FFF0E0FFFF1F8C1187F0380F03FE000606001F1C7E70067FF07FC7F87F83007FC03FF803C3F879C3C73007FF87E1F7C20007E3FC006387087007FF83C3FF1C7C38CF3FF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00383F0E01800001F9F0F9C00CF8C1F83C81CF0360FF81EE000E0FC19F071CF30FFF1F87E7F8031E07E38C003801800FFC3E07F8707CEF8C7FE0C783FFFC00301FFFFFC18200E06343E01C07FE1FE3FF8FC6007B1E07FF0670C63FFC7F8F9FF80C781F10000030070003E0300FC1E1F18019FF000780F3FC0000F8038FCFE600831E1F80700FFF1E47FF3FFC007F1C9FFC19F99C3FF8E71C7EC070303701D800C38E000FC3F0FF03C7F30127FF0C0FF3FFE000C1FF8C7E1F0C320FF81F27F183E1C73818F000019CC00E10380703FF07F383FC100FE3E7003020C01E0000007FFFF81018027F87380FC3FE033038B87F380070301F07FFFFFFF81FF301C00006";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "42C1AC2EF2290471E5B15E9B0FFA07610270381F823DFF45CEDF9FDBD02F858A56C3C23636D50FADC02529813EEC1FB85BCA6A770C12E745E39ECB8AC36443629B0F6180226DE7F586729C3B2CCB3FCB881E47843713A91D5DA87D0E29BD290398DA2AFF59AAA15C2D604C50891E8547CD57C957EB08A9A6A01A81F435D358E02A1AEDE04672172C67CBEEDD8B200752119F6CB586140BF616D93181C34E020200108476C733CF920E05B0306F8DEE0E7EE969174A92B9A9E9F6F248A9D476B9BFB107951AAE619C3A2826DE8D5E03C97B46C7F651839ACBF04F91C418ACC4A0E24797FC27696C041D2EF32E3C10B3365215028DCF71C338F010D7D942C621FF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "6071A0E5C7162E7D7A8A8AD744E0ADF7AD70CD4E5B7F74CF4F07FBEB3A58FF812E07CCEF859E1E8F27868823C8D9039F9F3C21F782FFA401E93439CE80DBFF15E023F8502EF803FE07F8485DCFE3E984E12B0EC78027E51C0241E1FC338379F15C57FBA91F2836A603F2340C5E01532F0E6F98028409130F7721AE275484331007A6C50748DE1DB981981C77860C007F819E1F87F81E3DEC070670FEE0387C0030F1039011F0F00FF1EF83181FD9998DE39E4E406E181BFB267E7983EE1F83BC079F1F7F83F824DE019FC0080C73F98481C33A7237FF1E1B701F80E0010FCF8607FF863FF31FFE18FDF007E3D9F0787FFCC3FF1E27F007C1C7E01F039E031FC0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "79C01FFF81FFF83807E7FFE03E0E080071FFF005E3E40001FFF8000FFFC381FBFF8FE7E7DFC078FDC107FFF0700FE9FCFFFF44E78FFE007FEFFC0FE03CF079F38303FE1C600FF9F181800E7007FC1FC0788187FFFE7C187FC0FE003FF9980607FF03FFC06E00101FE39FF8F13E60719C11FFE70011C07C173E03F11D8180F80E01F00FBB9380383019FE7F18F0FFC01FE1F79F8C787FFFD8E39F7F027F89E060E0077E0FFFCC1E1C3FC00F3FF80173E00E1F31CF0007FFFC40700FC003FBF38071F84407BDFF27F801FFBCFFC793067FFE8C19FCE7067C1F03CF7000F47FC7C071FF76003FFE00031F3CD8FF8070007FFE600380FF0C3FFC3B81830F300FE073";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "7BFE03E391F1FE063FFFC000C79B009FD8783CFFFE0199F8BEE00FF9CC00E7878E0FF8C3D8FFC781DC786200FF0330403FFF8268363C002FCFC180E3DFFC5ECE2E0C71E78F76E493C0C6C8BBB0F07C38384B303D83FFF80BF01033C7FFC7013C20D83E619861C3FF00C1FE0038FB3F447E1C00FD386EDCFDF0F908C0CE61EE7693F811801B9F018C7F987308E3C4C7E6073A4304EC402DCFC9E58B2F22F219A3C115983B139F07E0DE43102181E01EF709D0C08BD019103358A692473EFEE0B8FB8C6301FC4F009E7F07F194E24D7082988D3C08D061958FEFDFE3E7803FF03040F3C73E03300FFFE7FB0CC009F055FE7608E30FC3C0FB3F1E41E7C07077D848";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) 
// ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ))))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout  ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout  ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \audio_intf|serializer|r_data[27]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[27]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[27]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \audio_intf|serializer|r_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "D2294E8BF4E95901CCE42519137CE919CE559E3D815EEC26B68B5294BC145950350B613A8BC0BC7F9393747A168BABC727DC09B31799C3405920C8018194CCEF4AF92134735E3F7B81D30C80B02FABCE0674E47E9047E9E4B9BC341B5A74E881B8D311AF9633DAF83C649222E84A896D9536F99FB3D7090BE92CEE46AC3D84565CBCB6F6A1D6164842793C58B05A6A8F9F179B2F02C79EDCD6645D023D66531D6EF7FCD826E884D0EE43F1625BD6C2AEA03ABF5FB57D7DCD684ADA94B4FE7B85FD957A97BE56D8CCA1BD6621B0FC244197B01857C774081431151490B2DEF7561C17322D15B342F1573115F92952089924F6EA382246A0AC96FA7DDEAA900F8A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "D0450BF2DEC569394A13C86D26E6C46C2841412DE64CD2675A55580680B33BC08243618F02C64C298BD01E7600801FB9B2F9E16F8CAD359E93C75FB34EE6815B3E164CF276EF517DF5D0F9B7496C4B81F2CA6269E42154C5C005D2E67D056C79AA342E87E957007E9F45EBA051A47CA26F538D571EF40D1EA542E4DCA42E6A5E57A80B7E99D329F8350177FFD2BA0B929EC458182F088D2267A0C0A2CA6F4D40D7572349D9C8231BF34B1F00C2E05A9B8C0C06C824302686F0D89247F378DA6DCB286E52CF022B0C11960DE7EA6173BA01000F7FF06C3747E3CE34F98A1BCFBC70503777823C81F60147AEA040FAE7FCD762E79A4C9C1A1F42B43865C2A2EE92";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "7451CCEA053BCE12FCAF92DD17EE7CB4E7B2A597B75884DF4CDBB8838BA77E7398A5BA4086B9FB8ABB35D01DA4F86327CD2AF3A25CFAD0E22A00521D414A8E091102186D0CCED662EB1780752B836C3777020EB6B9AB4CBA32625D56A00994C54BD6EB5D97DEDA58416D596EDEA98D7B8CFCD1B0E3984FCC7E62C81E1919F87CF9040CC170FB21B90AE5575A33A7207390633E60BF1E3D923E50351C3CC9BFA7FF2F0FC87EBDE63043F833412407CB4986881E3C0018DDF63B9ED0E1BE63D3F43A676062B0AC08326A11E3CF0438B564233B8B1723AF1E9DCB829698F7DFC67699019FEE1FD838009E6AB2C0CF2F0673C1A1B0DF1F03846197F2E016673FE19B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "C06FF09D006001C1A0AE4C7CC7CAF6B9BA7FFC33F27A2264538A3DAE1374063F383FD0AC995089E3AAFB3A3FE9B90D663F63FC4F5EBE67C09C3337CC621E8C06C2CF3D12B337B8C0CAFCACB6669F0363B7F3F2A27919CC1E784C140D6BA0CF70233C7E6F868DF2E583237EB22B6CEFC736E6EF3E9ED3EDB26330507566EE24DEFFDC07E6D978E1FE81FEE70E63C7013FE1C13336F00E67FC000129FF3FE60000F986671E0C1878F82258671E6063872F5CF1E37981EFF4ED8D9FC73C7064F53C066E183C0F398FBFF907E0C1AF2DFF3E03FF9EEC530CC3803F301098C0033181E7C1F961C40FF01FC0D6E1018201FC000E71FE793F00C197D5EF61F1C471E369";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "D98D250D339C3FA0DB349F11E3DA60D1CA79BCABF5C7C25541B052AA76CF849256C14AA3BD7189B9374F899ED8B2C0CFEF16975587E299A10DCD9BAFD2D4771BAAFA0E93B7A4DBFD4651141A9F2913EEF31A5E631F06A1F143B61E35B11B2E570501204619CD4765EF180E3A99A1490CD8343041982B169F8FED13C103C146B6A7FC0CC04F663EACC3C354414BE7A75ED311B58FBA13DC09C16B605EB8EA327C847173AC1528337A15846CF2B34997695FD84F3B208C711F6E61F4CA22043972C7AB036C8FA196A7C5B2C4BB903DFDD506C6AFF0ED80434CCA41C5E6DD2B6CAD818E9D5D3A70AE2E531162DA5A0334A29ACE0B47BB5D58D9D1D91C744122BED7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "6FCC616723EE9C8238AF5D8499AB5E6006B1684BECE890D0467A08193B210099210635DFA68071909B0221D28EEA845F6153A3947400526E38B5A9AE3D5F74F905B707EFD1944EF191275B4588556D9069A0D2D970E01BEF64A611FB145C366B164C4BA2E187B6104B14F4CCFF014C8E12389958453A5FE980EC513B29022CE71E8BC78570BDE4A566A6139A75F1E65FBE51A7B7F9A1221587068E9F68385C202F115B93EF0F738E126F7D6E104955849262CD33B195EC02D881463C1DCF83478879017A3A382AA222504FE4158B3A864E7CA592C587211B701C73678131AC7A07C1993834D9EE64E21387E0D58E987F8D33C1612733F636C7E060C2626319CC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "79DF9FC191FC18399817E0003FF208C38DFFF0059DE47F1DFC08400CFFFC7D3BE38EE618CC267AE2D10780178FCF29FC8778BC264C06FC40EFFC3618233066327D05FD93A00E190E867F0997C60C9E5F877979F80663E89F3EE2FF26366B9987C37BF8D85601E9D8239018CE425E6DAD910F6733ED507C16C0021122417738CEC113F06B6C9826509A017F1710F800D3E2059F758443F8671A608F656795E06EE807660877B5E19DA1CC0B37F8E16DEE3110D5CF7007F8E4407049DFE264F4406E7B4A664DFF57F8F13FBCCFC7ACC5BFC37316FCE8858D1F02CB7006F447C6438DBC8BE03FFA0F02E13D24F987540043FDA8F38CC16DBBFC445F7D093308E054";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "4BFE0BE3A9F1C6F623FE4FFCB8957F50474BACC0FE1DA5192161ECF95366D8C688EC38C49A81C481EB785E00F17ED65C20F8BA87D1BDC31648C9BE243FC45D49F7F36AD9E1AD2A67A0AA247254C765AA26D6D741A3F1F86417D74BBBFBC506AC5CABEDA9E99D5BC360C52207C6152094725F10C6A7A5A159338628CEB29D21672A1BFAA61F11017578A7F4AF23ACC4E9DAB6DAF93B9BB629D5CE7F568309BA7DC1FA58C2BA91346F32A2E0BE91ACC2749A2B5EC02CE5A00B642B83D8E17D2CB9768C5560677340AD0774316919C5C98FAB4A5B0938ED566FE63223D9A3B7F3B65E92C6D8DF43C9EE19CB132E0E3089F261EAE097D350A542F25DDA581087D9A7";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "2E3852578D665B68B821C0EB1962F0BECB1CE2C2F235E5479D2E49C1FCF719D28B9CEB858A9AD1FB41BD9383EF643AFA1F660795A5E1595EFEA86D444CA56C8FD4A000AC4399E95F89C8F2DA3FDFF1C423A3A5C7B789C50603DB87E6311320EFDEAD9A1AACA483C4A92442632EF3FFDB3D412849100982D866ED63A8328F91CDE4AF3D8E9E01C47A3E991398CB6835B824CF0D6B73C41A023410735740C6A5F9B3492464976DF2977792DE8C7CE5671B19D39118E265C34F37BC175BDF02BBC7CB7CAC79D06ECF65864528292041BE389E8EA13E58AB405E707B3C2C47D16515F82A91D005F473EEE6652DC4E6DCE21065336B68D660A8A2D813D3334E128885";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "C06BC42E81213908BE8826AE170AAE9A6504EEA552052015156CE627D34B3794D8F65DFA1852584DF5273609E25AE504C36016F8E6BD4423ABF6EDBF34AF2B89861E5741A52C23F3FF79611A184EEB430B0C77E50D344E4446E73AAA3EB12880E324EF8BC0FD1873373ED05458FFC694CF252C1DFCA46B51270AC8A780606AB16E540523B57EB28D8115CB968715B39AC3E3A85AE908A5052266A97BF9EE2FD58908CE7EDC4B96BF3142982B6E0D2A3A28BBD7AB0A5A7DBC6A017C59C2D801731B26B40C15439E38E5ADC99EE37F7C302DF89D5295489D41CAB1002F30AA5CA82C2467D8AACF9175833B0E60458B0234D14C4628F6F5EE6C2BB5371055F21B32";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "B42D93AF14377CF175604A8E57F331B40133EB1901EF9DCE3D702C2DCBD72DA5254472F30F090D2BD3CF982342787028E2C11093E968FD5E8F7FD3D91555BCC6CDD81B4E63F77FA81B1984857F06C22FBA72CD60F073864636728B9BDE229746620C2BF4C00BDE3A68A1DCA6CEC136D33B0D9336B6BBDCA69D6AACDC2916396634204B9DAAFC7C024DF5F85B96582A27260909E88027AF3C0E3C750DF58F090B35BD76344E837C5B7D1EBF99E4F77995A48D1826C27EA9716D9D67371237196FF1FBCF015AF59A59E7324214AE53EB7FC6AED4AFE67AF99F798DC0E1D3EF7D08A9F9D5A1574BC8112F7F9E0B1CF89542D26D0401BFCD2B63739B971D3197DA88";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "3A077EB8EC13B07EFCAE19B7D94F8CC3BF8C292F51284AC7C345DD86B1F407E9C941DCDFE9E5D572AD574F28AFED06A2B47A22D28375F9D4906AD02C66276B66934B7810A76C036F93774D207080D5C049243FA662971C776A21F5A1B058F7EA53DEF10C0D7EC9789870C5654256D9A97D63F6D896DC06EC7F50E9521D1AEB2F764F9A2C7148485F8240AF568FB4DB36AE62673ECC0A1CAB38FC0289571AE3DC097EC0BAE84E5DAF2FF701F9D8DFFC7515B639D1950C6F4DA7C0F52BE2CD29DCEEEDA62A5509832968E122FBEBFF4121076F6172620459050D5F185697D0A1115D6C6503571118D230A7716406445AD96A0C007354BA4FA4F064264B1CF484FA";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "C641FC1CD81A06803F839E2338CD71CD0F8700008F1FE1B0FCF380076D034F80E0BFE30A704E8025E47E793DD03E38E9C599CE1E30703F38F0BB1E3CC00F3E098E4FDF07F19C018EDEC44FFD6CC0B2C01A5E6DF58F634FF780FE7FE0801C0103FFC821FCF60061F0FFA2398D80121FFE7C700118381FCF8D902C37819FC0007E0E5B0CBF0CF786031DF3C1C38C6603625FE9FFF00E1FC7B1FBE603B0CE0DE71CC01F9ECFE5B6C64FC706FF870300300641F31DB13999C007C0004F93FB3C03C3866131F33C3C1F9C0D84C798FF9BF3F79E7FDF1C0E7E3833C301E0EDC27F3431C23F1C1C00780FFF00F01E988EB3C378061FFFF07E8791FC1C606FEC07803FF0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "40C034113CCFFC63F8070388FE7033F381BC1007841F918C9FD63318C0700FF07FBE03018C50358F9FCCF3FC6783133CDEF8F004F137FC007D800478B465E77FE7F78010300F0CE05818E5E678983301E7F4C31BCFF238440FC03F2C0007FD30540EE3878F83F80EE2139F0639C77E463E00F73E0FFEF1D7F5FD993FF1F819C3E63CE70319CCC730FE0FC78CFA0737CBF903EF801FF0F80DFA7FAF98DC7E405D9EFE1DC77D0FE139D99918019BFCCFE3E35FD67E3FDF807C1F93CCF0B00F47E67D8E3C3E3033F0187F5FBC0FBF84FE483F80318C107B987BEC36DFC04E0FFC1F81D1E93E9F006F81CFC3127AB077A76E6181016FD676C62E309216C873387F6F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "81F3E509B838FDF940E07F09B7FD701FBC2D4F74058F38319F1E718FC8418746E78687FDC0067D05F718E1F9F93ED838E7C6078FE3F0CDFF6607FEFFB1FF3381A60C1001E3A70B8CC1B9C000FC83E33FB60780078FC703F03FF9F187CF66C6C661DF000C3BF1E6187E31E60030879E7333FEBF91FCF3980F88F0E38E01FFFECC267CFC7CCF8800D81641AE07E78F3E7861810087060330940C93F23CC4601831FF9CF98278008704E7E4DE4AF2C03302781C06039E191FFFF9A2C939E3F71EE003604B129B0FB80EBC3E1E0606341CEC81481ABFC84039F8418CFE40C733F8633C1999BBB751F6009BD9C84200861CFCFF9C768BB7C7FB9C3BF8ED83A6D34004";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "0024C30E01830001E61365A235783187CC91311C98C1812E0F89F0CE9CE6DD34CF03666618F93CD9B9EC73FF360EBC0FFCC187C5B782CFB5BFD0C77C1FFC3CCC1BFFFFCE71FF27A2B3906DE40E6712018FC67844E209C8C57159381D9F4C6C1BF377E32CF9FFAC0B400327CF8FBEE3CD40EA0EC0067F73FCC3C0F873705015811D199E6393CFFF61A40737E5FE70ECA4E315FAA33F0B6693814C8F2E497E277EA3967FE8CC0EE0C5DB4AC1087E8C0B0C78270F39EF83BEE08B3637F71CD8F17DE2C4A768F00001634311EC373903FF1B8A743DEF099CE8E033DEB02E0F01FF703839EF1404987738CC3C067CCF27487F38FF4CD3E0B7FF007818638AE0403806";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout 
// )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout )) 
// # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "4F0600FCF8D1E809BE9F5263F7F8CE012747067CC13100380B7C399E3C59AA01063CFA3191FF7D0671BFC30B613E03230E8084233FA96E067CF18CE3A13FA307F9F80F032FE0B1B3BE0CC067FFAE70F80FC406E47260666EB3383BC320C067039C071F90DFD1F60F9C200C81C899E26FDF8E70FBE0AFC7CCF0F663FF391A7E8460F7006E27F37EF7CFC01F001C319BBEECFD3F47FC0EF383C6487008DFE601734E0380F33E03839079323E00B1C093FB843CF0198F82FFDDE032708502827DDF410F6000109041E0E2E36616FB8619C71CDE0F83F264FF9633D990FFF9E7FE7B1E83C4990001180C61D0F64300405C20EFBB1F88FC7F0307F847C65104B0F013";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "1F23801B87AFCC7019201E58DE6FC703EC739E4DCDFD9BD278472FFE73D033300CD0072FF7202F7323CBE2D8FF87E3F3F828F402100A7EF704A7E58986286C998F87C90E8427F185F1D869821400030E786317831B96D3A8C1861ECC337FCF78020771193BFD83F0CE730EC3DFDAD3A006B1F241382708C7FFCFBF1FFF003000805FF3703183BC4FE000EFF67C0F3E50E0F87C38E7A7F91E3078F61E0FFFE0F03EBB9187C0CEE7702E222670DF30C0E6E03FCDBFF1FF0999F7183214B88F0870663C901EF427CE13A6FC0C60B1DFADE007BFC1BC869F6DC0218F89C797FE4CC8C00DC77FF9C7CC030801C0D0039737E9AA7830F5800FE3ADF38279C07F29FA43";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFF66C780FCD0708FCE0077A234F09C2EE71FB391F090626FE7BFBD9E08563C31FF1AF3F2440E0C17FB8B0683B904CC3FC0F83826663E3C376C0382F8C780BC1C45D9CF7E2F6394409B166879C0038FE3E3F10CCEB3B4BBA848303E338FC6087C1F98DC3837FD3CFC3819E7C3B0F99F0B7FCF3703E87F781C7E0379EFF6F75F9E6C1E0646321CC0306C630073264DFB73FE5E4183F0E41F1800F0798F201C5FF4F3C3C0FF601EE666666FFFC006063F1BE0001E05E36F198B3F7873867FC97EFC5077B07FE00631C60E67C30371FFE7030700F1F8011F8E1D7FC803E0200FE10E78F1FE7CFC099C3C7EC1EF83C79038FC7C3BC0000F7F9F33A1D90345C3C4702";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "1EF9F319E381E37FF4FEC1801F0180303306CFF66FF0007E0F833E6F979EEFC3F30F1E6DE7E07C6C3C6C01FE03000FFFFA7D01D8189327FFC3C7FC23FCC0380FC1FE7844C3003F8F0F1C6D93803187A0FFE1C30CFCF8004643BF8E01E083CC00679033F807F81FF01FFFFDE60347D946C3803F8FF861FB1E70EC7FF38FD9C7003E7E0D3CD86C786E7FE1FF030CC9F80000C9F27F1C020607382086DE67FFC7F0C3CC3FFFC01C198CB59B0F87831FC033E7018F807F86F3A71C1A07F3F9FB41B3E280673FC004D847E000784F120EC0B3F8760E0E6D313FFE30870E383D82026D8E1E2968FCBE64F006719011BE001C3CF97DFF043E65F32CCDC1CB1B1FFFFD20";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "C0E53CE0C7F981F800081807F83FE79F2E19807638E01E7F8310C0F81FE3DF0C0FC1C79C600CE731E79BE300E0E03FFFF80001E071FC600471CC11DD998830703FF8180000FEFC3E780318E618640C701C3F0F0FF0007CFFFC770F818E79C01BFE70067F8C03E0001FFFFE0387C0C338C39DC339C13FF301E0000F07FF180780E33CC3E6C0CCFC9C19C0380E3FFFFE0007C0E18E71E660467ECC198019FF3C3FF00803E3F0FF1C6730663F6F3C83D9FFBC1F0001FFFFF80F0C278FE3BC673CC1C8FF9E1F0081F8127FE047C073F8C008E7BC0E1DDF870003FFE03F8003E079FC300C761C073FE781C040F7E01F8001B8F8FF1C073FCC308F9318E67C7FF0079F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "018FFE0E1C0730E600C419C6383C1C78180FFCEFFC030F00CCF983BBCE6399F318C20C03FE00FFC101C0637CC01DFF73E230E6718FF9FB003FFE00FFF1F8C00C8398231CE380701C3CFC001F9FFFF07C700761CE01CFE1C060FC3C1FF0C0FFFF80183EE39FC7C6E7F8C01C7FCC0FF8F0FFFFE00C3FFF0FE68037F8E01C3FE3C7FE203FFE3F01E03E1F9E0FF3FE3E03C073FF00001FC0338F31C2EFEF00701E3FFE1FE3C03C7F9F89C7F8FE0703C7E7E3FE7803CFF9F81C7F1F80F0787FFE3F8700787E3C038FF1F81F070FFF87F8E0030FE3C079FE1E00E1F0FFF8FF1C00E1FC380F3FC3C01C1E1F1F1FF1C01C3F8700E7F8700183C3C0F3FF1E01C3F8701E3F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "870030387FFE7FC3801C3F0F00C7F87FC70307E1E0FC380187F8FF983F0FE07C207FFC1F8380383F0F8183F07F078F07CDC1FC3C03C7F1E0187F07F0FCE03F8E1FE70038FF8F03E7F83C019FC3E0F1FE3E07CFE1E03CFE0F81E7F0FC387FC60479FF1803CFF0FC1E3E1F0307F8F81F9F83C1E1F83F87C007F0C0FC3F07E3FC3C3C007F9FFC01FFFC0F07FFFC0003FFE00000FFFFFFFC00003FFFF0003FFC00001FFFFFFFC00003FFFF8007FFE01E03FFFFFFF00000FFFFF801FFF800001FFFFFFF00001FFFFF0001FE000007FFFFFFF80003FFFFE0007FE00000FFFFFFFF80000FFFFE000FFC00000FFFFFFFF00001FFFFE0003F800003FFFFFFFF00003FFFF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "0001F800000FFFFFFFE00003FFFF80007E000001FFFFFFFC00007FFFF8000FFC00001FFFFFFFC00007FFFF8001FE0000007FFFFFFC0000FFFFF0001FC000000FFFFFFFE00003FFFF0003F0000001FFFFFFFC00007FDFE001FFF800003FFFFFFF000003FFFFC0FFF0000003FFFFFFF80003FFFFE001F00000007FFFFFFFC0000007FFC0300000001FFFFFFFF00000FFFFF00FFFF000003FFFFFFE00001FFFFF001C0C000003FFC1FFF00003FFFE000FC3E00000FFFFFFFC000003FFF81FF80000001FFFFFFFFC000003FFFFFF00000007FFFFFFFF8000007FFFFFF00003007FFFFFFFFC000003FFFFFE00003807FFFFFFFF0000007FFFFFF00001807FFFFFFFF0";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "460E00046323A0CC3EDF8E1E00F9E439FE87741FF3C1FC1187F861E1A567707F173FF0FCC0F47C0003E02B17F8FCFC07CDD037002CC0FFFBF99C9F0000DB82FB611B9927FC0D873BF023E305E4B6C761F813BF80F78365E1EF8FABA5F3C4C3117000F0C3CA23FF84CAF30338CC0E6806DF1EFF8731FFA7BF9E307C9E06C06641F81CC0F00FCFE07FF0FFFFE7C63000466301F3EEC1F1E0303801C603DF819C3FF0D867BFF87980F07FEFFC7FF87E0F9E7E0070398FF03703301FFE07381E0F0E0300C9FFFB841C3F30DFCFFFFDF9F08FE181E1C0FE03F00DF9FF0640CFF8F88601F8F70403FDE023F9E3F9030198FF80B19981F800E0FFCFF1F83FFFFFBE1B33";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "3FE1801FC0F3FF98387E27E7873C3FFF01FFFFFF07F1E1E7E33FCCC033DF07CC00FC00001F800030001A018C033F98F8E7FC7FF03C78007F1E38FE39F3C0077FF8C1C3FC9FC3E7F8007C003F0038E38E0F3BCCFF3CE0E3FFC798003C7B30FF03FC9FF04C0F3FF1F8C1CF83FC0FFC7E387E1CC063FFCF900071F801F807F33F80CE3F8FF1F9C7C787F01FE1FCCC739E7FFFCC301F070E7FF1FE3EF4E78F9FE001E00C001F03FF9FF87E67BE1203C3F8FEC1C3E00021FF87C63E01203C3873E70F0E39F87FE0F9C00039FFF0FF3CE0FC6707CC3C70DB9E0CFF001F873E000F1F7E78F3F99EE198780707F4FF8E1381C1800061F80C9FF1FE7F63F8C3F000E01E39";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "F8FFE03FBCFC0FE003800F1E07E1BCDC03003FC386003FFCC1CC7FC0C6663F7F80000727E383CFE7E00FF7E30019FFE07E7D8FC31F86001E0781C61FC1FC77981F000C7E3E780F8C612000003F8F0C0FFFFE0618FFE01B19F18600001E9FC7003D9FFE1FF3C078E7FE07F91A3F1CC37802007CC01879C3F0CC20400067F038FC7E73828E0000FE67F81E1F0047CE0E0332247CF87007FCEF33FE3E7FC3FFFF983F3FF03FE3CDF8C704F80001810380000FE1FF01E0F3871F83FC019F98FE37F1C01FE07FF10F9F38382600E7DC60FF3F98F8CFE001FCE03FFFBF00003E0C6E27E37FE0F000F80067F81FC0187001C018F9F1FFF00CF9CC1981C0003FFFFE003F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "F980301803387387F8FC61E73F1C07E701E000C0700FF033FD9F8983878007F0030FF87FF081C3F304E7FF1FFFC039C67036018FFF80706000000C01C070E19899E4F1E1C238FE3FE7C77F03FFE0C1C1838F337E660E77800F0E0E3FE1E081FF8FE638CFE3FF00003038C1B3F70000F1FFF8000003FF80E07386DB8C3CE3C039F1FF9FCF07001F0787007C60E63E6CE7071F8C30E1FFCE0383C03E19FA7FCFFE0E01C0E706CFCC00007FF8C000100FFC3301CC727EF1830C03E7C7CE1C783001FC7F181FE7FEF3FA41180C7E7FFF0F387C1CFF03F18792FCF0E1FF0661C8733EC000000083000003FFF3B8058092330E7E7801CF0FF18071803FE78F5F811E38";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000FFFFFFE00003C07FFFFFFFE000001FFFFFFC0000F80FFFFFFFFF0F8001FFFFFF80003F81FFFFFFFFE000000FFC7FF80000003FFFFFFFF8000001FFFFFFC0000801FFFFFFFF8000003FFFFFF00000001FFFFFFFFFFF8007FFC3FC00001803FFFFFFFFFFE0007FE03FF80000007FFCFFFFFFFFF01FFFBFFE00000007FE01FFFFFFFE03FFF07FC00001C07F801FCFFFFF803FFE07F00000000FF807FFFFFFE007FF81FF80000780FC007F1FFFFE007FE01FFFE000781FF807FFFFFFE01FFF03FF8C003FC1FF007FFFFFFE03FFE01F800001F83FE01F80FFFF8007F003FFFE000F01FE00FFFFFFF001FFC3FFFFE003F00F000FFFFFFF803FF83FFFFE00FF800";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "001FC0FFFF803FF00FFFFC00FF01FC03F80FFFE0007801FFFFFC07F800040F81FFFE003FE07FFFFF80FF800001F01FFFE003FC03FFFFF81FF80C001E01FFFE003F801FFFFF80FF03C001E01FFFC001E003FFFFF81FF878003E07FFFC003E007FFFFF83FF800003C0380FC003801FFFFFF83FF80070780001F800F8003FFFFF83FF00020700001F04000003FFFFF83FE001F0E007CFE0807001FF007F879F007F8E00001E0000001FC1FFE0F1E007F1C00001E1E00001FC7FFE0E3C001E38000078FE00003E000FF1C3C00FE380000387000003E000FE381C00FE70000079F800003E001FE383C01FC70000071F000003E001FE707C03FC70000061F00000FC00";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "7FCE07803F8F00000E3F00001F800FF8C03803F0E00000E3E00000FC007FCC070C3F1C00001CFF80001F80001CC03807F9E00001C7E01807F000039C0700FF9E00001C7F00000F000039C0600FF1C000038FF00001E00003180C01FF0E000030783F907C0000730C6078F9C001F1C007F000F83C06310C03FE30000C787C00001E00007303807FE7800FC71FC00003C0000730700FFC7001F8E3FE00007800006E0601FF8E003F0C7F8001C780000660C03F38F007F0C7FC0038F000FCCC0C0F839C01FF8C7FC0078FE0071D81C0FCF3803FF18FFF81F1C003F9983C0F839FC1FF9C7F800E3E00003303C07FF3E0FFF31FFFC7F1C00FF9B07C1F871F81FF30FF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "E0107C00002603C1FDC7C0FFE73FFF0F078003F26078079C1F00FC39FFC000FC001C4803031E1FC0000E701C000F801FE471E007E03FFF83C1FC3FFF800783318F1F0003C01E1C70F0007E07F871870FFE00FE3FFFC3FE0FFF001FFC71F0FF8003FFF8FF07E1FE07CFE7C7E01FC001FFE7FFE0781E3FFFFFF03800FFFC007FFFFE00000001FFF007FFFFF800000007FE001FFFFFC00000007FC000FFFFFF00000077FC0007FFFFF00000011FFE003FFFFF80000000FFF001FFFFFF00000003FF800FFFFFFC0000001FFE007FFFFFC0000000FFE001FFFFFF00000003FE000FFFFFF80000001FF0007FFFFF80000001FF8003FFFFFE0000000FFC000FFFFFF800";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ) ) ) 
// ) # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout )) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout  & 
// \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .lut_mask = 64'h03030303F3F3F3F3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N57
cyclonev_lcell_comb \audio_intf|serializer|r_data[26]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[26]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout 

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[26]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \audio_intf|serializer|r_data[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "63A6DF20C3EF17BD31BE088B51CCA5F0C643F1A53C69B27F9DCD397DA1107CAFECD21FDD3458DB6EE9CE1E5F9E92EA7B6D18CC7FD2AB38A45FDE2E4E0DB14D886FF8F08E9D51EDBF23939E005C6DC6D50D1B00A1C88AFAC4F0B30A860B7E26CA51A2F74BBAA50A0399A993DD95E56CEE257E93D543A58654D363E79DC259208CDF74AAB30D9E80A94C012EF0D320F0F536ACD068687DFDF67DA14928CBDC92E9164E5E2A70FA6DB82546BFFC2F81F5305BFC9C415C3FD6969D5FE8AFBC6C363DDB4A85544D5AE51510DC956D931718F8431AC24018A12BDB2962A789153B5662278BC2699D794A9C543A5E7E34436C64FD782FF290E35F205D9D70FA0E9E97A4";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "E9075A28BE8FB56E33B030935A0D630C742F2873931F48F8A4C74201EC4431BF7A4236C3980B8246A84CD4E99F770B2881CE0DB7DB80F4F810A967E651718A8D7358D8B4B45C965B2B6A953296FADB98EE9EDD5EA7B5A558E7630D6D71D853FE623C899149BE43CB499FE89265B898FEC78D08531288A47210CE3082126C005078DE5E159A86A7965FDA7CA7015FE0F602065C2D8D00BC3C28E399505F346869B36F6A28E07EC2D3DEE6CB5C1DDAADC19692EA4C6E6DBC0CD715E2457A18B77DEFACF0B753CC991B4CEFA0E8A18AFFC205385A1EBF08835874DBCE747B5572DB029D8BC5F0964B3FCBB4AC64CDE55B616C3AF699C37E2F9FC72F0DA08CFEBF91";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "03C0AA4FE25FAF3B845E03EF49D1C436DA31AEDAB9DE2715A9CDA8C9294857AA7AAE8883355075AD87E9DD8D98AA4795E95CC628B9A8179F9496B8BB7DDDFD4E54615BDBF43AA6E23277B8281340344E50F592269F34F38B9B32F42F4A13611538BD7A4058D96E59948CA50C831DD98F5AD862730E995C7B79BA0B2CB40584C72E76516D8BFE61843640857031B9BDF35725451348880B8A482C03B6C4B920E6F181C71EC58AFEFD697AEABD6C9643F549DDE52352B361BA6FD08631D86A6E27F2EA702CA1749774AF09CE9B406F72E5F781C59580107F03943948B12084BDB195DB6767D8CD5C22FC99D1571D6B3C476F13703F590CF687AAD7486FA4B6EA6C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "396645C01B89C9DB46522D98822241E55AD56D20492BA12FF3F78C40CEF0EE6A67D1515D5C76891388E4A1CDE3E978E60779990BCBFB6E37C533B8514499125A76D9115F4D494EEA13323930CCE8FB4DFDE3E9A779AA30F8D25E4460ED0A37CD9E9BFF6512D14D0F47538A0551DAA04AAF51060D8A636D8E52ABB4A99207FBCF964D723FD35BF3E7761B422B9E0BED15F2F91A57F28459BDC372E437656EB6BE85720A80AAC2DB48CA90338823A3EC18A663B2ED10108CA87C3C09367319BAD61FF42449E304F7148F7E252548A949CB1FF3DE19A8EFE9E1A643DE573DE41A2A82EF0BD453C0A2D81473EC9D84D8979A2050290D85C000362DFD09CFB26EF3ED";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "B6EA9AE26E1BD4E635353A197E7AA3D68714B3AB0433C50F699199CD32F54A0B4865AACEBEFBD94C7FB77B194ED191B6564A0D9C86B4C28A58D180DDA0EF3264B9FC46830CB3C0EF400DD0F83FD01E4E0A123B498748B848A43409591BFD5438763A955CC25426E8A014B14E0CFEB9299966EC0D2EA90049C66A2CC811D4644928DF19660627305AB3F60ECF2A9FE743E86BA8278DC7D538826342CA63223C693CB90102A177A7CBFDF7740F37F5B653A93F9A8649CD31C9A601DF4CB3C4C0E2F2BDAE9D10B8F0EDAEEE9891AA8A85F82ABDAF85392F9C34BCDE083B805104FC21A29C938113FB0B35373C7AF930F259C52EF9599258AF2C42B7F17DEFF856CB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "E9A86EFA0A3B462F68DF8EA0FE043AF055DA7CCC4D9A00ED025C94804B0A18D9B1651F340F75A578AE00B123EAA831BE11131C9DE21819EBAD2F3C7042BF6657C9F7B262FF64C20D755B593CA2A67CE2A56BB76A2D2BFBAE145DA7C320394AAD316114F7BAFEDBDE8325D779ECB8C45E32859DED9FB0E198778D5B5E43578D32ECF37616480FF0943662AEFAC17F00B83ACF1417504D5D81A7D61AB361758ED2EEA62F3DCD897BFD20B3C25BD5909A9D715C576E3A1C8100339EF1828F43DB02CB9109B63B176C2EA86ED2BD5D88BCF89A8CC12E4D9C7B355EDD1538BF03E3FD0AED1F25833125934D8164361A13CF330C9C9F374F6582BDBD5705839E1516C7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "81FD92C8743197C34E38BFAC7C24FDCEF32C517B07E4CCA1D8AC65C71717DD45D4272E005CEDE6D7E20F41C6176A5C94BF4AEE8F0647CEC700477CD8E2D3AF28C8630A4889AAFF13A11CCF7EBEE361A105F00514E63012EE7DA163E841F4998FA9DCCAFEBEFC7967CC3C27E31F2A44E7B4413992AB680FAA4EA6CFC1EAA51822C50DE433DE12C9397320CD2E2BEBEECA8792D31E1326B9B79AD79F1FBD893F2BEFC74A2BBBB95AC80463F20D68AFE7DC65DBD15C0D74E72B18A290C69CDB375DB6AFD2B5C97D0C23DFB3F02F93F87F6558C1E33EF4143225DB5744CF7837DD721418838E6016D80051B0C4BF5690828A3EE16F40DCDDBB36C3889C2A9CC0ED6C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "3F8FFD2381A0023EA60D94BAB64104F89B4FE5AA375E9A280A437C8EC55E1ADEA7DF8F09540FDAC57F7A78CC059A7B5A48A41CAC03CD57CF27A8B3D751920B3B4D8ECC682D50675F4F85C5DD6A26F39CAE1C0B249B15346178CB8F16A11CCF8E50B581B184CE175303620016BE6562D45B5536DDDE75C726A4AEF1806B69556F001C061A64C4E60343F117115258DF5FD9BA54E4F031B863C8FE0DC7C3E91F80DAE5571E74F87688CB14A81E9F9A7B5610F61B3AFC1870CB766F5932482963BD797629220C456C9382F81E86F4B801427C3FD6B53AC57BB7DC382556BF83563D1642F4D0CC17C01847649EE27C02039E316DFABADCFC82A105EF2D0E186E1D7D";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "3A9D846C37F870C1CC6DA1DB18C9CFD4C8877E3CB0DB9E491D33700B5895F15EE171ED6F709000EED340FCA2F732C89DC0A76A66A890C0DA8C65223B5FF6BDF289286F17D69BC68B9E6D6C0F9881D1A2ED3EB6E171A2E838837D1C2373DAFE7A0053118D0501ADF7E6125A8B00359C86838E3C99DBD0D008506426669BC01E4EF676F5DE8CFB71CD63F3DD25B471BD211822604869A0596E09D5CC962996149D49EF6DABAFC4B61124FA00773281D3E6B3EA92DAB75AC3A1DC08504BC943BA5C456F4E0B33C4605BF086A0AB6C5BEC0B817FCCDBF2BDA455329E216A307858ED3CD81BEC7E484CC302F66ED657D3B298E99F807198C4A6E3DC9E5FE5F84BB8F0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "BCA05DC88517FBE30409C38B7D4FD5CBC0CBCC499817D9553F95D556E1B3BFF7784E4B7E8A785EB840D30BE398855AA56E86B7FECE707A7B7D8F82791A51EBFFF6086071B0376E939BD6E0E7476852F014317A94D78B388B6E7F38ED81E803AEC00C9DB8094C8A069315AEF1DAB4C2DA2012F8CE2992718470ED46DF8E18662DD5256AF2EACAB751F9EF27B5350557AE1A6CDF8790109852C140E597A5B13C422D09D9D9F2882EBDAAA914059464B1E5EA3E49BD205D7F9C8273AE9F8E0E81D564823B9030D56F5BBCF354FF6F9AC188437FA95564666B8619CB1BBF2EDBE3DFBDBE333651071E3DB7C51967D14C696D8EF972AEBE433E1650C123497B37FFA7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "EDF1E6EE98FCE451616CBC95A7F639908DB07314018FD67660F2746C581D468716763FCB200A3D330728DE1A39BCC9C6E6460471ECF4AF0729F63E786E0F344159742E1EE31491B4B949DC00830DDAA0C2067E0668D97CCFE38289F81154BA5A99B083343B1265579E49DA3FA89BAE8AA3C3C84A05D317F3970ED2B2060FFDBA4ABAF3BD4E6FE1481D2EF276178EA688664D0C98F565527FD53D8F22C5AC1452F8430A63B8FE673929D2BC5F70A7573947EC89FB5E69601FF57A5A25DCF311DF01A72E97ACEF782845DE218686CBD2E13DE4680FAC643AF866B4F93F58ADF892BC2AA9322F06FDC12CB5ABC27D741D4D61944C481BB604AC37E6E68330F59E06";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00975D0E219C83F9F6251775DF98A947DCA8B62C96269DEE104DF15612979C78A88C29159B6AD4B55A357200ADF2030FE5416436D1B9DFD0D1B8C6FC679CC34B141F01D20B7D4BE0AA58B613128A8902AF463724E4DBB6B05609B7E0E0CA62EC026C670B360FFB99BF80C9C8497826EFE067D7FC047D920D243EF88E7491C048ADD541DCA5A81C2183EF68DE3D6E848B12D16862B091A5CB9D13088DCBE226BDF282A61F5661968EECBF857AB1CC248C8648B72511AAC726E2B4D3E692DB3060E74610B8977FE0639CF1EBACC3E333686349C6E8CE1F209335582BF6109EF8CE57DA2E1FFAA67F292B21FABDCC915BF139DE2B75EFC0F8F9B7E8E56092C19006";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "34F9FF18B28A4A82BF285DC97AFCD5BCD30231B2F2E860C954776EC9B2C1BB774BBDDFCC397428D25B910400F2CFDBD5208EEA678502564930D0BA0B0BFF3A5608B723F4768DBCE798BE28799C610D009F35C91F48382596ECB153D57AB5CED49B122273154BB34F862D37C648F5C685AF903014F9598ED44C2AD0404262A384B2F530A15B48D22B216ED5AA654FCD670D400D14C1F53FEF0D66DFA23734DAA49DAE82C7159A3DB627C4A23CA28E685DD62C394DEFFE9067F28DB2A9D07B2A18B9466F8FEC4D64755B2961D436CFF8103E0082CB2988A6893425433FFFF0BBDF525625D767D18EFB857C6AB7B31ADCC406AF125CED60E38E57A0BA1559386B7B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "01608FBCC2A3890254CB6CEB84030C3168F35EC08C4D3C52C69100BF6107E1BD01F78D3A53B5F7A4B86B8E414540B706E3E8B578FBDA51D6E45E71C37AD2AAB51B07E4AC54FEB4A466D6D4CF0FA902AF34BCF0FAC8A4C0E39BE93F1BE527C6079A70BB06E71DE40490E1352D39E5042680891004A0B84D15F4D113196041CC04F590165399930E31FA154BB57F55FD38C03D4BCC0A4C129655302D7D27AFA0D061313B15EDC9B5CD379806351C039FB71BEDE8648E4233C6CBE1C69DC9A7BFE5795E507581C3B82CDE18DDEA3A2EC9863204D5A24E0B01FB77DB6F2E7D561A4EF63E2BA740B612A3D22165E54F69A87C742A3BB0A4D7CD2A442CA3A16E831670";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "59EFC3E0A18ABA3A6AC4106FB1D6092C29D910D54024E0A3E8F3A58B08C561CB9D8DE5D973B9D9D24F67760B8BE8E9FC7880A96D2BC3023F68CDD914035056D37C7E014BE1CDE98E3A7CEDB33C355DC0B74402246A533922A59400994E6D6974218767607206EEC6638DEEBB747C7B8657F7B44D2B8E61D7D2E1357A71CB79EF05A470326D27773178FFE75F0037D9FDA4CAF00E970586C54766911DC8242077F4757B0C8A028D5E02F3C52B0B1D47A550C0C3F9A3E67F595E10A2C819B5F4384A8C5997550F7EFB0DD3A5B044ECBFF032728604807F96DF3B456778F52F141D8958AAD1877C1F83AE2626E6B8E21B7CCF3548B2A3886404842C0C0F348C603C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "BBC206EEADC1BA64E5BCF003EF140103E7A714B97E0BE4AB4122C86C8098FBB5E64A4BC900424701467B14EEEB8A477EFF6592CC5B6624B1C455C6E9D32053054D127DBA8BD17A746FD70B9F4EB258F437B2CE9B93CE7BFD6230983844723295D22382357E80A62110E8D6CE74E47EEC68B4EEACC7923DA0DCF14A523479964EAFEF1DD9D858701A45B741D563D983FC2D3ABFFDD0D45436D797E339B53B6F10C0BA4B15D5F84B9F11B0175E295F172BC615E77DAA67DFA4BE7ED9888DF962BA882139D71D85BEA34B885F2DD39CA0188D6C6EABFFB878483C059B9A172B4731410144FE2A2FAEDDDA3B2011E7D5BD6FDB4FE26ECAEF54C4D841A1C4618E1BAD";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) 
// ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) ) ) ) 
// # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "B0EC229959F57E18C1F794F819CFD65962D55E9A24DFEE98429141061C622733EC3E499A5C3564ADE8BB92C7271F343FF83F799FB6135E09912B124D9548D38F3218180000F13DC1670528951BAC0B6FE4C0C8F3F0007CF83D888873B2753029F9483A986BFDE1F81BFC3E7C77234D36B3A6C2B5C35FC8C2E7FF0F041F27F7612D32A22B5FA8FDAC153FD9F13C3C1E18E7B72E8D4D28AF757E5415406A7CBA40701603DC137ED2695055A12732C3CAFF7A613FC9FFE1F870EB2B97D32CAB32A1DB185DE77F41D81244E7B43FB5E4A7F36663B2623C793FC307E03F83E3DF8AFBAFD4B5D20B4CD642CFB0C8601F80FDA7030CD3EB4E2A33379AD9698360762797";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "0188427113F95695014C15A64BC21388260E7CEFE4FC8CFF54C573DDCD53A232D4C633FA1200FFC2C13FAD72B02CFEEB2ED2957391E585003FFEE0C81206B81183542D6CDA40B1E33B7DFFDD91C011B24E89A1A9C657D9A5AF13B220F33CFDCF87E6311CA0343929C6E02CBE2B30F90CFE4067323047161563D9E6DFEC441A3806DFA67E40E11EC2E659F035C139FCCF8BC700701F30558EA9C66FC8FF93E1380E60123FC48058765806E1F93C2718E401663CD06587ED80DC7F3386700EC066FF9B8133FCB0E9C7E378CC039826D80D31933F9A1D19FF2E0CC01900DB032E7227F347B33FE5E190E320893CE5CF64FF28F66FFEBC323F141C91FE5CE64FE2C4";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "64FFD0C6600E83B27FEDCCC8FF58E6603B0CC61E2F3337FE99C6C061CCCC1F9CDC780DE6727FD8C0C87E8CCC70FB90C732460323EDC80D9E28BEE60B0D1E30766796F8593E48C4EBE7220EA0321B76FDB189D3999CDD798862280C83D89F25E49AFCD70CD3CEF362C190FF3BE4C623A67A3E66043078CFE60F4F2330C9E40323CCFE7F987C01FE0CF0E700FC0083FFE00000FFFFFFFC00003FFFF0383FFC00001FFFFFFFC07C03FFFF8207FFE01E03FFFFFFF03F80FFFFF801FFF8100C1FFFFFFF01E01FFFFF1F01FE000007FFFFFFF83063FFFFE1807FE00000FFFFFFFF8E3C0FFFFE000FFC00000FFFFFFFF00701FFFFE0003F800003FFFFFFFF01F03FFFF8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "3E01F800000FE0F8FFE00803FFFF83807E038001FC1E1FFC03C07FFFF8F80FFC001E1FC7C3FFC07007FFFF8001FE0001E079F03FFC1FC0FFFFF0001FC000180E3F03FFE00003FFFF0003F0000301C7000FFC1FF07FDFE001FFF873F0300007FF0FFE03FFC7C0FFF03FFFF3FC003FF80003FFFFE001F007FFFC7C000183C0FE000787C030003F001FC3C07070FFC0FFFFF00FFFF3FFF83F300FFE07F01FFC0F001C0C7FFF83FE3E01F07E03FFFE000FC3E03FE0FFC0007C078003FFF81FB8001FFE1E3FF001FC000003FFFFFF00FFFFC78FFF001F8000707C7FF8F07FFCFC7FFFE0007C000E03FFFFFE07FFC7C7E1F8000F0003C07FFFFFF07FFE7C7FFFC000F0";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "A88AF17C969E3B865FBF99BCF304CD3364511A76E371315863CCC0A2BB1583E0B65C5050765F5FD2B75FDD0E5268E2A32EC0B44D490DE30A42964AAD4F3822F509F9D73A9800D6687EF5206870111308F0ABC51A76AE55501366AA430720A972520940975E19721F93BE73002F2A13504F918EFA5F03C84AE0BA9A7759177289A2E483A757F480E7D7C3209F1249A8811A87CEC464900C605A474D18A1E201EA923C1CAD3E3A41B7F5BCDA0F4E38D405B9B2380B4C7F0F9321D470F2FB9D4AE361C1A1806969FE106C025523F446E4A48322F77A0AA49C86AB86A07985A1E377638382EE01DEE7387E21367A98FF2B0968612CB7EE48EC141995A53E7574F42E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "E8ADAD9740801276253DED85A150396F94935D34D2CA5B338BEBE4F94845BF33F30C08E6F4F3E78F05C2CD9B03881382488900C1585D7D490B341B82B90454258CFBE8EA1DD8614D72B492C31FFC04F1A792F5A56BBD38F4D1BA11AB8810CE77B0C6A369F537BDCEEEBAF1C5C5D5DBE3F948F721C7C8F6D419CB4329F25C500218E00C08D25F3B5FE39CF00643113A34EF070BD967F58B23EE0896DD98FADC91BF6B667C3CC3254F923AB9C16D6CBD67D0BFB2A2120F6D5A945794F7A4F3148C56CB90DE1A342EE0D54DF2DF6E2FD3D808DFB8A2855DE75C38960DF4A83DEB425CE8288CC6EE5043791DB057FA545E797FEA5F69ABD4DFB5F283AB3F8F52C77E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "6BFF52A30248F8F362800B3B64ECE847CD917929D6EB79D7C2887E35C0BCA225220EAEDEDDA610C3F1962F99C15CECC71BE161B2B160245C66BC57E974B109B9D3CE628FE00A5DB5CB5EDF986E00A88E22A0E0B37D26E3C8024505E2B743AC8732784CCBE2C0440FC3BE9D5BBD1755B7163CEB78A3867B41D8172C223CDF7C0ADDBDE62B1D5E2C0B19A9D3E6CAE54664A3EEF2085F093EEA808ECB6AF4793101DCBCFD76E1BD36A556987823875E67EEDDC1FFE702D2ED669417673698F2B3EF32FB92F8FE275F1CA0D55C538B60FF6C57710CE1BCE90B6107873DD10280C20F6860E32FA9C76533DF6410F7C4BC84903635C27F6088068D5A93505073C458F9";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "EE8AF2F5E43DE09FE2C2798011067038D105ACFB904F0F7937D54D6E97A1D35C4A8F6EB397179D881D938986C3000C27C5803D9419A2983FCD241BC4FEB849EC5E316459330620B0CEDCB45B40D6485EE31E53FD7AC807B445DF69DE21838A01AB49D485E71994F7D0027DAA7AF62BC43C805F6805A6F6DE971D820B684A071C268D8DB56B5B79B580193EFD3ADA041FCF2574BE93FE0A14A72719B6AB803510BCD3B806706D156B5C92F398829020D016C6867F8065ED889DE509CA0509892BE01C64A03C1D378891397869364CA0D47B458E12A9925E012936F6C7BA4442AC4D1642471D5E561F9A915E6E819FE3A8FAB93F2441D6EB652901DD149033C2EF";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "7AB1EFE6A2A480ABBA6F8DDD3762D05AD176C1F87431232679C45DAEFBD8B19EC45C1162FF08B3301B132104F8ED0A9BAC41ACCC64ECE3FA36AA204F1F3480F921D45865E2CA48D9D9C4DC872D295B7834344B7E8C853F1677A905E2F446ACD30E7F0EBFDE83718CC0F49D42AA0EB0C5AF1AC0B73110AB2099D0BA650A5C55467BEAB1701028267030FFFFE8C52F01CA52FE74ECB6F1E1AFD8023983DE5EA3BF8F69544009856331BFDE1C70087E0F66B18068CA4C0FDB3AAC67FEE4D8DE10CE62FF49FFF4881230B3432F083CE5114FE162E1DF3183E80635E08A9CAE073B65FE0B16C40B026023E6EDE5028EA4C471D6557E081CDB1FF3E918319F81BD2D4A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "A01E9F9C3F143E57C981902989323FFF01C6FF837BCD9E681AA0545FAA27082A073C3C3FDF807F2C006EF96B1D4E54FB69E27073C3678F832636F1CA4B3C391FE6BECCFAD04C2BC7F87C7830FFC96369F15B2A814D20D3FFC8763FCD84CE830C72D873958CB83204B1D38C230E3C81347EE55F53C0D348019607F988780ABF8F523C4C32F527D8B80E1866FAABB59E9FFC2BD398E7129FCD864EC699B1AF9FE1E3EBFFE11C7C5809BD5446643223E93DB1C461FFDDFF88353E07673B2795D4CF36C9C640E325A01FCAFF0E83429CFDA9072BCDB01266F53CFF9F98B1C3F36F7D4734E55126AB760719EEC1926C7E2181FE59F8759FCDC69E53F94C0C3CE7E135";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "F97C20C7B2CDEC181C9FF0DE781D734C04E0CFB3858FCE7CC24B7FDF355AC31E77FC18B7E48C2F2B9FCFF7933FEA7F1E7EB34FCD6E66F861E661CA10C63C666B90F03581C979F06B5E477F01CF6F0B30F8FE0AD4F1E792EAF68581F860D1C91FB2BF8119F339872801E60A133B2542FBF20E733C2A66CCF0A84E7F7F8BECC6FC814A7E11F81F7D59E7E61F0E4BA9F6FCA9ED84C677E7FE91547DB2BF3304FF58C341C83E6C2B894B06F8FFC1413C87003019C131DCF5B91E43FCF951AB71A836371F1F87F1319CA649D58328D25F3F4654F953980E02DFCFFFBF0FFC39B4AD36253F90F3F0E7C0A8679FC79793F9202B39E9E033EAFAD415664C003F01FE03CF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "F540D3943D484A7BDB3A51E9409C3994822000C18F0E08D5FB519282678F870FC5330640F072CD8AC569FE9D80C735C8B1ADC08FFF807060F0FF8B824F4F26A6D52B369D324B3D3829B4877BFFE739A67CB32A7EAAC9489FCCF1F6C01D1F110FB4153950130F07F02FCB4162137FC0F1F8090037E3C7BE9F9584B4B45CD3BFDA6980A02CCB001F3864FF85A0F136B494FB626BCF2630298DB3C3C191F89C280631F1332B35B815FFE07F275F1E2C09BDCAFED469423682EB8C2B37366377D301BD8094206BFD8BF889943581408330C6632CC30D8D44B6E28F2230F562584AB35E0011E0FD708103CF1427388ED9D5167D467E548812704E9D20298C19BE2624";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000FCFFFFE0FFFC38787FC003E000001F07FFFC3FFF070FFFFC000F0F8001E1FFFF87FFC071E03F0000E000000FFC7FF81FFFFC3C0FFC0038000201C7FFFFC003F7F1FFFFE003800000303FFFF03FFFFE1FFFFE003FFF80071FC3FC038FE7C38FFFC007FFE0007FE03FF8007FFC7FFCFF81FFFFF01FFFBFFE001FFFC7FE01F01FFFFE0381F07FC001FE3C7F8018307FFF803FFE07F0001FFF8FF807000FFFE1C7FF81FF8003F878FC0060E0FFFE387FE01FFFE01F879FF80700FFFDE01FFF03FF8C0FC031FF007000FF1E03E7E01F8000FE063FE01C7F03C38F07F003FFFE03F0E1FE00C001FFF0E1FFC3FFFFE07C0E0F07CE001F03803FF83FFFFE0F18780";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "0F983F0003803FF00FFFFC0700E1FC6387F000E3F07801FF807C3807803B8E7E0006183FE07FFFFF87007807F9CFE0006003FC03FFE7F8E0078C7F19FE000E1C3F801FFFFF8700E3C7F19FE001C7E1E003FE0FF8E00678FF39F8001CFC3E007F00078C3E603FF33FC7F1CFE3801FE001F9C3C6078E663FFE18F8F8303E000F9C7EC07DE4C3FFE33BC01F03800038CFD80E0EDFF830677C7001E0FF87999CF78069FFFFE27F80001C3E00E3319C380D30FFFE6E180781C3801E363301E1A60FFF9B01C00039FFF0F2C338F1DA7FFFFC98E000039FFF0E5813DF394C01FF9A07800031FFE025833CE734E07FF960F000C31FFE0690630CFA4C07FFA60E0000E3F7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "80D20660CF6CC1FFB6C0F0001C78701940260CEC9807E36C1F0078E38F80D406CCC0DB00FCED00780F1C601FED462419859E7FFED81E1807CE07FDAC06831E5981E06D80F03C0CFCFFCAC05831C9B03805B00E07819C0F8D68CB067CC9FFF0D3873F9073C3FFBD325F98E53801F6CFE7F038C7C3FAD6CB0CE12E0F0C9983077FD9FFC1B532419FD67F8FDB263FFFFB38F01B706C73FA4FF1DB24E1FFFF67FC01A6650E3F69C03334807FFE367F801AA0B3C734CFE7735803FFC6CFE0FD54CBF1835BC18395883FF86C1E0726B93F1CCB7E3FF2B3F07E0D3C03FAABB3F1835831FFAD807FF1B1E3C0D5733F9FCA18E03527F839C9B00FFAD073E3869E71FF5338";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "186C730000CAE33E1DB730E02B4FFCF0C66003F4A067F99B1CF8FCDA7FB0E0E3FC1CD9F2E3219E3FC032B09B1F0E601E29B19FB99C3FF87C4E7333FE70387D566C9F3E033F1E25B0EC0079F8F79684C80E00FE3F03CC018F80E0E00CB1CCC18FF3FF07013811FE073019C81F1FC011FFE7FFE18719CFFFFFF1C780FFBC007F07FE00000001FFF007F83FF800000007FE001F81FFC00000007FC000FE07FF00000077FC0007F07FF00000011FFE003F81FF80000000FFF001FC0FFF00000003FF800FF0FFFC0000001FFE007FEFFFC0000000FFE001FE3FFF00000003FE000FE0FFF80000001FF0007F07FF80000001FF8003F83FFE0000000FFC000FE1FFF802";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  
// & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) ) 
// # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h00334747CCFF4747;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \audio_intf|serializer|r_data[25]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[25]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[25]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \audio_intf|serializer|r_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "EF939EFECE7E9079B66EB0B709A72466EAABDCB40E7527E16337B3455F606DA9CB4FFACC9A5F05CF4A3D7C7EA06A5F7EB4340E2D42E7A9340D0C9C1F3159253872D0C884788158FCA56726FF1BC485E8CEA4AAF359DA0C14E23B4DD3BA1C5AD6AB1811C54A18031D33EBC132E38081E5C1C0E8C57E7E42E383C0C891DAB5E0B23F6019DF205C6CC612E6CB07B0CEB0DB468FA0814A1333378CE7117F7AD995C885E4A51D1EB2EED9DC0120842CEB4674FD4362A7E1F10BE0CF01FE760DD67A21989A04B59489DE53F04269249C4A4E6A1900E23155A9DA40C46527F817CDEE3F661044B958A60A33E9C37A50B2A5D99EA73C14D4FB76C5ED772FAE245BF1A969";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "7020D7DFA68C7BA8A1A7629D8A8741D1A254FA7933ADE45BB2788D7AECB00A8D7668BCD1A39904302AD438A50D83354CEF62221CC391149DDDEB329775CF9E6C4A406B30C9AFD4E906D3080FF34B6F22A336ADA7621BF2DF88E46EB76B3F2E3802A1553AF0C6F02A40FB9EAAB68636A4FC03C6C43D3FB9BA493733D7C24A0711BCEE3CBB30D405687BB88680BD54763DEB1F3A1E8811F369AB8886D4509AEE33B80C506AD7D715DD50C2C36E4AB4885D6E8D291EA7E65A66EAC18C70D654228CD1C28E68875BE81C0B1E6A159599A11D3DCD06762D9B89730FC0A4A9529AC194CAD6BB2DE7A7E59AF71D3D28442934B6F5E97AD78EBA39CA4EBE90F43F34234D";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "B1489B9EFA7604DC70A0003673F2DCFFB34492272D620FEC2A2B36566985DB12415B7C21DD1ED3DFFF3E365C7E4D10E1E87E7B03C2B1F5910E56F8F09EE25C71F619ADF4E022BF3BC46FB0166DB64A76AD9265970CBA0F71C862143A2EEFF5B9A04450442D6C66F7503A45C7B2D69212187DE5DCC1E3C1EC400CC4343EC188F3BDD808AFA4E5B5E9047D3217866D708F26C9C9975F4B67A643B8986F6489084876B8A23917A2B9DDED9A51A0554C0BF65835E19CD89E6D54A9FC939E7CD39C846A0EF194DE35A628E08929A4B2BBF8E546C9C04208AA6C3164E7C0019EC3131E1FA6AD5E81A54A6C9C29E13801B6CB8F22ED23EFBAAECBFBD9635FE9F6C7238B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "AC986A20DABCE603ABF9DF706112CD2A499F1E411F17B69D61355AFE9F172B6DC403FCF84701502C5FEE2643CF4D2E2094CDA43A961736513D7239CDFB5DA2CA14AFDF2E09BBF768FDF1B6BD0F099B15B535FCEE23CC842CC3F656EC9E7ADB2FDA2AF330B12CC5B55B5A73F143C434D177B969E2D3618575C9CDF6AFE22C24C2073DFDDF4570E8C06ECD472439CA2EC095E57CA9D3D1A89B856315A97D38EF7EAC9CE75EC12E6DFF61231F70DE1F69EAFA9E93C8A1CEBC9DF4668E0364A5E4368FE2CA9F0B704B6C4ABB10AAE2010277B4537A66583652C96EAFD50DA033629B1C07217A493BEB5619CB129706FFFF6D53CF3418EAFAA61ABB2BB20E4DC21F5D";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "AC4879A49822857E13D2C1D74BC222C285359D5E969552442753CC116B2F9621A32A858571D14149F47AB5D24CAC580DD8FD44AA47077ECDCAB7E4E7FCF80D199C5DC1A423823BE2BF6A2B948A233AFD395E21C6594C0457B503626D4C11FE7187E8A1D060FEE7D141622FED4FE55F7A722C4FDA6D9D40BB50D52D7B151FEF063A32F13C66F7C5F7A173C23EF15556BB36739EA1B540ABBA1C9F35F8A527FED097A660F44E8D209692C94C64497E3117BEDC7A9AED9F5D547BD54FD634CB5FBC01F248EF6A4FAF3736301511930B1DE8AC39E29097C1363EAB6E5FAEA94D753826E6960599F0A8256DD1BE142A3B68A8515761B08167F05BFC5C603479053C57";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "BEFEE2913851FE68CEF3223D23A85E3E6E971BB2E00B6C39AE17DFADB6C14E18C450A65E2F24858F11730C9EC9082A3ED3C5DBF68F5E31E47191D718D8636734D58B5CA077DE2ACC5F3D8825657BC26D001F51CD5F018C5A895EB0CCE3998BEDE78D10CB5EF57D92FBD230856E6C6C8FF50DAA92DC693D8EBF1516F37EA984B6EE8031A3B90B8130758EB7D1C580950168DD0BA061E328A232E1F2DE22F9722A8155F063AAE7723739FD44681C14F3A8B05D91C6861A722D6D638A7D4968DAB87B943E2D3446BEB8DA34551612A88DDB8C60003532406083C4CE54684A38D683A34B7A3A8C1B54907C1E7FD5D226226F93A57EED703236BAD64A326A6B67D111";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "5774E3166F50CEA570B3E2632F0FCE4941D0B1BBF7A8C1DA409C59481EC8F4D7FD6F9B95863EBD452D50B20C48E1E244E5DE8672F5123B183925CF0522773F3F5991E9E263E3E8DEF0596F1843B496F793C50731FD7F252BB74B654843398D09951E44DC3AB4A0A4AEC1F21FF0A8878CEBA01716FB324784A6698B94FA31C0E9E606FBDE4955DF8BCC5284A5DD899BF84A3106AA0E9834DE27A64B98D6B3C391361B3FD9CB40D44C4387D142133A9D53243159F6F3BF233FEC131177FD19049FFD6276D02CCEA3DCCE4E017E464B88F4C30EB0D7743A2F6B3A54F0630BFC0BFBBC66332175F3CD82A9116882924D1CB4128E64AD976DD43C2A17B43A5541CD3B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "0F62666EDDA47C0596C49F395722BC3814AC1A64BC9828CA842033E83A44A6553045995F1D9EE8D3CC60DF88F497DAA81FD9D6E28AFEB89AA3C01D64A86543E69D2298D44B9A2C83B30DA41EBDADD23D8BD280D5A8BE0403F381A5BCAE21F10D90DE2D634C3748753042C8CC28A07EA98D2E2CA8F17F31FF78E5833A036AC17636FF1D4116146DADB6DBA904CE4160FA4BEE9462627F061C8902A410A386A4C2193F9967758FF9B148A8AB6538ED5C39358E5D0612C9BA7949E049FCCF1F11967F13B5827AB314EB71A1AA16CA52C5374539CD2CA6451841B295D5F2E0E9DE6DE06FEF921F65651B3A15B8D29A27535A2B2F070BFE4F049ECC208EDF5A9A4737";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "57173472E0C23AD107146701A56F5B0F4346E0343816B5973A0AB79B5A12C7A8C44AE50103EF45D96BF8F110BF955665B4FD37F8045AAABC0A6B6EF1DBDCE2EA1B0918F7722FD6797529184983ACC6B203B0DBE55E4D9685990E7F9D14C374A176D1AB037C3E5FE278D15C2FBFAC604E7F1696923AC718E843D7E38CC2EE0F30EFF29CCCD97A07BD6B6BAD6FBF5BAF35F263AA114BAFE027C603FE8652630A178CC0794F1D48F50F980FBC6ECAE7A79A1221D3D6A3C444B46E101CCD97C698CC00431BE8FB68906AA2E37F485ADDC727E8B494C8EA826A63E5B5B0BFF19D98CC1BB0DFB08819BEC1A7A85794F30A4986C179A7B167D0D849D3BB7ED7E2C03E91";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "C0E5A67BE817E322D986F0D6FAC353DB97B3F9F2B03B1EAD25B8EEBD8B8C7F9F21E551DC885DA42F665555A156644C73D00F2C3560C55EFB76076F4E2F5D0E28C0999DCBE6B73F833CC44B249984E500634CA236F64C3B269E8080F6F0E08493D1EE323699C2168F267D34FC3592B9FDA556E833D44A9902AE3029B92CBCEEFEBC0960BACA1C82F3D6A8E9A1D8E8D2F3A96028E5261283708E438CA15D734458A720A7B689CC7F2CE8DCDC64E3A40D56E740F8481543AD9D479F22C08AB87259D657335017F482E4742A5316C7920E02C8D1A1CE4A7761CFD81819B841CB33F9203ABCF0FCD875FE8A1452A511D520325817B42C22640FA743664C83C51F1A1A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "2B659422AF556CEF11DBF2EB2D3F6EDC90AE0DA51CF47C41711888681540D88257AC673EE259648B23566B01A5A8694C2EB48F5458BB7B7FAD365DCFB3F062715E09E210CEAB20E9E20A11EEA571002F457C4A52D6CE30A5CE7873B8E4467C06B4029155F63E67B70E1A88260A3F4D34D092E96CEEED4594839AEB0229E9DB3ABA06305BECB68587520773BD66BF51FC4A2F9ED4EA0EC40B9F78BF98D0937F20222352B42F7509A7165EEC08FD404E5A95E8E9484C15B588FF60246713D55B6477FADBA5C19C5D09A8AFB2BF903DB589ED431F5CFAF33C8C454D5281B4D3DFFEE3FE89802A96B687D81D3A91F82324A10006A3121E54051D154DD363F4E18320";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "D22017FB5DF56D9A1259DF0E9A20AF48E05DF61C3E078940C5395BD81A9D99AD22B02697C13432E4DED8CC54FC10BB4BFF176712ED207C24A064B8D0E7BD416ECF3AD77FB1C4461D07B935E5C21779C5D575E3C25BA68E2CB0D22704A75F4872920595350ED35BD6B65308F85AAFA595D79F200434F3AC23F6104C95DC9244E0C7F3399B3DE204F42F4C5653DB625539E8AE7C8D4AECF32B78194EAFF87BE884549A4D57BFE37CEC2092A55861B83668A1D37D8C6DA304FA87A8692B95BF50A17F6C68ADA3A63715C433174287B751FE1192565B0634ECD051794E218F18B57E68EC061B23451D57B2FA403046C3BC9D558FEA81388AC41D1B285C295529589E";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "157CF520FDB658300476DE2CC4D28B5424C11DAB8ED2F3191D2BD79B9E3AA765CB0501A018BFBBBC8D37BB0CC84AA5709C2FA06F4EE1C93041396385867EFD89EC2EAFF1B86A942E0426556908F31366F4B71C63FD4C9ED0671493A64FA2220F49DD284DB31205E9C65DEAF3B49C464C8F8FE052BDEBA9B45B4070BD5760B513DC3C8A77C1530D58C8F104ADDC40978B872338A10154C50E4696B89A37ACA28D251BA8303C31AA3D23CB7162ACC261AD1E698DD2D1260DF7325514A0607D8CDFDCA46F2FD86362596624E9A4F26806ADD85D375E032827D5F327CC9BAF8B10EBBC71FC6A7138618566A0176EBC8370CE2EB30F0FBCB0EBEEA2FD6FA32513255C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "F655F7C9BEE674CFA6A375D6B3C96B9C689BBFD2B8032CBF81E01183EDB7D4E6B60A95B5EFD76C0C604329E819BCC84648ED3C40FEE00D05FFC92C00FE51002731AE9B223B1ADDC7595AFFB24A126A702597C4A8EF4465D34D70CA3F00FC03F6C6634081A433D8BAF8FEB09A78E0C110199C2C6581EB2FC622C63B85F86271BF32F2C6A348E120DC6B69C707C5FF3C76968FDF2BA6BDAC1EEB5F00B0A7C0FE9BABE0C6CA60FD48DB20FA27461BFAB5434A11BF8F8E623A54530A8BB42E7A6592DD407EC359E9F8AA20133E383E9BB1EF99E2D2EC8A59EF2158894287270AF1C1C7D37757EB353C0B452FD66FD60E63339C142356A955F2D18F53A8F1D2EDAD2F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "F194ECD1C9E85E16891D7A2EBC81B585F84AED0CCE287807DE59875AB876F2DAB6168C6EAC1B1E0EB6EF1ECA8D9E1297FD8173E61183ACE1418841EF70A4476AC19FE28E3E877840D1E4CC44BC1EBD4BB02959195F07FBAE90C2B6C52079BB1544E0F12D0ACD420296421E0A478F4174D443AA349895518E22E38398DC9AE8B4B13AFFF0D359738B4FA2EB1EE4A9D085E316FEA2FF6D6AE4093DF5716581D602CF59EC3AC228736FDF96D356A5AA476EE3D5C5591C3610219E2C747AC416A1455546C0F89F1DD967B4EEA1875E1CF45AD27F5C9879E350A507D010995739C52F77AAB7A45CA15946CEE8EB5121A36C1CE2778FD1BE82CD0F3B35A7E501E05AD2";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "E3E0C64863998D6303F4ACBC79016045A85CC738EBB9E4478159EDCE701DACCAA7FA596C81C6571847E2DC0F0F45792408770B9640D3A93F7EFE7A8060215ED6D794FD211B83A578E99A7CACD294E38A5CF4DA26639572F56F94D9F9BCCC4049CB0BC88E4221ED569750850CC7E9AF1940CF5AF71BB3A9A295B454C4B4E99698C2308946221F1AB774A247772CB55337B2C0A6B717843913B76203C2630FC778D4A78A0943CCD41D5E1BDE960CB7EB131F06033E1187CB8BBC5D5ACE58FF24D297EF3486B27A0A6E083ED81C961DC0CE6EACC6EF5C15625E4874A734E58F0F045A39C80526C84B5F8309B3041478CDDBA073BBFF9A56EDAF993A1513B4A483B8";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ) ) ) 
// ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) 
// ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  & !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h330F5500330F55FF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "B9C063C4242A330B4360E80D7882C88A4EC42FC6B7D74E9BF3F5128F322196C54FA061822BAF2AA5DD7C7F3ECDF6D3EB48E6C58796965F50F8720E67FE3548CB4D0AA340E1A93A0B2667C36FAF117DF9D91BE14B5C65C1F6102510C333391389FBDB9013D42C823488D796852B06496A24B5EC283FDFD200EBD4D009E96763B4F4CFC40D9647B039131CE06F821105D898F950539D71BF543C0F2A93BA2A01DF90437B5D8E1F74A850A847994AA4D7F49C0B89A2A87D17B9C7DA7E729B9DF3CD0EABCA1EA96C63C91F5083F8052602402B6DD2719FFCE9B45E90FD367776C4FA28C3F47B732EF8CA68B0566CDCCFF6C5AC13C0D55B44D56FB8CB4027247AC9EA";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "C6B6A39EC5C02045F11A894E7CFDAB92573EFE047242C2ADB570C3C4E2C273B4DF1A70D17EB9A078FE5954B97DA18B17B34FD42EB9AF9FAB9FBFFB9248B34739E8A8ADFFF3DA09FC8577D3BB622887B714E2FD4223D10722EF3EDE0EE529CFE567361BA0DBCEDEA758C9979A2AC4D8998E8242119FE8950EF6445D7689E391FDF5818EF9762DFE5701EAA42F9A9B342A8186560BB11A5E0E8D5C77837516C2FEFA3A4276F8D7C26C90AE5976DBAA3BA64F79939DE798841B71BFA0230645306ACDD51D9900CE8832C1B49FB12EE49185F8AC0698FF53A2A0D6A8A5A0F64F60556879FEB1E631FAA275686F563C7773A80595F6341B3A3395418FD584B7D36022";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "199DF378D5E0E389D2578408EE6A994FD3A424DE3AFE085FA785BD13D6B923F3653B9DE058B0BA7622E6F8EA4BEAD8443262140BD7650F20BE3B384EC7168D75724461CDAC68E47C2ED2163BF9997BF29D1080B3AB326E94B6A81BEFE03F92E4ACBA6E57516F86A872439A236BF8645F045C876F7F3D9486498ABCB75A6952E6362739BA58588C5760DD757C1ABC2928E4E977222D016E40C76CE43DFEB4B3BA322526B1057E3BE79ED3F45B7A710DC9B838EDEB767AEA3CDCF647253938A9AE22F92CBB0EDEF51D1F878C0429ED00482252AA80D36C05A02C7D9A488B42ACD9FB4EEEEBFE4B7EA8CAB1C1EC019539B825E88180B7CA07480B41F08C3B004BF3";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "067453D1A0BF24B9C7FDD58EDE4BE3ED345F835294A204D5DF69D0EF148E94A581F83BA1DC88EC924E93D50A3B6F3A5F3587513BDB7338DF56B3A3ED4A04DA0A6AC9D04C2B791D52EFB1EE6A0942FB5484DEAA9781B888AD42AE7D22E17F2002ECD03B72148A4B7B8E7D851CB0252094A5078E77FA8B4B9E3B4E8DE2C5ACA562BA736C281F8A7AE9BFC4CCC70DF18208360CBE704A149CEEC4A3AF9A70632E1EFC760739C8269A4358DC14E9B341B175948B9101E7568EFBDC059AAF079455723DA26030E26B14D14AC6CB0E24A97E99B4EF28002AB70DECA7BC7B54262E8BED6A9AB2C14F46FAB5EB3069AFDF6863D2FD43CF541D4507D1FFA35FC47F0D2ADE";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "285597137B29EFBC31468A00C9093209294D3050B628D6737BBB01D0E818F7BF9906079AAF4DCAEF63D8B9DFC814768FFEA636B2D4B297CBC7E64330BFF5B8498E9D13C2C92A72CCC78D35DBC94D6D55426654C7E7A08F5AA09ECC861190F5F4A1E0600BF11ABA9CFCD726C9BCEB29303F16A1F93C29AFFF15C770EBD763204A99F72BB737804949D29FF823408CFE9079BE91692A71E6784BFE3903D9667A2309C2C24012805556D3092C63BB7EEE6A49477F5E2BE9D541FB8873D6C9323EAE9B81C99F659D99A8352C98945E10A36B8C5C644C49721DF4CFD0DC4A41FF5953029135A5F682A1A2D606116BC666BB6B1A7EE213E2952455FDA9EE6242B9D9CE";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "1E103E5A3F20CD045EBD24629B292FFF3DB9007D1C2B5EA3D719C10F012B39BF034CDBC73D80868BE7BC75C6E7D5061DA21B6FB4C25470BD6A2CC950AE33CBA014225577789479B6467D862E83D222DD162B9BE2176F9A38DB5D41D684CDC1358857B4DC4A6414F609C494D2EDC53DA2476C0CFB3174DC02BAC7F57988E200B1863A6B566E97E91BC995AB61E7DE9FA003BFE454D7262F291A96EBD8D2FE5E182DDF982F658B34F283BE4AB6C99B925EE9CDAE1FD91D91EFA61A48B690BE8EAD5359B52305D7106C5E40CC45F8DA8CC3E6A244DEB76B7858C053A8EDFC35B7706759D6094A6445C72AF3BEA4AC76B9BE3DF59B931E2B3A3C8B0BD46A4AEBE0AF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "1BF3CF4BA8B6DA16E5A0769EB812232408DF506B9773D18CCEC67FCF201F4DA1683B6A10299438FF7FA3175B5FBE80D103C9A816315707A1D15916095A5C4D7840CFD091D5CA165E0368988250492ED3073E013AEEE954A3138143E68DE8DA2F6A6E7C9673A6B541FD158155B54DF849EAF16B32CDD65576F3E52C9EACCB440DFDEF45B58467B39BF4EA91F15C451E6C0F488CB570D07A13FDB96C5CEACB78DB4DC62621A58173DD62CB0821E15DBA0457D7264992F0DB1D631D748EF98D085A28DED88871529A759ACF4573597341F9FE8BE444367B805667A3373A255DEF9D4E9F48F46CD73FFB94565B458425904579CD9E541F8E7C1EDA920030FE321C17";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "8FE36447C7936179295739231EDDCA7E74601ED28E890147C1FABBF95790668FB854856316CC746FB43AF9D26148B9D2960522ED9EB0736B0D007E4CD7E94BE468FB5B5FAAD9D826E22E9983FE2F355A44151CC60FEC29EFEA911247D0DCACF7DBC3ABF60AD778EF8051DDA909BFA0F1F7F2C2CB92381C5FA6B11591FCBB22688D4307BAB101934B568380C6D4AB3CC2813D43CF0A483D708844DF458E233C7AD188AD014EEC4E3F1976D520E16B0E44C1FB7D4305533998741CA4BAAA4C04F150BE4269BDFAC20FD4DBD39DF17D50DD52C4BD346BA36C9B0966C88FE4933FEE01002E184FB97EBB30FD74DC31EB013A41F5809A6DF64863AA98788AF6CB4AF2";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "0CEB3BD7EACC7EE922F45F090AD03D16543F2DB0F69C662470D6CE041A212F52FBAE9A9112DE267BE1EA48AB695EAA5FEBCE8450926E3174B18296A5806B44AFADE81BF300E95EC074FB7BC1999802406970A4F513F84497D48AE46EC641A8443DEFC9A75FC6AE1F95BBDEBC4C9DD724EA8D5BA0460FA23F09FC8913EF65ECDE742B9958CEC2FD04DFB9CA71BBDAEE2517E90389E8DA7E20CB0DCFE8AC822580B7F5F39DE5B98B62077F1E93284E6FFC27AE48B5FFDEC8B4DEBCBBF855FD299D70647BE9BD6528127B68A3E69ED6FA19A43246A2936A5CE2886C218C99FD9F464C21D7F91DD3052650AEA8AE50810BB7097683DDDC21359B8E9821FA40B95789";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "7F84A6B48A020050C6181F76D05B0A93E469A4EC197C42E138B04B8BCB7B8BD39EDC52736C1E83DEB1B7B74B2C777842C545C116B2130413B10FD0B734E587F53383A434910DD0EA87BCC39A9EBFE6C90D73790D8AF395DAF16A68417522F2308865AD5C0CE6A95E24BE05DDBED17A6AF9BCA8D32CBB79C15C4254BC24DA13380A5F798680DDD144697531CE21B5E553AE3B078FC6E8008CF5CD2F9C81B5E1A6128719A0C9003476C9FCD9FA44169B68FC55CD739167E49F9379559568F74955CFAD9DAB8D970DA765B8AB1CAFD597F6724AB9AC619587764AA06B7EB2FC66AB3635C86ABFEE2158E57F6CA32CD456C341054FC7C5AB3F346A590685152FE7DB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "12FC47455813842B40E652ACFF09151E3934B11E634AA403AA35A06AD2AB9C25526676E96B760958AE70313B688DB4B6B29AF2BBD6D3EB5D7B1C95057719A87AB84D84EB5D2CA92DD493164E2915B371615244771B64056C5C43CAC20BAE91D5E87A8685642D88A64158C54813A50CF9E3B0AAF62F4953C5CF93DAAEB26DC39A557D7F979C39F11530D6C13CC373FFE3E01CC00FFF8C3FF8301CF0C73FFC1E039E000001CF83F30FFF9DE7C3E01E63C007FFF3C07EC00FB9F9E038EC731C0000030E1F9001F760E1FE1F018700000078CF9BF07E66787FE3E078E0000003B1C30E0F827FCFFC7C038F001E0F13F8E1C1F067F83F9FF063C00001C37E0E300E09";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "C1C1F87E3F0C1F073861F7C303E19C607E1C7FF183E1E60C3C3E603819070C7C7FE19E383C00C78FE60FC09F01FE0FFE18660FC00CE03EC00013FF1FC0FFE70DC0FC0063FFE3FF813FE3F01FFCF938FFF00CE00C7FDC67F9C1F98C0FAFFFF803300183FF39C0F87040FFCB03FFC0181FE3E3C063F9F018001263FE0E64C301F00679C7307FC0DF9C3C338FB33C30FFE071CD0FF481E730CE700E180C1C03F33C1C0CB87E7381BE06338183C3FE3F8FC3EFCF9CC030018C387FE3E0181C4803E3F991C60F3E7C783FE381FF8307007E367018FFE19FFF8C7381C771803CF260031E0F8C0031E200FE0E3803C7261E0780710F9C3E600F80F1803E726000380F31";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "E1FFCC31F01E3007C266780383C6783FF18F9E01CC03F06CC01F3F1F30F81E19E7F1F98FFC06D9FC0F00F6001FFCC1C7FF9E001F333F183FFC807FDFDB8FE00C7FC77CD80FE1FFD8001FF2DC7F873C00FF9983FF1E0DFFF81E4E3C3FC3C71E7BA707C3C19FFE03E41E03879FF8FF3601CFE7E3FFFF3D80FBF1E7FE1FE240601CFE3FFFE727E707FCFFE7E3B73801631803F9F300E07F3FFE3FE4C3806C0301FE6360781C3800C3876FC0058E703C6C660E0181FE0E3865FF8E4C303F267980F23FF8C10C029FF3C483F08E67318661F800F1E053FE3DA7F1C3C90C7F3E3DFFE1C7091CE7CA00E703319C1C380FFE38C09CF3829C060FCBE301838001E7326660";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "30573F3F9DBE30338FFFFC793CD9FD9A6633FF2C0C78F9007F9C580670DB697E3E1A6730627000078B1E670BE5AC67C1A7F3FDE30018F927E64CBC950670366239BF9FF03F9B38D3D9C950E6064819E7E381F01927E57938B108C065033E7E70FFF994C1504FCAA0C7F253138FDF1FFE1ADC35198D55CFFE6B04F9CC39FFF1ADB9B19DD6BCFFE55BB860E26000495336720D907831AB7273C198FF89AA9A889F4D0001E6BF40FF1B3E03255153C8E98F0006B617F879B380665A2A826135F03FA93D3FFE2580731642A7363340060528DE1FFA5C0372EBDB2344EBFE00AC6677FF29C023CEBAB328A29F800B20CC3F32DC060A225AF5232BF800CE0D807CD389";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "9F66E55B50DABE00534CCC071A6791E31F35151AD7F89DB418E386DB71817DF5AC5EB2FF13367F6670D250E767D9922A77519F82681999F729F9FCE5F4C161357E1FA69CC843CAC3185E5F70562D6FC708D7ED187953F074312E8ABAA5FFCF6586A1906B3CC0975338A8D7A7F913539470C6B7C30C62E6F51989F0CD2A92F88F358032DE4B20A63D406C4D69B007E6A70829DF5AB4272C0D294D19E07ED40306F297F24EC5BFAD51BE787E254F602FEEECDB26A814B50BF3E0C5AC10EE7D23F6BA723D7CBCB738085A19E74C04BF24E641B037940E7E69B3031C1C6BB292742981C6807011299C2147AAA0A7A3149CD06BE73AA5280C08824B2484594D83E546";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "14AA4AFF806F1AA62DE6ACDFC197F292A55DE31E46547A96D2C6C54E8F2B1CD2039DB2E89341593030D71372E0E95C19ECD1584A5330367C968AAC016FC847E24AD141E2BC9E4C96DA0065FB04A3A2AC3600C23CFDC5FD4E789B2E1591AABEB1CBFCC7025B898204B39A5B9098406D006678268695D381F836C67CC04C0078F83E07FFF001FFF00787C0F81FFF8007FE001C7E07C1FFFC007FC000E1F81F07FFC077FC00070F81F07FFF011FFE00387E0783FFF800FFF001C3F03F0FFFE003FF800F0F00FC7FFF801FFE0078100FC3FFF800FFE001C1C03F1FFFC003FE000E1F01F8FFFE001FF00070F80F8FFFE001FF800387C03E3FFF800FFC000E1E00F9FD";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h0123456789ABCDEF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N3
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \audio_intf|serializer|r_data[24]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[24]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[24]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \audio_intf|serializer|r_data[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "2A93D5DED9A2027BF5166B5AE04485E0FC40E1741338F022285B1375DCBBAF075A565E83EF45828D63297F045A37E83C5644B16F4AAA508864A6544D9FA93DDEED3F1F6CFE01675DD227C672D9C92F89B5D8009EB73778E468894A5E972207B8D635D31F8339526444587C59E63181993D08C04998873AA40388C00C3142DE5F793C02A62C8EB0790C82EE9C90F1061E5FE841E389A684AC7410DFD412C2DBDCD9E46B041F4499D9F0919D313923C67AB1C7770604F38F1A83ED3DBAE17E38C0C52395035B3BA0D22B398CB9CD0A5DF90D3F547A5A517BF3D8B0869552F2878022211DAAF11E206D752FE9FCBFE275B5799A2B139512219CC9F239B6D196DED8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "E523BCC311EBF92FA359FE36E5BFD72F41B5DE2A5C26ABD2753E26B8CCBE69D3A20C93A5AE386764EE0BCF269BFABD5C7485DEFEE61D546D2E930BF68ED7678CCA7E30A1B73B9231BB1FBD86897CFE832948E5F42089FF3A39ED7929DCF88AF08FA74985E32B712AF7B57C6746FE6F4184A260CD8FA9A1C774F6BC125428758E7750B92A4086BD7F2033D2D63CA1CE74D3E17AAF91A6F009681FEF3602AE249536288B115DBF5E76223595EF0DA45D3D01F3D06493D63222BA670EA8C53A56E0B08A8E86775BD734A90A7E251BDCA7FD57DFE68ABADD79C8AF9FAE8DD4E5521D95D113232008EC0CE8694593787ACABDFA6CD83A0E61BF69B6EC826F435C2F6A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "44FBB1F9F7E73841E024E066C7FB47513D5C64D2D500EF3E60E4904B43C75088CB55903BD169CB36656A15AE44D8AAEC324CE892304FDDF0FDC1C7EC36157717AB1481D8E846F0509E0D3BA51A755A2A2928255D51CBB7C75681BD634D7DA735A4342C565C0AC2ED410CAD9D8690CD89556EFFE38EFBC49728455479FAA2A2B3FE3B4080A05D8CBF56BCAE453D6B006C1E62BFF00674CFF628633144BC0CE10D5181FFFED3830AF01FAD963CE3D69A3BF80015CF41AFF04AE598D96BB29200FFFD36134F8689A0990E2E8664801FFF994F93CDB9AA7641E5DF86D807FEFC91CA8DF046B82CFCBBBC48C1E1F0E5D8913E6CA8643FA78F9B3007C2258209AC3112";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "4DB91B99CCCB1F3744AE7732CDDEA45C626463CD6361A915CC3158C7EA04EB8C9FE1593BA5E1498F15F03324F90633E61656EC40156038A0FE27FC98437E66E9DCFC00ACFFD3C662401393EF8CC5B89E7017600A78DBA8C5A27A8C0F1FE7F9FD5009431EBA40E7B09F0022F3F8C02BE7939C30AC05F7E8F86B1301F6594D21CC057AD8B181CE2F533C2C8CD55B2C801096AAF3F16216ACCD96122B0B13F235421DED87B96A617EFA5591633C1EDE4CDA27D352302C0EB4D873DB9FE81A5BCDE4F549D98CCE9D87C7D3627E413B0099257066C066A0018A6B8E3736BFCCCB500CDDF194CFD11B873D1659FCC6B59E6643923064391037C33681CE69583F27F152";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "1EFF2B32EC225019C35579F27C4A84C40D48A18E54FC734AA060B0E750F9E195E9CE0AB03CF4B50C0CE31A00E3E2A2C701AE006CAAB3663005BF83DF33B01C358FCB729410198049FFE008AD80794C037E55447C99F67FB8616EDC3CCDC76E67371833BEE7E60DF3660279A01B38AD06CFD424403F5B431B8E29EE6F1920AE1A82C0002897EB071D0069E324C900D3298C0AFA8360735C06C3D6BD805B0D3EE6A25C981BC87F4C86CCC1F36EB1C3B451F6FD7E7E36D8519F916B50C0AA854135A018C734F8D874A67C336EA8A9BA99F9FF32633B82C377F242DA0A7F5D227FE6D9649369A3BF68C55153E436100E5B5E5AF4B9D30A08D9D2C29B63FE29565558";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "D73CA14E64D9AFD46C7FFD9B42B58E9755D5E145CB7B65E07FACCBE54D7AC4C241ECA6AFAD48001B99615499D13BA83ECBEA061AE0193B6BD52DC2CF888C52A3269E5E0840A944B80A2D1F290A9BD5A9DA79B1EA6813CB4464F331AE3AA29D4E81FAA141F8D7A0114634F4CB93B0D07E6865E0EA8BE1D7C6A176FACA2580F2E4C4EEAD822D00280B75AE9B580193849D96E8B89832854975B154DF92C3900924D407FE6DDC6100D7BE054875CA531A2F3FF8620C78752B81AAB638EEAD51B7C18C58A001B17F952503F75215E3F9D88A99E7E33BCD349D8EA5C12202010A9548FF9D304C6DD7EB70E459BEF2AEABC3289B0AF1B5719855461819AAC97F9A9A48";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "A1D577D5066C2E0E42D2AB18D154A228CE98E30E44F95D6DD49D85B6768250EE9D3C57C12B653CD5909B0F28B789274E6319AF4751D51A0EBDFAF696E164205EC61015A2AFC32FA3649DEE14F2B738C6FCFBD9EA440B177A3B361017E9032950B412904EBD31D6F1571A9007F4EAF443B145E6C29B58A39F1495F0ACBFA9F890994FAC91CD72699C605AA9D96FF81217047DD7E118D35A0BA5EB151F80463EDBF39884D14F3F1C795D47868830DC4FC73D4D0A079E98CDEA1F40CBDCD583A613979739C522D6B6114B95D40CDD214CAAE1205C5D89729AEA9EA8292247A8971D40A5BF4E254D5D9E03D811CBED9E534848D6A968640B1F0526CD30942B4513C5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "C30F60CC6162739A456CFA90795BCA05F0121AA2A9278983B8B4A9E810455289835DD31BDB6C34AF2874C554E0DC13D554B0165E3AA84D4DC33E0CFDC85B6E1A1843DD183E5EAE588D1E53896F33D60612FFA4328453FBE976547DA15F1FA316207AA70F6C5D46F63558F5CCD49FA88FA5946A3C41E442F45B457ABE540064F9C619FFCF01FFF00647CF1867FC7807FE061A7E38C67FE3807FC1FCD9F9E719FF3877FC0FE6CF9E719FF8E11FFE18347E798CFFE780FFF0F9B3F1C733FF1E03FF800CCF073C83F8701FFE006611F1CC3F8700FFE0F131C1CF27FC3803FE07891F0E791FE1C01FF1FE48F87393FF1E01FF8FF367C0C64FFC700FFC7FC99E071A7C";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "963108EE482D1DCFCA2B03AD385018559CE35E703AF16EE8BEF5D5374E423C119245EF1A10A97124324BA0D9B86E4D80524388A15C44F56E782A4DD64E228FB5409C7B7D8F05C0063BDEB797DF641D5C7470E719BE133FDBC8B55B6FB947AA086DA435C149BCA0935B5928F868A682E8CEE080D391D27FBCDD1E65AA73420698E9A2BE74C822BC7F3E0D02CE596CA55CB953F55CBB67ECF5CB46EBF26E10FC3313951AC33FDD3F476B21A41751DF4904387881C89BC2C90BAEB07146D3AD954D358D71E53CCAE29CB79B21DB425DB8F66F8980F12ACD73F06D1055126B44F2F91D8A24E9EAA2E4CBBF36FDB4E4DC2C62723BD13530F23F1EC88A9D1244A7BA43";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "8540E8C80776B99ECD7006B169DC1CDA5BE01F62C9E67A849CE7D8CB0AAEE7566EBEBCEFD007C7AA3DE93DD69ED0F768892EBC03AC9D01DFE28E454E56E3B587AB57E014581DE2993C362BA09E7519E05E9C37F5BA77657614313BE195BF624B60C98019EC61A569D39B84FF6A5709A51F50149AB59033AB2EEF99F5656BECC7EA4B7D45C0753C81AD5B3BDB21B7A16CF75165D82FF618C6884A2311973B9841F712B1DDB2DE3C790C6D18511E80E298BD8D6A85C4D5479DC1676E7483D1C48F12CE12665B5453731909DD8E4C2AD112D7796386A50B974A3E7530A9C11848CB710D92DA1DE89E0DBFA50DFA471067358AA03DDE5CB93A93A17104AB4F32A1FA";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "1B6BD15014C332DDAF425391456769B1EF068108AD48B105A4C7CFA421C9F9836F24DBFE18BBD18F094D5F88B7ED078827AB984E16208695DA7A9D83918DEAAB25753837555AF6C6EAD445235BE391C55A38D5DDFC40C582345D6D82F9A2AEB4FA5AB6FF4A45E727D899F56039CE8B5B45A65A471C94F86D0E74122D4E48FA1C74FA7B82D437DFA623BBA6D5E727840315F6D67D90E47FB5E15FA26612066FD5D463BE9F4F1FCB7FC12AE3C6FE0D0F9EF1E655C4F558D1418C37D5885862CB0FA7917C7CC3400D64A2A1A4CD2022350B978272EAA8A4F818B61902A153BCDF86206E85D113DDE06B68E4BDD75C405DF5E998C69A1A8947F64ADBD131481048A2";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "8A8A388849188DA488A55ECD2323402B45A7EF9712EFF27B832BC96937F431C6AB0C3505485BB78255171341B3DCE35AA5BDEBBD9E1C8333B69767C8B704369E9548726509A0A2B4BD85989C17FC764858324E94D08140E35894D3A1428A27E4D43E556390E0CAF76DA40D4B416FBB0EE7A267CFF79EB0A00164153DF247F62F51B1FCFF4C4C90CFDCD7F0BF7AD27433B568848C41A9FE2430292CDBB9369AA4390B24EC5096D58D7AE48CE91E833B4DE81F84408E9B91C618A44046FC614E6B47A1C6600C6E8A4F10F2533540AC96A6CA6950BC4CA374F77CCE16FF13DEBA6D65606BAE264BC4E667E79F2831058B72FA109741BBC6FBC02ABC623CDCF993D7";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "F64C5837E8B7D8466E1C4D37FB7A7BE2A56D1CB55C193A92CA125067A9C25AA2FB8B2C35FF89FFD680A4E45FC2F7E2E9527691B5CBF4C639FFF64D98C15D73B124848B4371706FCF862938E4EE4A8DC54D3354210D7E66AAE876DC67C8FBF2869999C9033615ECCA7F8AC559C1DE1A26A4567F7734FFE440F103FE73AFBA53D0242607523835E1E6C5E8F5DFF1B3869E624621AC49313A37A025B95BD7ABBF7C4C43A758EA36CC822C8CC469547A4FF9BC23DDDF13FEC39603ACAF03EBF0645B967FF9668D354B74FC2CEC30A7C316246D9729E1CDC9FE11C12E7234A9152175996F6694961BE3290F279F17F18AEA45A60D58E8E0366A5CDFCABF6D24A2AA90";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "399B2D01BFC55FF8131B94DFF63B9641DB29037DA80D067FB8F6B107F821525109D566489A8009F618A806DBE6387AEB78D11BDD5AF273C45EE5AD8F86AB978FC7E0623B41C0F425A704353C51DB8B4F824284574454A94710DCC2FDB4C885D2A12590C260B34FCA2471AD5B89D8938D0A3B02DEA34C9137802468D09B0DA1D374A432851D2C53CCA15AE6D21B91B23F7A12580EBD4507FA6CDAAFDA86B5119507E264FE8E965B18D8435FF24B32590985DBBEE3D282ABA39862CA2BFC2112C20A11EF5D2F4BF8A71F2EACFB915074BB14DFD2B4A5FE9472ADCCEFE9A4F0614FB1E579412198E72463442EFEEC4B57987D7B6C8D1D81BDEC7A9E058F94E06DF5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "EBAAE19980346F7D6F7EB3A019F92A6734BF3726AFC477B494CAE663260E15AC4816A5DC45340CCCDF6CB6032F7F3FBF46037C5DA7F270EC35F7C9D38ECC6C25C8A1CEA93671F938112AA4C09E9143F57F1E1204DB32C95DFB3626D53956534C3BA54006B2C6021BF8991328240AC040DFD7DFE97D77C7990AA232A1A1311D9F9E38252B77A9494ED3CF4B5C5FB83B5482D888EF4B34F35660D2EF8EBFBA372C158AED0CB2EF1B03933D363CF5E14C8BFFFD8B0D2BC08E7B32E4EF42FDEA0A9ECABC1738F1E436B1D0577E49CA3D8049627217121AF590C193B55E77305F6B94ED061EF89ABCA3349F490CC2A756B8BA49977C060FCF7F197E5731AE324C245F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "67F5D75A4F492260A7EF45920D721A5ECACF2DED284CE438B18D8DB331B757E82D7C13BD1E8F5A41B83F04DA5F98E71B53739E0A6D8C74F5EB784F36BEC62EF1D4581218C095409558668B36DD4B2DA26959A2E877244B37BE648BC80B9929F232079E69D7A30B6338EC3A0BE77F46D6670EA5484B28FFC3F0718F40ACC245F016650B19F1127DD07370A2A99DCE2857CFAD707B7A9F9154C3990D377582B181416D006071EFD05212C9DA4081C2B65A62B6C2123B3B92C7116878373636700D6CF891963331ED94D0F7CCBBAB41F0F7FBE7F8524157B6D6C3C47C786BF3AFA609986A16146F46DEB0A27ECE915FC267E221B3FA12250D2872F4F2F8E7972DB4";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout 
//  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) 
// # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0C0C44773F3F4477;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "1C19D9E454B6131BCC3C10929821CDF5CDA5C5DBEAA352C313F3DDBA0C9D6583FAD24E78BBCFF3D6CE0379E46EDAFD87045C88D896622278678A5DDE7752150F0454F334139E19141314B9C2CBD2726DAC6A3C6A0FD04C5BFEF769A4C51BFEEA602D2D76D90D7B941016694EC97B72287FC701DBCBE9E2AD4A7851B3B0D7436F700A0EFEAEF72D93473298489FDE45BC5B7E0C857F993E56755DC7B2155259BD551285EE8D083E210153CA0DBA236A2DD4AB681382D05FCDB539C56791E2EEFA524FF3AC7820A6290FB768E53351271404B5FE54AD297C698D576CB50093155CE99F359AFCD8A75BBB967519DD5F23217FA3DAA6A0388AF34FDD1338ADE06517";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "6DD8389B1A5A6613B15B6B262DB46D063885595DB24B37F937E8EF69AF8541774F21BA2E7218FFB3F94F08785E8E49F8806C24554FD9DCFED135F1287232A3757AE0C772C26E035DBC9CC5CB6494A97D2064F3B8308F782A2A7D018DEF2074B8EFEF68022ACED50903BF800390BE6148E350AA7A323A800D8858E4F50A3122B7CBA5D02F9A5BBE51B51E16BB0AA4792F5ECB4C4B5ED96BEEF7652EF1B27330491BF12F83BA8C07D2764DCD806B8E82994F7303295D46F4B54AFE030D00EE2D9E8ED59E060D99EB22553608DDC534D480F40611709E1A7E310E9444781B164D4F547B81DCD45ED6F7AC3687E754B94D5E072B7DAC4C95801BDB58882A473014D5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "655258341F2F7121A10C7EB56502AB110B72736F7C61BAE997209BF71850CA167081364FA331B6FB4DCC3C85F3110890D08591113F0A8D716007B280F338F46C27279B76BF4DDBC0DC51FE01D4D01BA0A81E0DF59E7A0A7D8ADB66F392024B2F1D0E9C2EDADAA735809A7E6D7A51D8DFF1EAA81695FBDED468C705C98E494C27EE4185A2BFB8B0CE5D00C87096CDCD2A5C068FD83CE95744B7BF92E05EF72462B488487E093B6C547D5C087D0F114E1F2B9E19C708061D34455625C41B1DE8D0FD0C00D51CB2B7455FC49A5F33EA63D08244D129ECF7A7B591B9DF99746A2DE998DA50BAB0B5C40BE5393C46E98BF17432193BB110E43EA8FE05047FEE7D0178";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "3A5C9D3648FE436BB4E55EC3BDF994CDEBF00CA618E443E85AA7F6C9F68CB43B99DD56CD6CE2E1BF86F8E12977BB7841C81BC004AD80E20A4995CDC1BFFC19082C534C9C8B0122B0D5EA0D025AE787D72D0E07DB4622D838FD32CEF9B0FF6B94F0E102007B12B83D4932544F0D89B64593E4A902B198DCE335A6D6C173AC0D06CA01987E3D4DFB45B90098C39BF90D9A1C5B3BD84805DF3E670B33E950065C3E9FEFBF8AE3D297A04CAA7EBC6347CDFEDE52E415C92293AF72BFCD8FA196388DDB431605E533EACF1F1FAFA523515C9B3ABA2F66F97E94378AF768FE1418F60265CB5DF61B09E2F61C11653DF20F073EF390B2446CE9D6C59503D0D66884588A";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "2409DDFC335C7E4D061384850F1DEB11377546EA37E486BE6201631A1072883733D793DD7EA8BAD16F29A7C8E22D8B6FFFED02D46658332CA29E9731CA85715A9798CE373FC57379DC43E560C0EB1D89F6CA5A808A566DCBFB3442DCF8284086ED7CA72D9E5AD599509E542E90B80CF869904C109865D249E94E2CFFF41C89FD34DE3575395A4069056F6B983307EE9948F8BF97D2C6482181780BE4FF229D8AF8082C3DDEA000126C611DED4FB36D094F66925071F835CE0F2EE38E8D4587B0814969F414AB079BAF3C3D5810B44D29D566C1C67A3DE51C80022C7DFA1C3FD7ADBB8C328153A00C3C943B5D7DF971A6C50C3A910F3FEEBAB617546E58B7CE03";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "36E7B0A28A5EDEE80735822A664C6F4516FA39D80E606A96FD895F7AF9D9A3EA3E1EBD8134FD7B4F62C65E63E0006DA18FD91B4206968CD6660A7F48F015F0C91E0C5DE715B81AF075284BE03E8659FB569C3A8B9D438E5DA6242B2216CA497E9D53054EE919AB8DD1E3F154466EA909298C65809659E868A586EB0A02850BF57EFA1A8166CBA9342D28BDAF40072F248309D4B80599D3CB6B1A9AE5287DC8CA8326D7FB304D6A80865A06ABF428DEB011B1817395F935CF46CCB2B885871D504AA177E2FC9CDFCA7BED3F34A5F721285C6B350B5E2619E79E4ED8456F67F61B9C1C2C5803594F6BD5DC92A1FE8219BF63002789F263702CDC250D98C7BF3308";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "F06B18FFA09A6ED84CE934E804E3B748A48D4653B86F1C5CD4DF4B32024B21EBCA216DE67D95DB2962D9F29E5E706B07E5EAABB0216FDD67B1CFEB8DD34592658D44E5E2698BD27702CDCB49554DBF14E2D7FFF2700C73F1718D4B18C7CEED41C9E20C48126F4354668C95DF31C2EDBE48A8628A584EB237AC85827BF2B009BCABD493819A0CE801DA0007A841C18BFD84E3526C2F9661D17830A02AAF78753A74AA92C24AD392DCB30FB7990E15F73C748BB0925A31E90A6D107D22A0FE7831F4197914D40AB43F348F16DD8B250A360CC4BE90197481EB85FF9D12034830F702D01DB386BC9D5F084E04D358CE6660222A399A63B1CF07990A193B21AB9CE7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "444D109F1CB3AB41F272C038E11592A1B8896CC27DA4B8C3D72F0F1B4A108554B085CB1651AB7002132F2899ACF4A4A2D8017549A7AECABFFE4CE0F53CC8B3243F690CCC386FF500B6EBB009F91200BFC09F27BD4342400D647B2D4DD8D7E0AC7744FDFEFEAB5B71878A2ADF5EA1B8D60EE69EE2A859190DE1912D6E26EBBEE61D24C0FE4D6A6005038280A44144A8755FA7079B8B2EC4476541B383E57D7E52F1BB2D3F7669826F104D3358E8ABF194914DC13A68CD2EDB69A0158E3320857F5951D9C0C48C255C8F32AB1E7AA59323663A3C74A4399600D47E407D6F4F957B66B81C26EFE9529BA97D8806F50D373060D715F9463010BE805A3D3253D76896";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "176E82E85960CD0A89235979BDEF5AD8EBC41F8F22061D5C312B9E9850F84964E9943BFA733BCA91B0BF038D548B6830462F7AA4C132DD7C19C72E3B93054E025A485FD796354891647A89F686520346D389292D3DB3192769ADC5CE516DC78D92A5A405DCA8A53B1E90862CBF2C212D3AD202F35CF8AF76F1F8BD73AD2581B9F702F4B9D75959F03CD318A737D9A2F25B57691E79209540C5C9513999479ADD4005E3EC0BCFDC32A58ABCAC430F3E56AE68BB232F856775060E4894756259DB912480A84F9FC34F8977F48E5EAF0B7B953353CDEEFEB3A0FDA0A280EBA53607D28C9DFD3AF422F7DA3396FDEFF3EC0FC8ECEFAEE47F82D1FCAEAE4E1F73425C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "B7C819988D24F48B38D64DEEA4D53D6B1EF95D7639DA15584A1B3685BC401D9B14C143330A64EC1C6D70438030ED33A79141362AD80AE179B25AF2D0FCD69650D3F770F44023CD703AB575816BB0119D0C47DABC6C8526A0F8C2ED8810068077AD63FC8E6A4E89AE9A561F1E69E844369286222D604E75B359970BD5A6E7F3492C0D1C3E9C8A1298F07597F34FBE9F8DBFD6329222A333D0684F64D29B3BAA328183A6EE8D38C04D889E657B17B4F23472095728CDEAC9A8F36DD62D4179F8D6AE746AE272E3AE0E4A8816F4321BFFA1AFB31F9F13F4050CD17C24C11B19592B6196A9DDCFCFBA1FC5CB2F3AB81B96B24558068777734E6FBED894D723F9D17C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "E6ABA5989A2932FB3CD642203505C1738CBBB07E0BF37CABCA051BD059184CE568E5124CDD63BD1081A538AD284D0082B8AC1F43516EB63DB5F82E61AAF299A778FD3D55A9A83D2C5FD5B0FF9BC3392DEDFEEC7519ED562EFD8AD17D465EF8E1213DF39D2548578159367476E62391623637EE35529CBE54A67ACFD87DC8FA12C33F8AF3BEAAE747BE43F60B232D50FB2DB29818B3088A66C0CE87EE2619D1A5E651E408C11526F32ACD48532540AB2D1CC68EEFB2E2D066242EECF0BB918590E0E90104F678948D12F7712B9A8D83F142F657FE7981462C8E2D8A619F6FA59FA4C9AC0F2FBDEDB6E847F2C123DDDE733450B98E9C059AEAFE407A68D58347C4";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "71968B0FA73BC0A7B0418197BCDF2B6E3920DBE7948DBAB9D05C68588E52C492106F8B15E988185B5B9B495C588EDCDE36AB47F8302A019AACBBF8FCCACA1C74CDA916884449E03562E36272762EC921E03FE2FAF8733BF96CAB7B34B4962D3D3A7F3D8215DD2AE172A44F8D709894707AB77BD986D2F1D09E8FE801833D4350E0B8750FFAE0A28E1669871F3FAC9A21FD7C2D97BC746D9FF61F2E71466D20F2B1B7C43E876B365F3543ED53BDB554252AF87187517575B26F60FA2B2806D8EA902631EBC9C192E7E948F371CEFA71CA03F9C8CA639B178AE2AF065D574F8CA6B4C74FB25084AEA42B6D5A4ED0BCCB8BF15B91E8E79119E0BA0561BE9173C442";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "9AF77592B52CFD26D3542D43D88F0A5EAABFBFE82410994B4C9A6AFF19695AE98F37439AD64CE6178AB69F8A4AE672470A452CF728299C099F914B993F942A3B2668956B8FD5EE033738987D5BBEFF844E570C09F6A808F30CAE68574EA57F394A1CB9612DF8CB2B798A6613DCC9F04FAE8351F20BAA01B137E2F372CECCFD375378022FCD94E7A04F9E27B998D1410A659A1F3CE3EB5E8874E030568E59DBFD56F7E2E872B8EE8BA18613C16283549FAE8CCB68F15E2CD20322D7F92D16614530BEAE408F9CE412519B94EF93C24A4DB8478189409800D993C3AE134805FD8A8746BB388D3AA41F14A99260B1068A4ED9A9DE9BBD109233A439CA12BBF43131";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "3871344DAF4A1D42107B58A8C3403FACD006FEEBA515CDA7E9DDFC94A8D448331418B4AEDC5E414943C3C2500E86855166B041CFE2CC8485CDBEB7C9B340B62A6169027BF01951585C128CF5A7EC8499C2703FF1CA64898618C4E7CE5452519FB103169D6C1B15C6C5245C619D32DF6AF9ADED014A6253D908D6DEFBCB5EABF65CF38CF8095D0C50F17D46FB5F96E398B955B4805F915883B5C0C3AEACC0E94FE3BC1A7AF748E0F046B808C38C9AB67167C0F3BB37C6A99F0DB3E771DE44CE91C7CC9E2FA90EE3939072ED99FD76B0A99F13DD681B7D4F667FCFD474676823FC453EEBAA83ECD14B3A7F6A3822F6612D5606EAEE45FB3574FA605A4A3F214F08";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "588F74B47014F2ED2DE7C7F40631ECB056D200238136A852FFDEBC58331C249A0549FA20E71DDC40E3A9FCEADCC220C721B77B146D0B48BB9EDF7732D8983434D8AC4127E23664DD07D79A3CFB90F1091FA779D55CEA19EC24384343575D7A67874E0993BACCFC9E6387307901855BBE7A47977D1D21DC5DD5669D5EF0D20AAE8CD92EADB40E833D8055661C8EA77890E6735A9CA0C79D822F146804E47F3CFFDD565C4D850D9F7D38C58357A3D7EDEA503DE18F42392CAE1E36003C0433CAE6B02E6FDF5ACDFB555CBB6247647A0C84B2A1ED1A6A79E65C67203D7C308E857F44596C5D6403EC2777481C026B1F35FF9E7D6463E7A52D14C784743734A74C74";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "0003C7EC433A04875E73EB9C2A3AF73515DD6D54F4A293C729E57250DF25375C8EF106E14B12787C623AF95CDF4C665F0B33C3A238D2A9B7E2341750D87A336BD08F02A37BA4585884796BE4D2019C8656A591F6987095E0AB488B6C882A547E5E641F48F2F3384EA362A23F56064ADF831280B31DC3EDDC87EEFF287A343384AC66D845E3EEBB4D965BF22B1F00C60F34AF8AA4798D2459BA535AA8C2E12DC7F8AF7664A13A03A01EA3F959EC6C0CDF98A21F30C7C9D22E711B08C1524D4159AE98B2BD91C7B9716F61758B99296A2F6C2D98CE57D55EB08E142E683362247C870E7E6B2C5C2C9307BFD3BC29B7646F1C271A7631853CBFF879AC2FAC074CD3";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout 
//  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout )) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ) ) ) 
// ) # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout )) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  & \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h111103CFDDDD03CF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h5353535353535353;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \audio_intf|serializer|r_data[23]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[23]~feeder_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[23]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \audio_intf|serializer|r_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "BC5267E214F93DFBD57B0D9A8298B301B2E6C0DEEB158A9FAE2439CECFA8A215F0EB89C3B92DF033A3AD106B98BC356C0AF54F09E89BD8746E5921766FA52AB1F72672DDBF866081CE6A68D7D5B9CA59AAAE1CDCD85BA47930E16A43385356E02FB864B691A9980C6E2C2D29435A43FE3085FEC6809B345C24DCFCA7B840C7C028B206B8EE628BA364C403E1564ACBE08ADBE30FB0742369CF58E033DD29ED5666D05C4D01BD2BC20CE9FC5E523710E7999A70B74B1F2B3A0BBA5260B25C87AC9D9BE93B83A88B28DAD6265E470557653AEF8BA3610266DE74990A4BC5B4E0E014F9A460737A421F31C4DC95D3056282EFC157776A251BCB14C7E2D1C33FC36D";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "055EAF57795CDF7A8A7DFEF8B35CB02C45510CCE89B89A137EF02D4E36A010AE8DB0C3F2D081A089DB796862ECFF39A9B3F54C9A39FDF5F82467F69E329B4AA639577586AE4D0F78357BA289AC216425A39AA4478ABAB6F6111406183650790C1BCA99E88C329615A9E111CFD8C908CE3BB2AF386F3F02C8C59B956699F471F70F7D6CC8A7916A892416DB879E8CD3589D0995D4DF123CB24F6682382D77E151001E7F72ADA273095C581EC8C7E7D6186E4C5434DFE2DA34F8AAD493B51C29A0C243E327ED597CCA8FB5F86D4A0186AA4515B6D2AA73FA02D00C923339430B69B694C7B7EA1CABB9568FD3170C4835D6DBF46F9DC3A4EB3AD4C727915035E53A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "A79F4654BF6D3805612DD9D67A4DAF18CC11FA396310C11755AE4125CDF9C891DBFB8BA0332B9674520B442CD30D9ECDFF2D400F11EC8431379CDAD7C9A5187D1008390F5982A406C6BDFE5674DED4CFF542E0D4B9EABEF66A79FAF9A55EBD7697698C59F6B403A2FCCD504C6DA0131D0E0FC9B9416B09B66A0116CD64DEC2F5AB35D8277AECFE8EDD265FA61DA4B2B07352FD8698768857FAA362B2B8B1E7BD1E7CEE855505CE91B7B775F72904FCC29BBD964410B0FA56B8E9F56DF47D4D342C50A4D3B510C0430453A9A85DC75E13501DE057D42EE1AE08981AC8F63BC0CBA12074172056F57932AA8E7227D0674851305339F79163EDC12B7863CEFEC062";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "C22361A317C2BDDC243BFA6E9215559A288670CA9DBC380A3510CA82C0AF1DD15E83E530233FD6F234B69DF8F353A1CA6B9AB792794A4C6542BC2A74C8AF634DD0BBFC198201EFA14E5FAC45EC8902351585EE439FF4FCAC27FE0D5839032D8C9FFD9614CA23BC1C0DD1675AB900B02D22926D7DC70618B4EB27DC4CC71E75DCF530A1E62E69C1FEBA05C93895227F6F29A4926765E70EA65A79411C7A3BC2BAF7558C51A6AE170CB468141BAE88440078DC00E8A35AA332C0F7BBD236EFC6BACDD1FF50AECFB36A543900FE3026FE3F0991B53EDE33A4CDE76B4E0772614940E4B83C1047DB0ADFB61953A87EDBE7D21B219AA6FE0AB6F892BFDBACF3955B9A";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "8C197260E6479DF98A0304362C09D8C432FCE13AAA92B8472B776661C60AFB890D327577797F668F9262D2DB7C8E5BCABC73F5162762E9B0BE507FE5871E33EED502188686F724E3F2DDC60034ADF79B8B4E2A32F5F6A7686A6DC1669721B8FF37A6F6A7E2A1E7B41FD60AA5F09C226DFBC4BD65F04BCE912A126F264C999487F8D954F396BA5AB43F25C5B02F4D264E3D4B76DEC7489761777A87B511BDF2D972A08022FC8485BCEE6F6A38FED3E764CFA0D5550B01DE90ECE2668AD689534E9D27D928864C8110C226260D56F58D0FE17B4C8FB0CEE9AF6189CE2C4AB2E6B33FB4B257EE3F0754CA940BC53934119A088B5A9103DC96D4A52AF3B07E51B5BB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "19AF01DB5B4C7EC818A1F90F8B6589333148FC33207728AEF6372B8B1E88C2ADA468A137A6E41CBDBDAE17097BF6D77BB833DE5C81870E68CA1837B71972372DB3C739788A973E47EF064C3F4AEFF1EAE9532F418079AD6A16AEA0FEA3D5EBA51089B9E9F82779A005087FA8CF4380BECD381E960A7530236D9E645FEEC20FAF6740569E509A699AC07CF457B649F02CFC283D505AA5A2A30F593E1A40464B3D8D2C5B0B8C9C7C778ECC201B58E18B85E08D74C5064534A49CD691E7DA52B6DC871DAE4B76054542865CBEE82B5A7811C7F3B613ABC3CA22B074F3F38FF907D98BE0B38790275F8CFCC7710B1AD2B105386B7C20DBDFE1EAA3DD0B48902A7F5A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "51F3FBD6C5F0CD6D315493F63FE63A4C289FA5BE10D90ADC138AE96A20A2CA205C0EA5656CC9666C94718768984E5305F3CB4351D5F9EF0390BB488C1D73A1DF480252B6D33055032EBAB039A48E3EDBE0B2B2DD72773B10A60B22CDF9B01E0FF84A9DB017B7EA80BE0285DC520577095D3BF9C90F06BC1B857F423C25EF72B50730B9DC65A7490039C513782742F0B419A32017D97150E5BC23525623156196F97E03F674BEEE946085C5A1658B91A4F8FFFC547C10175F11576A2E91D9FF33EE53CCD8634B2E5596400A527C2079ABC89622C59E45622EB0B59608711D41D7CB173CC71B05C64C64BE61B0F628CDA29B399639C86892AFFBE4113EED3A50A8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "9324EDA5D2A69F4D523EB6A8B4B3C87354EC5C385AAF41E0D42CF4543F72C7B5A061F58838DF1A8EDFB72D8AC4FAD41ADD660BC82023251F39F5E2D7DDBDA49BE2FC010507ABB94503CB642774A680E1902DA1E8775219373C898DEC68D9C3F47037F22428C0D491CF00840A715C0DE85B5DA814F313B13CAD4A8F1A3DD7592BF7CE4872BE1CA20ABC0D09BE06BAE1C93362F51956FC8AC9B9047C8EDA0B501918DD54D4415F2300E0EDDA3DE6412B7073F4E88FFBF3D14A4DB65FEB1751B6E9FC1DC948D62E87CB9ADC8104597BA58C70A5A0AB0F828143B6A19B9FD4ED8814B912BD3071917B58328A85C7D953957DA7506D044FDB755BBE5652745CB43706";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "1378BEB75AE4F06AC9807A0B7C98335BF8E7ED76810C941FF0E0ECE3168E61DF022E3FD0C561D015EADD33E3649BD644FEE600B2FE2DA5A8191F8CDE96971BDCB01D6B3E071578EE0060C3269E7B95859D782982579C804BA1AB6C3354C726525D292B63BBDA34D6AAF87ACE2D46F68A4C1E4DB841E13D7B6EFA12B6D271019C4E5E1F5E31E124E679A2E26EDACD5B7A7407E87DEF4DE3FB4D120483EE86431A00D32BD259811D845B4E25CB12DBE164137BC6BE536A7360B5A6B74E2034765DF028CA5D03079172C44542038589953AF354A44F4459B7F4D9736F43CF92986A6B895B326D403AB87F1B0DE5E7F2CD8C9091F64A1CE774B9A426DDFE43047FD7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "42C673116A85387D4A9184AED8D175B901FEDE362E4990987CE5BFD02A4B4960F93AE7D8E5E7FF0DB42CFE74074BC3A2A1D10CD0DC1BCEC0B8411F50F20B89E997CD3904C1FC060A4E86E87991DF8142316556270BC472C6A5992ECD5407A32DC6C81D9C1DBB7E0215D6CC9BB41C881EBE4FA907FFC21A3A19E38841307F14969CE39D391700447A22FC51147ECA441FBC1AED28344B225E6FFE2FB9BC1FCBAA3089FE3CE2BA78B2E200ECB831990EA9480A28D798666292FC508754F6CF59DED7F01FF9167FB071D81D019F3C192F31B528D75337905E0E21147106E29E90290EA4A8E4EAE8730A0E16D13CDCF2C53BB61F1B15B6F7573B28271B23E0272B2A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "E74299A411CB72174A338288821F164A9D95FCCD231B7232BE5CB69AD305AA5DED49BCBE6F6F1E41A02D1960872835B441AD862F0A3C58E49F7FCE5BFC4C8DF17A58866FC49A141320737FA7CF44A74596B18A8D37F2BE572A3878CFDE1C809ECDE793D20428147F15E5AB97FDB34FFED2062D787A9288FFDCA912015C6E88A01633CF3973C2810E38794263BFDBF9276EC7D6C915D12FACB02FC09F9D3B5BAE93819694D87E6C9DBBE7832E7672999C6C2B3F0C40D7A3F919F7B38B95814C3A4EBCB27DD3342D3AA541F12D179A28BFFD4886624C4CBEFC634A760754683AAF72B67C6C1227C633295C7B2F45CEFB17F500F67C587EB5B74BE98D00FD7995D7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "9EEF29B34335D478F739FF38E4053D65F63A5057B85BB61A9961F685B664BBB343F2BFE14EAFDD88814A875F268C7BBCD1C5875E4804E6345A8D1D70DCF0BDD5576883927A9E4AFD8AE1657CEBDB15F659EEDAABC296FF2C6485775A752F46F3E2B3F77799DC2C62768CD35A63CEEF30F1AEDD95C357666616FE47F9458752DA4A6A6FAC8181F7F567D739A81B44063E79D3725B4A81DA4040C602959A2B6E0CA6771C3014ADA2B6A8F491103EE7A7468A953FD640C1F3056BB65B543E99F31F9FEAAF7B4DBC246F980E5E559216D5C066F880E70CA9CED3687B37E3FE7864D1329B63D93F9FF201269994A41E990107B3EA54435AD1F26E081C9FA55E1B6C8C";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "841CB226F93E376E36871A83C027F1DA90EB2BB5F9411AAFBA2BB167050569EBCCC6E0D1F0B53C2A19B9D448FDE00FB03C00B7B80020F9C90CB58D12EA7A2F26810005C1A3AD842BA1D1511AA922DF36C48E86F141B52E127A606AD15E33C0587418EEE3C8DFD618B1EE1923132A4DAC7428A97BAF4D3D030272BBF80DFFF880ED9647B32D765C76AB501A168DAD2330AFC4C93B6D2F473F8A58F62DE52FC23FE785089EBF382E723A4E71791A47B7A84CC9D1BF1F1E32447AE49DE993EEA6D1C82A6D40C7ECF91DA0121F9FF2163D818E23B9BF07ED2E3CA20D20C8D497DA0BFF1378466DB1B1F4762D7E2B28D46E03FB462384938F15A9EEC4ECD38F3CD2EA";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00ED3B4888447F03C871782FE9D284607A7837BA6EB57E388B2FD71747B0AE2C4679C25147D03DC09A13DDA077C8DA5D53FB756122153B8B5D32461BA724A94771D95FA75858B06EF38B0DB40E68C8D5F939BC370B859737E84BCC6CB73056FED1AC0E539439900CA1922255B312FA3D7A08BF745F7EF7F56C977080F07E9A280452CCCCF1A7D3C697B4291807E807C66BBC8A78E7CCE5DD897A91E713BCA7879B1CFFF16AD41D2B74A275E6F0065FCF6367A484039D34B961CDB3B3364838951846D51FF1BCA0FCB1DC1F845024FF5E33C6A498702B195B5A539DF452F504B9F2D41D93E2FCF685D9F6A65D01976AD6E1F71712C225DAF8173C1B361F617333";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "BAD7747AA4020F13EA465F8389A2D89D3DBCCF369CE205C169DEACBD23D7CF329526DB670B7297EFB8C76C40CC7B5301BE5FDC8A5595CD49FE33245F24E333BEAD4A6AF0ACC158A7BF8E1BCC17935492BBD2C79E9D2C6C8C572423EDC52E7FF2166A17D202CE2578EEB13C82C4E615F2B75B6B6D61236199BBC90D8B41D4CF5C5CC9A1811F90261AEA378291FE246AC64849D48B6A7B94D82C19187B6E91ACB70BD027BF794C7621B82FBE5F441334022843936AB26F95C1A124E7995ECB4D66C4ADB04D5C68D871CBFB33BDAC6604531EE5D4492E790FE5010C8DA0E275D6702DA7F57BEFA5850180E7822BFB0D8E5024A0BB30D90BA26DA809504317CB6CF5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "130EFC444991D06FB02AD11D22122CE97C9ECAAAA519862348EB8FFDF782309BAC9B774C6206FA53899861474474C9A931796064BA30255E841B772B72FA845FF6149E4E1149663C39A0330CA3B8705FD1FFD235A0F67BFD455E85236A62EF4FA2636D52C88C6D5FD65080D2BE0EF77F7FB183CA1E0C630CA1A83343DBAAABF91E8419EC92F86822261F50794AFE7925690352C9F0595BB370AA8A7C25C5F2BF4447F34189079D7613A0863EE06B10DF4CBF91EAFE59C4E42024FCCCB2EC44152E930A853A0ED67317C1B8BC647FE89D288DFA74DEE12319FA469A8E7A4621FDA06ACF94E16F1FF64E26181AD52C399399C77BA4407744646F31E6148B1E8232";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout )) 
// # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "9D2302A58575D3F0C74CDBFC0DC6BE5D8B8E5842DC299D13DB82D9E5871FDC90D53858D9BE58DC8A878D614B5CA28CF9CCCD3A7AA59F91407EC04FAE3F6681DDF6C1B1EAD776ACF6E6EF5909F2910AA3856130357D1FA1FF6C7756E8C0E1F970E4FDC3D64BC15C27B3740ECB537BC811B50084E26F07CFFCD7235BAF830D25309242A50B3814FDFECCD4931E7A3BFACDE210C1041D1334D868D50BCBF2B6EE07E993A662366781E80E82EA20208B4C6624C77D7084C8962984E20FDE9893932B34E4BA5A94E3876C9FA5D37D5AA8D65B17DF7C4E15B59212A4055CDD50E4A05553D52346C6C00E9910FBB30F57FB8886AD110420615B7024B5B783862C7F6983";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "58A4CD2EF8B74046C00C62402522D956EE5F3A6EF134B45B57B9F9FF89700DCD72D73CB3A5D7709BC9E3F3319A9F30D016D18870B606FA4071D922C4658774A077797A478AD6D1F500125441B288D234E00A41E5DEC80A3F3DBAE3C3759E5E81EC9C65AF4FE7E609A4489938AF809C8181D58ED9D94EF8CC4FCC18AFD511A6525900DAF099DE34DA1D5FC9B9FB63C1FBA60DF244F35FABF38A95078A078183D52E1D5C92F2E8A8D6076523340EB0D92AE846DDE737365B77CCD455FFDF5E9C0260DC74BAFE4703213F1028840644B702DD4F0B42E09A63AE18C14EBC566D646B45B29F89007B9D45CD5CE471D93228E59CE24D0613C636C60AA63D32469B7AEB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "77F9958E649E83D4755982AC7259EFF8172B3D17EFD7D8378F9BC3D7E9E66086D385DFF4B3B4CB958BA2B212E3F81D9C98BE0BB9972A16B50DBF8B778B7F4DEF897FAF590C8A3E14E01ABA371F995DA2DEA89C38BAB7C7B205191572E374236A4E7F96F90E614361D80A66371ACE2598DD07511758CA8EB976F4B4D1B0F205BC6528CC20B53FDB210027066C99E7597D96E8BEAE15FB415E41C0D09E134FAC9496058AEAB2AFC29E57DBCEA36E7C59BD0C9386645A1011C2F5113CC64680C80152EED11FDB22BD481729C37357F1F889634F4D89E52A85676B0D44F55618651B2939C192AEDD705A93E1861D130A248B60FA717FD0364D9160FFA6FE824C1F65";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "B3108AB5444F5723E0A2BC8B289DA6D2887C84EBC141A4B104BE5018F56B1DDC223453B61E765F794ABA4C12F0EAE8CC029A2CEFDF9DF01699B2931FFD190737FDF234E5C6CC36D356BEA31ACCBCA867ED12076CAEBDB20CF87A5EB27E4385178A2DA02EA304A84AED4EE3D2283BF2FBA463462727230BF6E2FCF69B04FB79360EB76B8819C3AF2764B604E70A99AEBFB29C182CF89F8A017FD2E7906EE356454A3DF9733FB157C9129F7A23B26EE064431E4CAFA8A01B055BD06A2D8CFC2C4DB92F46B7607EF44D0C64F7728E482A6CB3867A6E6C94A5F8DB016D72A142145CF91297C5D0F2649181AC45C0DA460BD0B491BFD251F2E510BA69198B4F0D8CDB";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "D39C682192FCB7E54B15EFD241CA4AAE24C34A3BD2A676E6B9C260C134ED561813E0AF10318E1B1C03BD2C046FB3104A5C242CE504845B396FADD233EF5978DAA936FBC999DEF69B4A25C33C43F875950DBF958FA73BE81BCED455AF8D606586079CC515E9C9D7DF1A7A8C23710AA24009E7C9F24F4B99B9E006C7D194523C601F2873F88DA06D7560B6671318722E071C4CCC3ADB75FB732FEF332C51529754E7425175783BDD1E9087BB6E9ECAC8768F8A5F9C6763B0D03232C7828E18121BBF40961F72564E43854AE8A5D33231A7F957E3F6815AD7FE2EEEE2EE38017F3687554120C431492C1D03B39E9691FDA538DEF356FC193FC7913D0DAB2EF37688";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "A29579063C2BA7DAA76207EACD4CEBCF5ABA89FEB98B47687124A716A0F30B94EA43739D66883AA2D81A432E932D1FB20163D142C30AEF368D55056E3DC7F14B18B93E3AA2C6B17C820762E0FD462834D99F9874EF6E6250BDB8704F72061D43E0C8E90DEA6653416133B1D0B04824C389C27A735681759494E071CFF1B2A4551F14ED6CB4D60EED7E66E122EF592C06BD223F5B7A66FE53F427A2D3770E2D760819F081289C6E44E0852A8F3DEB5F86F3C8B018C8875967ECE914834CEDDB7DD69067E530A04DB3F108D7F4F88A174647493EAA65A277022CC91D399E631475D30BA29E718B07BA76396F16A0BCBB6E877FB49FB001A202A06736FFCE2E2D0F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "81CDE660FB379ABFA2824434B92D93C6D35B158C3C5EAD193AF67FEFB0A781124EDF0BF84767C5081BFA93A299BB44BF300650172E2AFB6D9D2FDB82E62403667893170C39EEDC8D2587D2AAB33863FF8E03516853CA97756F9F0D3F9FD4F872CCE6BE7B6D2391F9C0C5AC643C9BB3C93424B89FFD3AE10405DDFD612B7DB9C1AF356F35C93793E5CDAA6BCF667878DBEA67F1EF193059DE389F33BBCD1AFA668CFD94914EBF801679A24024E36C2596FE35B14A2C8D964478A31B739EED7022C45C7F5D431F3F8FFD86E99444EB317507C805943102D2B698ABD4376F4F1AE7EEFEDC67C203BB1DD47F9D92AB264308EFFEE1FCBF128165BC018B4A11BBF89B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "D12CED1E33E499400673B37D8CCE8134CA14B543FCDB4A8E565D11C609967C4210918BDD5C576126189D3E796F35B5751CD75F227F8AD0AC6FEABA0978E441060F15D100912A8C0BA30931F0679BD85E50A7A6CEF52320B521B27E865DE509AB2434EC0013DDB1876EF29371EED24C6AD523381E072A8AD5B4C2C3EAB0788118706C775E9467EFDEB59461C3FDCA3F824084736BADC003B835AD267F075D02AE9FE3D9C9E852582B65057663541AA9447C648AB672837B3015A1F668FA9550B700BF6EBC68EA163D1EE1C7553358F935EEE32473895F30B36D5BED51DD34F55AE887E0AF53AC921CB6AED57ED21B15496100F9D0A25713563E103A3646A7D1A0";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "4E5A4BE4547EE9070FAA0870FC1BCAE64B2BDE89B7F114CC5D02B183AC630B7E125CF2413C04C20C64079A3A2DE4D369D97AAC4DE574A5E193FF3D51511DEB1446772562397DDA7684D35F6BFD71B5909F9B0CD2298D467C0370EA05D86830BD0B0B4D073A459AC4585827A7070526C48FE425DC02FD90E0381F1D7B24FBA77E01E6379F8FEEA34D0973611F12B16211185DF647212C109A308198399A42FE9F5278BD7B2B969D2D30E8CE8080B23F862DACE84C607DBEEB8EF9455933583B52DB61C544498908667996B236C0B85F3E34E9B6B1B14DFF3AFA6E17C58B48C7064E964445162D0F1EE7D4FA3E16DB9A4E126C8365713A2DD077EA9211A3BDF3A1";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "FFA65A964DD088B17B2D00E3983E85E94F002B30B751828AA9C17EF9D6025F32860652583B1EE0C5903C569184F9C7B8E56C76A31A5E5F49A3995BDA9496FEEF10D74DD7290BEB00A7CCCF3FE9B95543C57B589388F0050FAB512EA747B2933039F0B52916725B34E7004CF92E7A3EA13D7BFB358065FFD15ADCA9D3CB6D0A88DD2C162A7CC6BEE5D0FC837D5AC68DC7ABA885A6630389491CE122B490E72AEBA577DA45DE02A33EBB9CA963D0970F07FA66F7219B20DD693D2311CB222174F7DDC7D79ADA0A30D2CD65A8CF70B180ACF6FFFE9A486A85511F911A236ECC9D1681B8E6CF509D2571AFA2CE2E5BCA54243E5CD0F2FABE61FCB4F4D2F058AAA7DC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "1561049C7682DB50B1B5576994358B0D6D97855011DE6A881D178EE633FAFC06FDC4C6EA454DC2E68FF8A0619A323D6EEBC00F6C8414CA74D4F5E278DA1C52713BF40D0958D2B3EC399D058BBD524F66EE6CEFA9C16A531E4BDC19C577BE2A2B0D5424DDB48561A19C84211C05C99BD375BD4DCDBB3A90BD43594AB062DC5860DB7A628138FE8F744D6E7D2D15061C65A7C39E9DAE6E1D9561F466CA993612DCC7F48D4EF013AD7A0CEC420015DC38FFEA17385077A7C661196EDC1729EFF3B56A26AB6399C48BAF17D698371C5908753F412AE4EA7E0BBFE687AD2F0F646E5D969BD2D5E5283CA540455139063B1C64951099057B746EDC11315F383B325389";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "6994A4BEC08D468DCC1F3B11C464A6B4912AF9EFDBBCCFBA67D1804020F44727428AE20E05ACE54F37A599F6731E8BD7401B2F226B9E2CAEF6A8B4AA9CC4D1DF0EEB9F4CA298C5648D5366F31056973599F9D5E7FB5DE87DC59B52F5A3E9AFF4C9D35964B70D467503AA5AC6529183D7740595814C86209A22002F1B72A87079B599E13009E58C6B794604B834387F0EF6612632CB45AF3605FE5CC6AC5A66DC745BE3B41DB5636087F4886F39056389F4C29C3EF4AA469F6A3DEDDE0CB006432E0B4C16F58C134BEE6CAA912EFB8A89BAA929DB4F09D7A03742ED4E62C74F2F7E348AA3F765E1D821F4BE7D4FE44F713D8956B99BE1AE16B52BC9E1AE37B43D";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "EDF4DC4C79B9982F561E92627593E4420B39E2D2EA4F871FB08E9C821AF08BB58323243229A4ECF455089767933E18F95DC6C380A8FAE732AB292F3A29CD140D16E68DFD97D09F11487F7E501E16A5237A3D61B1110496FCC86F893A3136D59097FF188470E22FF00465A3AC8B2344F20599802204EC18FE28D9886B48ACF746038C8A17E85C6E5BA29566CD2FC70355C250C2EBB7FE6E78306B0187CCB1B08D18C29F42ED2C21B2E30432945357F1E9C408096096F0A7FAEA5BA6961398E2BA261E4DC5867F6260CF7C944695B674282897427E60427140A9D3C3798C83F2F4450262231C4DCAC724DCBC50EA8B9364E691ADF839E0123D99F0D236173AFACF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "35E9FCDEB34FD529897E71F5CBB84FBA1CFE930D6A916AC2B79DB778505337F87E908AAB5F8200F39239D03F10CAEB89FC3D42406A2D50DA43851CCB8C7049F930AC1E73579B83B85C67126C3DBD146FDABB89DB2F454D0ACE1BB2724994019EAA811F2308DB6DA024317E42D10802C8BF31A49A5612E5550C25689F6C16CEC2DB217CBC9FB6EA9302752B57E1428FECC69734C8EDBAABF7AFCF9ED19BB1C96458EDB5CFC5EB1A3D93B73E7457A87C8E915A82ABFB2E3F9219F8EA0875864AD21A6524C1BA3AF113F755C21FD31C0CF0FF2D552B0DD5A3F5A7D9040E0382ABBCFFB505D39EDF8A5EF2DD2742816158CA66E6DB61F2B20CCA07E30756BBFB435E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "BB75513EC9970C4EB7F8B12AFD41F9EBDD98ECE39EF4A7725B250B2448C493B4ABF028FE0703C6F62933D9591196EFAF3332AD4882209429DFB2BED0D587547E894CBFBAE352371B852684AE3D4A07BDF8246388A3627243F9F4B9C1F0DAA01B1316B361884B44FF5AFC6E6FE01D350120462DB8ADA89899EE05DB3C0CE42565E856DF4E09868641B76DD12A2DD762082A4E9C543EFC696450AFB2FD112F9BE5DE375BBA4573E5D5004E2433A0B9ED10C52D52C4124D2E356377162CDFB2AB59CC92704ED7459D114CDF860C46111EC26D13A2CA631D16937EA2500A91629CD12A669BC2477F95D91F4BC9745894CF82B8EF861390FE84177425B53E0DD46AE6";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "4364F536912C33C89CD6414BF9E9C4E3F5AF0784AA2CDECD147EA9522FBCBC29CFDAD5E1ACAB5A05D63139C7B7BF802505E2EB1FCEE79EB378361649103A1CDEC43C19E7BB75CABC429ECF45DB2AE3E8E8195E2BFC2A976FA00CEE4D710FB008293911616E58C509EAB251AB6435F0EE4CC531BDD18E20B6FE7BDCAC2F944DDF0D78E505721A4A5E327FDA6D8F7AD6703FAC4C2A99D2EDEE34500A79C41478BBEBAC94E6491FB4AD6C04BB86E40B691D6FACDA8CE3D1D9681BB53AF68EE85C2EA3149CFDCC24141F991C3A685D57837E5427FB5C7C0F136AF599C14993CEAFB9941914D390CFE6BCF6D7547463A39F639D9523C3EF3A5FABF4E7C33DC30E5BB7";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) 
// ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0A0A22775F5F2277;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \audio_intf|serializer|r_data[22]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[22]~feeder_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[22]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \audio_intf|serializer|r_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "060B20F916FC7F38765536B3147849E484A758D33B31A89759BD6A2119CFD8C677B451C183156F3FF092581A385BF8A82119F167805D7285ABEA7E2F82E756D2D3588CB028447BF369CACC9C7FD22679184B2BBFB237818EA2B1EB55BDE47587CEDD946EA482BA2DAD8C40E58D0FDB9C07D73A15F938C69A7703E4E2349954BC3DF901B87AB61B819C04E3158BF9929CECDD04EE002A85E1ECC022079752EF3E14B111DC6746FAA89EFFC2E8DB8F2CF65FB5C91C45D80E46CD38DC2D38B0A28E4DA7918FE836047ADBA1E2A1F45B8B5E8CA4F4AD5FC47151C5FDC2B5DCC488164152BC4F03A0F815675E62D80986C44FC315B5FB2AFAF3D51DE691840D9DA05A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "E2A7121E0ACD70761322F1131663CF5BE2425D327862ED9DE6F897D090939804F6DDE2FDCF272B05303294ED27EE137C04FEF493DB495375F0346F0BEDF8C7200420E5A79BBD0E4FC85E3799B84E9B7298B327B16E8A56887D64C74EB1CF7712215A01A3A22BD91EB0F4C01E595273764F17540CBB1845E8B76DB08501E8892FA1E1D9C72512B1F52BD0DD14E5851A0CE131B9722166863A0EC3CE36F6322EA29E741AA37215BA7E4023E4BFB5489695ADF29584632D325D4428B5A05BA15DF3E85E6559C665721DD53095B54BDE021163227C9D8641959A0AFA20F851BC292CA3DC5EC069B2AECA22B40E46BAC0D17A5B1FFDFF8B753AE97D40FC07A1D2E1EC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "D7D84A73F3ED10765874024959DC40601620DED70F86C654259B3065DAC31CD2A44478DF09F9FB684EF1AF2C090B3DCB9735FBAE7B4C8F5248C32EF2278BAE8B8C8703CF560D6DB5FBEF56F575D5426C1B2D65123445A3AA54C1ECBA01E521984E235A5E36FB1E093A69BB0857AC99D1B48924996D5314C0066CC34BC4403978A67CDE9FC981CC5F1D0EC81E7ABF13907E5C17CD98DD6DE9084E40F3FA89463AEA7555A145543F54E7E0C8AB7304DC17E3785C60B9A51CE9D290B265E1F7AE48364EC9A13AA33706CD7734C9C9D86F572962F9B45B619AC1BB3E298AEF60CB4F3DF0E4AA02F7F626C93415E09C617054908AFB3040F79CCB7B72888C1960AD7C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "4C9ACD1A9D36C35CD24E9704FE2BCD5F3763C91A24CB59EFAE44E3265BAA952CDCBBB31FABB00AE7D7C27A198887BEE576E93C07995F01F22D2AAC0BEB3957F8190DACE79F66578EC9ED8BA9DC33C87B74D4D413C6927340E278468E6E1F7CB563A92283845B287A093CAB89FB92A1CAA66B393097DCB722767178F57AE6616C0465A18A27B57956035DE5A25C356D129D08D9482A389FE252929905F5F2BC950F6FDF9E1781A0F5072E9CB35518CE57697F0079E84E402D266BD57EE7A3FD1D5CEECCE3D2E2F8EF8FFF362F7D7437A7F5A719FBD97204271BE145772EEF4F40BD6688A52C46FC050AFC9C6A536386994477649E901CBBB9868ED565F9C52DC7";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "D13E5BF614EDBF2E0F0DE64214DFDC7A080C8DF2CB88E9F80079352AF2CB0B03C4CDF018AA3551E51BABB54891F1CB38FC8B5FE87F9757FEAE3461FB8EE3379106D2DD0422CB87CA82748128CEB5005969B06DAE3343D344183DEBE43D4173FFCF5B423EABEC9A0E63C0D6E1E84F7C2C29459456D5842448B402F36AE13DB1993D55D679B95FA726A8C0CD5B347AAF0D86EDBC9FD4042CB1E5D0B45D3D71FAE2DEDA04AC5C963639C60B1D22397F6AA3C189DC8897ABD7648627148391C3476A568A4C02A724048AACDE5C11B4CFBC7F648008EC5A71D8A485FFC6EE8FD3A0BFFB6BB0FFDD4D4382EB13CA6C998BDCF2537F28E19C22070552E0878A9C85DB8F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "0C8C034D9E10B1630057FDE52365B63644841ADEDE7CC9B2B02A881DDA37E94A0D84650A77FF137A186427277D345679ABA65284BB68F6F672C969F8DC4129F4837B0630A0C5FEB328E38B8F860D7BDB85D3FF4598468A5F7C125E8703C981DDC72993EBCBB0FC4743E4CBB67F89272F2EEED945A075B44CDE95C8ECA9696F4461481CDD925B22A0487C5FBDF6F253D066521E0A0338E83101C542BA265F90F3E53887D34BEA66B05DFACE9BD1CFA6B4549956CD9112D6745DC5CE372EA0DBD026BEA76BE5C17810609D919CA16B48A974EC53CB15D266495818F1379974CA60C27E4F1268C99A9A6C52A905CD5CE5D272D5A4F346537213A88E7A3B4B526A10";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "6C34FDC1110FA1B14036C9C2BA80A904B7865A3D8EEFD76824C98B6382930AFB85C5CD679D92FC9ECBC9EBCFC6E5FA95BA81F67222CE8DC99DF81C212E76796BC83AABA0684CD4ECA522B3D72D6A695B86B36AC57AEBAA969E766EE38F5A0AC1428111CC9A66ED3E00AD91492E247B530031992F8B014265BF9B05E7385BB1511D5EE9D27A9FEDB7C0BED6EF25CF09957D25FC3215981CFE588C3137BD59F58F5C507A50FAB0D0989B937C5CF43DF3C2FFD1D4321A61C5C931BF43038C5909AC9DE8D145D1FE18A1798575474F3B64A52E29FA20F082DCC4A83A1E1CA18099EB4D318B715EB91FFE6288464A6D21E8DF244B3F017805AF5498550B108978DF51";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "95BE811F5F3F5B5B1C69F77BB0E51BFEE29D30299AE8198757879F7CDF93C634971DB120B326C8B63A290510097DFB2A90E8AD6D01C1D13E005F1A797B5FA7D40D79A2CF64298FF005A87401524FF8FDE73A691D99E5C1E0F8BB6734B5A046FA6ABADC4D39B6EF6B4BE91F793D369436D3261458F0428E7D79F3AC824FB542F5B7BA63326C2AA360EC06EBBA6C3B3185F48F96CFE28B0A13E2198FAF2B796E91FEAB46C75CC1AD2DD2EDECD507036F49AD004B47506C16FB8BE3D30E8D7FEC4F1BC8F6F288C0C3F7F0FF3A03D523FABE17FAE573AD5AA34E94BBFE898173FE2B350C03889F3D777DDBB62B38EF447E2C5834A860C634F397D5B4316999D703CC";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "1090E3450DB949D926ACA0C1F85A3A56A274324510E8CD2E72B7ADB2149B32DEF0D36D0083BCCF45EA84489BBE33ED9235A3799DD66976F00BA52563D75D96F42E51A8A297CD2C50FE18F8183E345A09F699125807544629FD1122E93680D1CDF5FA069E1A4CD936D7A421490E4F169B6F200D3A2AB025ABA1A549534BF69C531C5E30E32ABF03739A22F7BB4FFDA7CDD8785FDDB5D203AEB652134B424152C6EAA0A802F1569FE58939D9FF9A70A24FABB55C5CBF5F13C30C2A7707551DF032F67EC47D953DF4B8C474BEC21F43F09E7A2FFAF7D99C2345AF57283C5EA50943B9D6FC45C9CC4E228D8B1B6B55679DA3122DE41ED6431A0A725546028129AD36";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "77AB94DAF755B8A38BAD1BE6AB8975B2C6B4BAC5DEC1521DEAE06F7E8DA28B8538463E67B51286B0E4DF9A554E6CB3012BEF1977C1AEDA722BEE3FECDB946D94DC48BB8045BE600DFAA29B286F467D6E3EDFA51FB89972D336B79503054AC22A2AAC321337404733AD94CD48E9CED87D96A7458BFDF08B09451A42CDFB11C196A88D4CE6028338E8A7D0DE04870A971CD606D0DE1DAF6D31AC66D0A9A2BCE6C4FC65BEAFA0F13A1E4ED5B48B993D5AE93BDF4F6098B7BE6ED6049ACF2E54ACB4E62342DCC4EF3815EB366C92BC4F07FCDF48D7A4E0D79258FFE3B4D4706307126755447A86FC24A6DC2E85ECECC742555DFEEB097CDA3D19B68E8166AE9DFFF7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "E7C34DBE28FBE4B1FA679095EBABA1D80B90A0254F2D2D9CEB2588A455C8D8C53E97C18FB2C76DB2E8A1F49EAED7C28AE788A9FDE7CF1873ABDD6D63DB6149C179EA56D9B888FDC601E793980E96516EC7A3585C3372FBE878AAD56333E13D99FDC764B9478F682756D051F84034433B75849BF882A1750D645ACFFF0AD6A038887546AC59E12EF7E90C53DCD566BA211BC80D61E82FD5FFFBC9856BBE23EE94745F82EE6584D669309C4ADBB08988B48059AE0207C4D1963F7EF0636C80E45B59B5DF9B4A195C8D6BD5851A9C2086F7030DCAA4C7DF3A694217B1BC5838FD827733D5047B1A1B86D02432981FDB4C843C2A3EC3623DBDEA9363667FFBB729EF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "0222A0DB258E8ECB041FC8F64C23CA388EC636CECE50E7357530908CE2D3BC34079841DC304097A2CD17669AD1B4FADD1CCB747C885C08F7714B9C88E61483D05235ED06993EF425F6D438D644C3538141E8E51DBF231187E763057BDB4EB86F7B26ED773C9B94E3A5F8F50EF4E1CDF4C8737C07BCAC228F765992367E661433344B5E09867DB1EF83A24EEFB721DB8C2CE70940C1FCF5C5AC4C5699377556E49B9346248D9F11556445BD44C9F99B8665E5F87EBF1578BFDC5B726FECB0EDF01AC6A08B34F175A2C814DFF89A2D69EAAC2C096832BA35B1C98C56A22D5DE832976677E905358DBC207E7227F13AE18BBA814941E5D25329B770636FD4865115";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "0E83EF13A3E3013B22D616702A94937857B8185A526C5F28D720EE11070D61AE51C903F47674CCC748E5B24DC18DBBED37D0BE012D0D4E99F0C5840796BFA4A3573F92B4D3EC3AFC477264600A3C21BCEC611CCB32E357956E3B4D1F6052005178069F2A4E1B0F5B31B818E2CB1DD58CF5E43B52C787B0D3C37284BBB31DE3C8D9600A2793EE0DDBC34699AA5ECCC13B472DE7F36C6482902E75FA91DD7B797C70DE1C46DE268D7319290BA0696983F72303D0CBEEABE07239E78F9B3422AD99CD1CE9AC6905CB0D6F92B58F43F3ED6EB58CD8F8C53381EAD32DF2B8784094CDDC8C70431E200715050B4067751BB364EC16C4643BF8A2F807792377F520676E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "FB05994C99B015183E5EE515D202D5E8174371A49E28D45D98B071B96B9EC60FD0C84AC4C99D2B08721350AEF0944197CB34D502C659BED31F57786A403A4F0EC5EF87C6A15D00A363203B0D4C93665002A6651D5ABA83FF9647E86A59881AF98006DBECB3E47A328E40DDE80AAE1B3108B552A738BBC9E5B3AB47FD1D582BCDC8A06F1C00C95AC7D110EC144D04867F16B09A549E433DC1C42E045CA6AEF416387D898A54629702A715BB6C31CA0D9920DE2983166C148EF1AC38B61AFDF94ECAD730C39301443DB611ED1F1AB06DC6DE08969C8D4D6F3E8CA48FD1B6720FA41F8CFD2A52BEB331661EBAC31121E4ED897AA256EDBD221EA59E8F19B21F11F0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "5F1DCC08ABF5D454C1EC053A240204B7FBC9C5D9A7D42C1E32BDAA4E882256195D686D79539EB472FAA21EB55F69A5469D77E149E7E0E6E9461C4502B58C729099D250A6B5CFE4C5E380B44CD40A384E2FBA909665068CF0DD8F01B40E2860D534BA5CD2D9D3E41CB2612C7F472FAEDDDB5723ED77C849644EA5E7F727D2A3C1EB5B96B610D874713ECD975FB314BF1DF8D93D2439DDA94C5AFF9734093B3A405E3B9B14FD2BB5569A5814596338B06039278CB4B6CB1C09CD876E63A95F526F46D26B084E30ADD78A21ED4A752F38B0FDE8E68B8951C32886849D6C40930AE0D1C1872EAE38BFC7E3946AB0D39FE5F1B93C91CF5EA9292A840B010170CFD743";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "5B4D5A3A0472CF3F237EC178B4CAF91C7343238D749B62FDE27B625B2512BC26051F7C13B3D694C98D1B62BFF78D06855C8536F4DB48EE137DFEEC55EB268CBB4F761EC0444F6D1013CBC21CA853AF5155743B8BEC98E9854E853AB0EE2F5504A11C3FA9DCD0FB998872CC9E8A980D43B7F0055FDD08DFC54E7B3A4404FD13915E84C4CFD93DF17322AA00584343B07C49FECABB940F9109A2E5F447F654BC3C69836206A26C42F3205EC31F45F379FB226474332048FAF158330D3C3533037CAFE37FBD83D41CDC11F1F93900A5049467AD23307FBCDE6FFEE4A4F4830AE8CCCFA7C5E81BC1BDF61C59EAF802DFB2519FC94E9C44EB43881C8B815EADCB005F";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout 
//  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout 
// )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout  & \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "CEF6C3F4B94EE7B0537ECFE1CC440F0BC929FB124C35BCDF99BE3A89EC1AAF4E3A0AD1834981B8E0D0B764C12151ADF6E09261227FED6F202C7CB158031A93525E5350B330D840321CBF21E4214A464923A7D4BA8D348F5C8FF6C5B80241B232766283B7A998DE1CFFF341BDC8046D3F4BA1E8A4F3E7EFAACA47D620B30BF172352D2EA1E6FC522D26932040F6B1AF4079986CC5B66C03C3D6AB2285025506D9EBBB9D37928017303972C046D462A495339C7B9E0ACD26633A1AC9D6618BAB7978E0D6703157B9F3E99709F878DE18DFCDFEECDA620100BE2711513D3BBA24B3470C880A15C139CFB4EEEBAF3015A962E079DA80BA0DFE5A1F22660682FC0425";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "3D4E8ED464234C4AD12A4E3A231E44D2807D327C363510D66391EDF04368DC04DDEFC5AD9C6C87A8BFF10624B214B95120EF8C3393D3587D070F98F7FAAE5291E7C314EF9F04D3DA6704897EE2F53E6A9E544A18541CE436E5F9A0B863BC60CAE33E3E4CEF978DA8E0C82194E15AB0A7E54EB6ABAD916538348BC46A917F23FBF08F6402D47002AA263784B3801F3891A545F7F3B2BB63302D86A783E736489B7A92F08A2AF774EAE40967EAA3E8E4B3D632B61E2B49512E83C994553A3A726E2569307D53C1AF587DF28AA185E9A59572833516B5BB2C3B2BA16F8D513C6FCB14E31D255D27ACC9C884E959010149153287E3111AE486C7DF60AB0E50A2854A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "4B8CD220AE42D781690FC7E7B722348B2678B548792F472142F6E9D6AABE69B649649CE34E803A7396FB03C3FEF1129A49CDFF9CEBF248454D99281D48B57701208DAF93A68EAB8A37390697ABAE0F04C0BF0EB1699C7A34385B67280CECF7E7EE491574230777399BA1EB9C681CA14031D04D003466AB12231FE58EB3039896873727BDE1C41994B06F0EC5A82CD25DE9E962CA9D486151E8D40350AC6B9A29813BD322396FEBE8E5F79B45E35B2619C3C02C1B4A9C36D6D606F30EBBBB426168E73EEAA90477FA2D1F3B2DCAC45F07B2ED5F09E4EF7D222ACA001FD302ABA4AED81A890ED71C3839A6A79432C28F2154351203FAEE40B5A0E8FDE540A9C8B9";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0D6437B39174FC66ED2568AF6622ACE61F62B6F129DADFF918A5136C2AC1091B22E19055A9B5C376872C8200C83DA2421EEF6D0550381D703FDF8FEA5395D580FC3729D9BF707B89032C9111821A77314B57A67FEFF5F4D5CCCD7375AD46FFDABF04F1F5D85E1DCF83D0AA7E574DE850E6233B2E9C0F81FBBB5432344B4BC7A8D0A0931AE94E13CF34736AF8662205CE39B5ECE9903FB1607342FBB16C61BA123474E4539D1A8C1BF746590C4F670A3B9223C70524A23507BE5ECD9C7CD40AE0AFDC0939D75DD24C56F6A5E7562342C75586FF6F49045775D986AC1A06384D8A542E2CB5A253F6704C6AB180ECD4F9F9941EBF8D08B67949E761A00816E9BA31";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "F00BF98B6D9DACCDB22C8DA2859623C6433A380463ED0EF235F857497DC9C1810E3BB0552EA5B8932C9F3046C96BBA1B33C3315A01F4A4E72D18BB0FF4E53B01C29FE2D083EC1A904BC8CE89D996E3D2AF57945AD42B52EFAEF25CE6A1156B0BD30CC3633869B17FC3E13D27F9360DC56A601DB07A01624593E903F7B13907BE095BFC8541F38108BD8A1DC8B380D0A3DF8B06F15E56C92BE02B527A17EE18024DBEC7F40AC9A80365BEEF158F7ED40CB928DA854E110EDB33C163D8AB3E128C35993FB79A4D70D0F3137D934F8D01B394A30E12809C524EB71533FB40CFA4ED4FA0A412D098BFA6FBB05C87E15A3C3898D20BFBF575F7FA009721274A9FBF49";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "B4DC54DA9621AB6B86F34C8CF678CD1AF739805F6818A7D64EE73375567BD76B4ACC9C34012CB602D985A66ADDF1C4720F9B621218FEEB827A21F9D0379C35987A25E3E46D833CE44EA3B3D0853539CDA7A985C59A0A1354CD9BED58D803FB2367A59A6A7B8A0B0ADA230FA94B57441E029EAF6181C397F00300070ED37D790038EC2B4A8D59F2EA3B1F62992BE442DB1179C8F1D356A16FB05EB4F0EB4FC167EE1D3689BE6CD9F9A4B3E133018B15D94BF3DC2CE314CB0CF2C1C2E3465D0F786858054A68272C0749A2A2E7AA24D6134D86FD182DA675BDE4C6CB8367E871916F1B313B57CAF52AF70BD2FFF96FF57DC4ED394273EB4AAEC7CE7526C57A1EE5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "3C14AECA71E5D00F51A1A609E27278730A273A750EDEAE34501F05510657A319C27034F2CBC273957A2AFA4E0782669094FAD6B11FC2E39F5ABF0256CB0BC85DEB7B8489DE0EB0F6071E0EABE85570F3F52FBF2578D41E3C21EFCEFFA413E6FA3EA2AE4298B03B551CB0B59881D2F6E5A790741B27179F43718A318ABB85D4BC076A781174BE0E25645F859A7E95D1A88D852CA3116D99DCAAAEE4C0C3C9C14D3F9EF859C74B234F9C7D1AE320ABB44FA399A26984AD30714126C9787A5574F3B298F04F955A5857AD61E9FC340D2812C38ED5C18D03F3583D7C31CD05E5FF025045480194985956896D588438591C4AE6A832334C1504B76867C9B058D5110D";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "7097B614736E16AE2489ABEC1F07DA05E58AD9E668888221F432FD9511C4BB8FAC2DE0F3D64DE3E2182ABF6DFEB623EF03D28354BD9312C8BF5564D8A9A06CD7EC8361990FDE39876B5524960FF93FC9408046C097C5119D3E2E3CBE703B0CFE47F29DF6081B07A3B099208CA1A98BFB09FA437575CFBD9D08BFA4B678700BEC7E864C7B639680AE8B6147C0A990ADDAFFB29BB18F8EDB4A9BC45AE4C167EEB8BDC75292E32F6056B5844191A21267A545A333640DD257B895C06DFF458794B0E678BED91835222A050261B8DE79AD9D38E843316DF1AC57D8F324D2FEEE36C59439E7E1A78AF20C412CB895BF4E9BF6E6C91C5C73F33D2A4671E9D6E31A227C";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FEE8DBAD6D69CF2C12B416B8A3D36BE9D1FB99CEE4B1BEF46834156B3F31AA11DCAEE0567B1BFD5C2A1BFF15A161EA247F90092FD4A8C1D42BE5B31642E57D1FFEFAE7397C75BC0C9DE6A79B06E2C6DCAEFFCE4168C901221B2D173CD3CE91DC99527B66789568B6C33CFB973FA117A90FE0E1F1C9B71CBAA0C23F23BA80EF4A6619896E44B26F55885448F4E0EBDA298812D42A66EE86EBC43DB1AB9EE8D8480F79C29CBD18F5CB5269C32DC3AFAD5E293247A40F8F31487CBEF7586087A299F9C5E2832ADB6A9AE7C18FC1D2F8B8275468544D7691FDA6F6427656561A28AFDBC6813F02A94ACE6E19D0CD68C9E1581C52B0B9383C2DCE4123DEAEA749CDDA";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "EDC30735D39924806AF6453CFEDF9E73C40FF3A8B439D915EAA0D4ACDC1A30874ED9C158FB0D00529BBD0B59662794B4B40BAAE8E4502927F402DC346CABB12568D970C1E33A2330975834DAFF1BD8D1400910834419F01EF2EA0C20B96850C4461DE795D60C73562FF2D11B2BF491E6DD95C9CA3920CCFE49B688798D691EC6AAB2D997CC189ECBA7B7C8C45E06DDF70F37ED29891EEC6E3166087CF3858E1A65AA9C31D6831A70BE4691D5983ADDA05AE5E47AA73B534F0A9EF0FD4072B6C08441A59C6D091257E1FF1ED088F791979BB15FCECF8E7956C4689746F610E278D55E091C4335F90AA33053FC7A6E1C2A81388E9B85B5A26B75B84FA0A5A986CF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "0BB7CF358A366460CF5352F689A3B81FB61AB59D1CADD0BFCDABDCBDD44ADB9D11056C74C9D876CC37C3946E1BBEE827DEFB4D1495E9389BE7799C608AF04A73641C45EBF06C8DB201AF6E3E8F80B3811E4E53F61843BE03EAF0EA024518C287F7A750F1B77922FD66BDD475F482F4287E0213181DF77D5529774FAEF89D73109DD401A705D5E9CED88813DD1E7C8FE0958FD830295DF1495CBB71AAF287A4C44C06C58B6C1B9D7BA07D497C283873757B622282B8973E40523C512172EB314DD57A9CF7DA6F54FEFE15C646C27F86F3FC0F2A91EEEFB6CD51CE859B892C94727DA66906A30983550E22A7563FA258C788DE9B36F3C5F5D80DB2ABC5F4599DD3";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "C11188C703E851FEAD561441335E2C1A08B9DDAFD285CB967DB9136E63279A99E0A0E03D5FF29389FD5F8DBBB1887D9D641F5294FF0C95BF57C4DB4C8D59FFC3588FC0F079D369D3449E7013D7936A61B7116EF761D4A32B50F6ECDA793A8AE8A05428C81680A31F41032881A6625EE3E0C745EF25A86B77EFC0D5B258FED580630822A7C254B48031B8BAFDE3CA5213AA729EFC4DC540583FA6C847B98D9852F4EE41AC9E15BE489CAEF686EB2C4F61004C90A0BE37BD8D6E533037F967A5076A5079E24325F05DE0F6FFEDEFF506A8F706B1FEE67C2FC0D37C935FCCB357AF90E42330FCDD49F0C80F7F45B60EC220B77742A7587C6B93D0FE69B80A1252E4";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "A57A4187C75C1E8855C197BD86DEEFDC5D475C5599315EAD1C17135AE54F9EE3E759B7B37DF0BC89F8197E9A256345DBDBDFD6A97F4694B761B4B1BFCA3CB6728B8EAB0B11FAD7A11B6702EB1A11890C85D77D712FC24B21FFDC36C57C81D0B8EFD507A8CF42ABA826F1EFFC1BB52EFB9F604BF8770FEBF3CE27834B0B0B20464F2A27E9C13EAF1EE54746B88D5B6BBA9000F962FB3A0FB8FF95386C3327DC683908C1A3D5160B44BF8DED6594DF8BB4047CDD780C5DA174D63963E345BED2FF6F382ECCD17074923B7DFB336A76D05E4CDBC51210C95E00CD52A6B6BB8EF94F2951C63642F4F8A1357589121AB684A6B5AE20856628F857AEA01AED5AD639A4";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "3CCBF38FBFE97A888ADD37D320FEDF9360E3F5C7EE9791BC63A6E6A84EB55BC89B484601D3B117DEEF722D00A99A40E6763294A115A645889F18089886C37F600014650E05DCD804855ADD1FFD2820F24D5A8DA3A64A70657DBA9967B4E818791EF3C50678345AAA47ADDB5FF316E4C163A0400BAA8F6EE770741BE38D556EC8206AD4B04F125288143128B47A8258AB107A15322CC5BAF54B92816ADC19036C102F272354C5B1F144479F63CD3C180AA3985A680F7933F2C8B4A02337C4F599C5E967C4ED95B152B501E8959A66525726D15833A50F85EBC838617870D060FAED5CA315EC3A4D14CD52F7C2671ABD2ACF64EF68235B12A624227B5EEB62B3DB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "5C016960A37AB182A03F850288C0FB85B062514231052DEA0CBB1AD56B1AF67EAF5A1604EFFF480E519CB6631C06CABADA1D63F52BF2258D225D1EADF5F9DCDF9A8B9167B6DBE34EE36C80AC29FA1E32E0C457814E4D249EBD765675AD4B047382BEF9481AC04063CD1662B492FA5F64AA24C76384797A5C9F6FEBA9431AFCA53FF46ED9B85B3B923F619174604E503EDE9C507F81A97F9EC5E1BC2805195AD27B1795B10555768FF5BA5C5B73081CC02875134B840E2CB100C40C4FED251071B79D80A46F0650E6F259A71CE279DF9C258251B55AB233D9E82184D7FD4EFB3C8AE2C5B51AABD9E26A35A02BF4880DED9A3D513573371CBD7A020277BC7B6E43";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "C1231EDB83368B3087C76A526326F44917DF9A1619E5AA706F73F5338472FD5383CC6E552C4E95D4EF19782BCEC92AE3CA8DB8039D41C6741E51CC2BD924D52E5157215ABE2F609CD05A823F8E86F2B8BCBAC098FFEC2AAB8DFD65F39CA09BC8184607611DB5C65F6A03A5AF0FD02BA55D7E90283D9EE136D8D3C5EB9E21A04E92A03BFBF9B64F6C6EAC45E9039ACCA2411FA0CF45EF3EB71A71F81D8C8912F9B7A8F34D5D3302ACD0DA3E997CE7694F4D9C19FAE6005BDB7A108EB04328070C5A0C4E609A956B9EE4CE98A14F53044430003790EC14B87DCCCD1EB626FD5001BDD5D80FE71F8B4353388358914C5EBD8AF8C84DF4AFCB3534B38BDF80F71BDD";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout 
//  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout )) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ) ) ) ) 
// # ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout )) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h444403CF777703CF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N54
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) # (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \audio_intf|serializer|r_data[21]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[21]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[21]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \audio_intf|serializer|r_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "932CCE39CF1634C58AF287607E0695F33B59EBB432F46DC54D761EF7F9B7EFD9A0784C145A3F0912298C489A6B6C923754AC4CF6DD1E57EFAD76821F716F0FB962F9A965FDC777A42724AC4F06CCE00FDDDB334CBD52EE935F16A7A889DC622144D7AEE02C7D636984B85AF573B9ED354CF1E1A130890E25CB741094ECE4E3E1776A2C348B25D952921825264FE4AF1A40092469493ACAE4ABE360B22C1891649A423CFB194BC8B449FBA4E3E2788AA8D62218F24018E5052B709C8B1F517B923F009BEF371CD12B44F4DCDD21333A86B9C48A46AE849EC068B71AACE3C509C3DC03AF7FAC1F086EBACF9BC79221D86B29EC15CCFFEBED6D9CE710A0A3CE03AB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FF76A7C4BC40A5B4138460607141F8ED7DD485512233B0C25A28FA01AB9290D14B914801061FC447425AC3791655A016284B662425E455B61FD61AAB3F8795836BEF0AD2F40750E71D92480DC71CE9E8E9D323F3BA388E534941CA483E3332F75D866DC91753AE4AF833A1407848B80367D7384D1A497A48A0CA2DDB8BC77E9563259131B569FA472B3C7199C5DDD01D0173444FFF8E4703609DDFDD46FD994FD94400A0BA905A0E1766D2C134D54953A9B18E885D43A94481DC6AB977A20FBCF5C9C190648412726492F3E41334238516D2779CD244226EC76ECB10D6CCE0A3F300DBA6B2D761B0ED7B0BC2D74BCF6EA4FA8B9E6BE59067CBC17F1BFE699EC5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "E0D078A1E49C4C859A00E943D6E710D38B81E1433CDB0570B48F444A6E0BF4E3B68FDAF34E264FBEB801C681D5186DC0165639B3C129F987621E1AE4BF3CD9111CF0F5CCE22D066D03C8891988758EC4D874B3B972C263576836C6073204756B8F644A23B3CB55A28CA33D904F8C2BC80574B307B4399AF94C80573BE04CD6F96310CBC3CD5FE22182A05A8E746F2ACF5E4680CE441245130498D594A0B774C499A58166A04D18CC6CD2045C320E37CFA52E02C0B28061B381A69DBE31C7B5EAC7E1892396BF4CD85639998103145D56F89D1F9E151DD6C81265F8FB0F505C4596C8A59E4F6965603004D97F416A350024E0A93C8C0B35A96B6EB2029E6DCB7A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "A2CFEF22129CB1509CA165333E1C75EB3A7B64D01BE6FAA934E8BF58996C21BE90F7C6AB74FC2C4404387E2DCB3076B5BC93377291444ACFCE7A189BC2F2BFED5ED7631098E61A3421D24293427BB4BFB7243CD88AB8707AEB005C57B177411B7602755E1867D8CC7BF43754EE46784294A2657E92A8BE53FDA3773F6A4F721F9EA993E9D635D2792BBA540293AF5E2CE6FEA26D9739EF64EFF8FEFF4E6337E9984AC93EEEA4366E47524EB373685B3E529B8B06456A558066A78C945DA15BB1B20F10CA78611CC02E4081C23ABDCDAE18190F6741A066743794390D0662E5CC9C7D64FF68A558DB80A55C1D82868212FB36A16BF1DD98C1902C85D90DCCDED0";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "01AD603A7D4A888B71091AC53D93866F2E6594CBBF7160FE08AE6269B85B272524B55E15B6D1E890E9CF52D5897701C8D7FE98F53D538750626B54D5844DC6FFB7C86CAE23B4F4A23D2D29F4E1E7FF066B57BCD4154B165945FF576B23E412723B5A8662A43C539EFE613BA0631CBC11BB32B9B289DC972F5566F179F954E7D0344284FAAE3E46DFD62ACA4B5FF8E7E6FFD340032099CB64ACA93F2E4DA7D108722FAEC1B602943DD2B05595A2E47E500A3FE3CE97181D64E80DC38D82126991585ADA1B0F763F30141045284DD6150B345A65BEB945D951C3066F47A23B27289A5E1FA7614F34A0F98B2719F23AF84543FDCB02FE684400AAB318E368EC7B22";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "38541E2B07E4FD94A104F0C5412B86433F4FD92AFA99E4BC7BF228BFB2AB9E67FCD361EEDC9F5EFE59F30213F3C03FA05CAA17CD3B8F765D7064AE695BB0B945B276598FB8854ED41D30CD11F870110737FA367B503D4E5A64FB5B9B6B530DBDFA35105AEBCDEF65697ABE16C40F5C827D8E74F61F9DFFAD3F2698051FE1C7D39B5E65F76A0F85142FCB9B44D6DF37845A673AB961464C2E514BB76A85F06052E50B62A59075E05AF27F30521C015426B4D91306BC79E9ED024349067FB056DB002338B6AF06CCEA08660A1E77CCEFB4BD6105923ADECB086E90D453BF9ECFEA3E4BA680B7D06366592B0DDFF368F2FB0B823562D1520BEB3AE677BB189100E7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "2A345366F0DC96693921686AC5EFA50248B202DBCFC3A227BC43D2C147B8EE2A2B8AAA80E36A3BED000C27D89D55D9DFB98FC6510EBB44C666AA4C65D935A81DCE00D909F5378381A3199D2D934BD9D6FB67B571DFCA69842A22494034F78EFD53BC93AF3F23577232D84C948757A595B478F25E41778AE45978B6428A6EFED6B0453A2DBF029BEFB5ACF0034821369FF314D93D8958AF436EF10D991E363CB0ED569EA8D53423A438E7AA04F0212374C8EC91E4A7FF0CC5E15EA988F49F996345D90FBA528678CFE4E02A53E777AD3B9FEEB03CEC2751BBDABF78377EE45B94A0DC7E3F7A77B4751E042C2F1F85D2AE9D0D9FF674202835CE5297C01BB5472B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "3DAEB67250769B70AD6C5EDC944E3900998399D0EC53C2D4688B9F79A42FF6DF8215FE4F090B17DCECED511A8DC6B9F9BC9FA1EE24C1DC81202F3199E3FFF18AA6CF5785F2EAE2072019315907F858EC2E9080FC0CF871F6DF478A243E075898EE055CA52DF1D1A20F73F2F9DC84501D69ED435482DDA10886FDC92D9EFEE0278A7E942C57B2F9AEB2C96487B2F7F0D699C1CEC0489652B1EDD83F6243DF3AA3DD06EC84438A0E1627AEED18922E42EA3D944BAE7A16DF03075B0B7DCB790CA01F8F148DBD34D713FD13ABD99EF2A5D806C4472BAFC9BE6D729207D0008F41B50318F5108D0474AC6DFF6D71614D84FAC01ECAD484C2C251CCA52B6CEB756202";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "574557AB8903C0CFA8D5AAFCFEFF569FA58045CF2A65C44740403E1B415D5215931B38DBF5DE52C7DB0D93B5E12C934DA107EF903E31C5E7B7AD760135CA239E9EBB300990639492084577EC6FA69C5742B4D235164473AD077C2B5BEB4AB291BE4BFF26A1BE40382DAF2DF0C0B601A120E3A16F319D427526A083AB8157C76C9155CB553B3D144CDACC2A9DD58ED4AD868BF9A32E973B7B9D22D810CF370B4246AAEE71AF4139E19B26E6D089ED3F1F47262D3726A065D8EF2B3D38DDCEF8BB65210B2EF6928E187190EE6091F3E3B0ECCD8D2A4046ACB07317DD12E1E050172240D1D1922E873DFBE0D87722D79E57571024E1B53173DA0A512EB72D2515DF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "94FC59AA4D16D414723069A82EBFEBA73F0162CFB5C4544E043699365D16294B42C4E8119EEBFDFBDB074F4DA17EDE4E386C2325111B6A1A4499A43534A2DAFDD891317BE171F7E3F532A5726CC7445D115F71DD86EB57824A179F485DFF2C4D5A7C882750066FD1ED2F0CBE120D80AC63FD53EAB6E4E03936B88BDB526809E09BDB849603B9E425CF842728F6211FB42FF9F0F6DBA28FFFD8A944BFD0416E2E1EC9E2D17858FDC1FBC4251EEA8D2F41033ADB3F24C0672123C56F3B5337312C2E9DB3411B1F27F258A59904FC719C46704AD4B2D445248F5865D0D4B30F0D03490D432091FAABAAADF6F8EA01A092ED70390FA7FC6B0BB7BE82AAE0A283D468";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "A134FD760BB4C2940A990D61929C3126709789DBE3C303DDCF85990DF7BE500CF66EE9F829E8A8FF76842C0A7BF2244D41F2DF4FAD4DC3D6C52DF90DAAE0F65EEC5B2EA7C6EA7A4226EFADE0A63EDBCFF46FB4A191F24B2380A0DF2AE18B6A43EA899D501F7A330BF84ABC198422F644D265B93B885404FBFCD9A9065E6E86FC7BB43FAD0BF30C1D68A73F459D58F17C507E744939799F34E77C4513AE13018B9EDB585048810B895918D0C22A4CABEA7FAE8FF407EB5D14628A2F90D0CE414228AEB95677CEC4508A7CE544288BC9F32E71E3D8ECFE97B30DC84CE112D5AF84C74A8EC5BDED2DF346112361221FB98CBB5EB3A90803815C77F19BE6B0B0AC39";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "2DD095AAA79794EAC1CB1D3E045B9154AC588E2B95FF53BAD7A3297F0BC2B3AD12E6D1926EAA30D10C253B725E93507EC1D45B031A1BD0BE33C1C556F79A18C456A3546CCBE85C20526D2E072CC401CBA9A7EFF74E8F4A35818344B433B76695A3E71EAA48F3647EDE0C7824D396D5FDE71BDF6512A0682FB9A7A01740226BFDF86B0FDA3D29CB25327F62F36C0E1E237FFE6F6D710421DBCAA486D559269848A244435023E0FE9114AF029C6C272B8605994E1FE26294826EE8EB82D3876DC3B617AC9349FCF528287105AFE717EFE09042CB6CD93864C386299E15946E42EB7A4336996FA60DC521F0DE6217EE6AE91C4A6841D445AEE3C58907C45BB27D04";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "F9E6A334108849807F4610AEBC6A1737D4FE53BD80324EE75589A18B95801343B9B4D56EF4A8AB28036DDF1607E5916C49F68B5A51C964EBC4B19E79C305B67E228D642428BFC5470FCFC4D3C6807E527FAA1B8D2D88A8EBF4DAB9ECA399DD2C67294F244EF03DBF481E35BD2B3D9DA8037F321F7BDF8ADA2B14FDB6845FF0E8D3CB002FF8796DD46C64F1CF8AE36F87B44E16CF8EDA4AB6224D70F6B2ED6CC9342F76E394076877E12B1EAB5F807FA07EDCA3E84EEEAD462CACE55538BE6A6411500C760EA2980C68B9C1F3E30552F34D1ED2AA08D00D38826ACA8CF3F75BEB8B6D697F8E830050A6AC523391F61A3EC837842607EADEA7D7214C44D64F84EB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "0209057E77915AAD21DD215528055862CDC49B2D22974FA642F9FBEDBB1CC85FE3A64A8220B647414D885481FBE68EC1BADCBEB94685C5337A9737890E502AF5F385C6AFDB756E22868A68580BA7EBCBE2A3688544282223ED44869C9FFAFF2B185EDC71658F4D7B2192C68A3E97AC01E7AD83741ED975CB5230910FFC87452EF0E95666BBCC13FF43EE21534F08538C7C3242B8ABE159148D01ED56446183DAA3E2CD64178B9B5789D5EDD99814E03F710A718763B4AA7FAB67050061D5130A9A07DBE6597E2FF6C7F70478058BA583D3498D67D4E2DC6F2B4B70671A59D16BABEA7BFEA873F7F3F4262E5BA9CDB671A8D1A749E42F7459E624C7CD6803614F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "52C8F25612DE99D6E12A3C992CCAD44BE366BF18ADCBDBD53B81F8B8D52327A4DB67BF63AA830EC1939041DE6E89FCCBBE6522414A56C64B0A0C026F9F0D6BB20D12E2D76DD6E5D6127ADDA7EEC0F5732D3F17F5926911D0ED914398A9F3F3482A5877AB6884F5DFD72947F3CE5AECCF95AA6318269F0176110DD2DF165B3C4CAB3B9191A4D799DF811CB5C27C56496179CEF763A6B86084B28F8486582F48EEA0CB3E4803187032B91D1715A68BA7348D9D3E5A24B28C56245D28E0DB58C0CCF58279195F6848CC622E4BB5886CB6CEAFE41906056F21C3E90727308D040115A9DB0D940D73134622C709CF803F8A98717E3EACAF5BBA26382819E64E6E0D58";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "1361F3AE7402FBC6B1A317BB02EBE5388AAB3609A593348A1E59FF3C3F1CFB1F690C10B4FC72442CAB1ABFC8AC04675AFFBB5D975884B9D32D59878E06308D4C6175F6373BC390DAD912E71E6C649C6DFE459E55458872241EA33E6EAE112EEFD635EE89199CD45EE265618FC49F173F0A86BB2D59D16A77E25F6DF44C3DD8B3C0D54F179CC2A7506C15B31922054C80F906C607E8D906ABF00684AEEE2DEFA85460EECC43C8B671D2AB1F8DE27D36EF916B5BAB085E4B65A4AB5F14D3E652ED0FB52862B894A403294F3F244DB56CCBC1865963F967E2F63A6F3E6E3633EC44F3375FB444F71F6FAE636F05D4709DB4C12E2EA1FB9761656A72A216867C02D5";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "75AEB2FE7D6362F094A9DF8AAA6F8C7582266AEE6B9232EF985AE38003B8CAADDC1A690C82410967BD38FA6F0ADC47E7A947D8AB61695BBF8C6F56A8DE46C880A9BE74C7C971EA21EDFF167DBB8DE19F5B7BD4E3267BC0C7F8FB62D3FA8B6AED8AD6842F92F3B695B7A520CF78317AFD8DC8B3C619287EA7F17E67FF21AC18D504B0F25676948EF73344E93374644F5A1759A15259C071ED4A40F5425D05036D9B5033F2752C44B65ED9E9E7985611125256CF49FDF11E7EA090FD0BE1A91FB395F3813A8AED4E82D8BA8AAF61CC388111817E171BE8702F679EA9A8AB83C220BBF53D966A63FA631AA8A6B9D4E61DE4D8F696568D13E8AE85B90E76171F423B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "13C3745530520D773365A588087EA836792A36207E5A9766B724794E037A63D6B76097E8D63EA9C9576FB7077C901313DA75BAA13C434BAE6922312EFF6A67D3957C1765EBD5F1FA1835715C6865975FA0F9EA52ACEDA9E99F2CF22F8EE4366ABE2BBD4ACA862BE7CFBAC05790CE81958560D855166293ADDA487A1B908BB9EB7B1A0C2C58630AC06768ABE278A5E4F9871E7BB8D8A182917FBF859CA9958910B83CA9D138F19522E4FCCD7E2EFC7F7C9A89D4161253EE2578DDA01BB582B9CDA0DA8C4B55690BD92E00D8B025293F573461923FC81F70440C4EE2E33F5A6B5D48C8805B429DDD0C0FE4C42DEEFAB36DFBE40EB4B07072CB63C6670B52119799";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "4FCE5052E176CCC0CE3C1BFDD12CCF4654CA0C30EB5338746D1CDB422277AA7201F36327AABA667E5E125770FA41AA8F4701700A2562344CD9CCE3BD6B90770615885817C1525AE4B15824B50E42BC11A31963AFA1439FDB38F331218B23B2BF1DFB4ED56108C98D5EC1F4DB20E44A95D802375C85838998A5D1C3EB23D9A8917A61F4EEA8D0DABA90FFC6EE12A4FDE0AD6A8163725D2CFF861704E7DDF27A4AD0055A790DC1E1CEEAE3A87C15B585EE3A604E859E5272D3F1059CC311419EF055916AA1B28A670F8997F3758ACCDB47AA38BFAE8A17FE36672AA74B129DF50FEC945E9BAA09ABB06FDE8B96038A8F0308B7754DD96F63A234C81BBC4C4D4A22";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "87C00CFF77204FDA30E4F6C8ECF771794E8E73464CD376E5385DB4A7B4061FECF19245446319E166333DE217EEC3D1480387214C186CFFEC60196DA9E2354E1C0875ECF3D0CBDAA3A4E405519ABFE16BE673D37E4749FD92246FE7694B40E4BAE170F8FA9F890DAF442526204450FB586269B966B4C9B9E6AD118F9845584695301573EC1AEB02794861713EC8E27F903CFF60C897B3898F2207ABB1C1F6559330157AE341A09B11139F61DB1576ADF5118D7002DDCA1C1CD1EFBC937272EF916702E0E2498DF6A9338041E7DB2FA4F64B70B087E1E4AF6672F75E3D648712EA487528A8251B78E209EB7C259192ED3DAF100A9DD5D47CA80100F7716DB6C3E9";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "3BEB2BDF0B5EBB7063D72D58D5DB1D02243FF8C231ACADE66617C22FE6C7782A6B8369B614659E1ABBC351C7DB31E5B9A5892E414351E82055CB054FC8034CE0A68DBF749CEDF6B233044537EFB1BA6FFF6E444E8AB1D36E8CA782A4C1BCDC4F35FD33B5EBC832219F22DA7DE24C863C73A11CFEB89D64415A0F78CB4CE9B5A6CA82DDC2607631884F8A01598B7FF6368254F9206C9CE5BB071490A08C2EFB4D171F20F290BB1641E321D432E366A31CB1B821C54573A4D065F3315925A6B9F692B819715E3B0FEB71C7449395C39B7ECEC50AE42A7526BC07901B39B0417972D2712A85037520E075089816D117B8BDEC38B9C122357896BEE90A87F6F5C773";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "7E01A0D6ABD70ECFFB0466A565BCD6C942590DEFB0C48C83E13CD047705D5888E63CB18E4877E05DE280A23FD6CA9D607B488AA9DD52838D66563019D1F691B0036E02B67149986D6B5DAF5EC534FFF3FF3F26E2BAD0578265F4700909DBF330E0ACBA524757495AAE0030F586A02BEC20B96D0C373DFFFE7A941161456EE7129F4594C30F698D599C766CFBC9A58260B54DE0F1561E6132B041230C9678B95E878B747A616035587989C7D4425AB3D98232B010843C0943155F4031AA11F8CE5F807C8F1CF41BAE7475B447B83F934253FBF22B53435D11993D1AFA94C5A3E8A410972790390C4F9A769DCF6360FAACBACDC46E0E233A0FD339DCB9F7D6FAFB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "3A46F6D903157DCB951208BBE0666F2A171C98C9E925731897F3A37101B80B5811BE546AA25D43AC6EE4542BFF5CE7AB7AC01E0F980FD6DBDCE37D2CF31ADC2FE735E19C33685202C04A906AD217794774DE0E50122E0D6EC8EB74D38B017FF3B77307D168CB58829FE85D632047CFF0D6B7B477A715360F723F631210AC399918E66F3C00E5BFFC2FD5A3C8C9942051D70FB1621A15FA6CC59171BF2017222C75B13139F3C681617FA44F66F9AA6B765BBF67AE37960331D274F8D52070B695BECA475FC4990D4D76636CBC4C25DE7794BBD063AD9E442E4FC8EC1F6EE485ED757F392F116C0D2E2CF25B973BD19BF0811A2C72A4309868B6B2F073ECF4F775";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "C7F7C89897C5A071CFA390797D1A4BFDFA55450BB15590B8977D9F98D0F915322751D1955B2F1913E7FF0003DBB325CD0453B486336B6E8123792F1BC84FBAD6B140F756C4C8E97B23432C5619C4B1AAE8D43C5163561F8E70869736F9D8B05ECC352EC320C0228680BDD89C06B6348D86002CE64B0003968D96EC5CB1E299C4D4A1FE06C4A9045C4B4D174955A0E5BE25D67A82144C7C7A92D363E8472BAA91EBB7BE8686CE358B064C8450EEFD08EBC5FECFD1926AFD3610DF485DCE2017C2CB6A4AC424C665E6668ACD913F1C018E68CF08E04CC0721304E5C3EE32CA09EAD8145DDAE8E1B7FD3365C3B90DF06E71CCE0112F0F32B03E6F3E00A07914C0F7";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "6721C35C7401DC2D42BF1BEDC7A9FCEF4C61AFC813883C8DFDEDC78DF66FFC44396352469CF788D816855F5C4F76E676615A4BF398A88475A5FC3CFA41E58439F8E761DA4127BFD9CF3295DF320808109E60DAFA60BFD3E6D915D30D6B556C76AED816740DC4DD0CFA1DFC051234A6550BF93B77EE1ACCF43CE14E7ACC9C927866C7C1DD415324FB10461B22E63F67880F3A370D11B2083DC960D97F50497065D94626FF7D5121C563A5AA4090416C16BB2E4654208A9E0D2E91E78DD83E53E584A61F2787399FBF76E76D80F747FB78B713FC919D485F5E4C9078E14021D19C73122DA9DC9FA0A557BFE61BBFD7BFDA0EFD612F6BDF86351A5FD3A497760419";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "0EA38EC703ABC8B3E77E17E20CA0219C7BEE5251B15CD94FA9E517E8174C0D3B2E802586CDBF4296B7F27447398B7B9295B15E5C3BFE87DDDDB6DD41314C0549B32A4E72B70B24FF391B326DBA6B92DD739F79AF54283E8B385DFF3CBFF1E1EBAE53A43AE573B0447D0EC3EA4FB5688A0BAE3C816358DB8EF1C83C6004B9FA0F273907CBE885D6DD4EECD182BD57928CC85BE75B4EE6B6C8EDCB56BC6BE55DA904FD16093D00AA09BAD1FDC08C62DBEE4290F3E9ABE1D1DD79491BAB6B8DA3F41D2E2EA653F11CE3CF3EFD8BB1A89C929FE7CF76195952C3ACC051DB737909758BDF4E9C6E38722EA25969C8038D5C60606482CF3F8F0C957C3626A9120671E8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "580F12DD57748C5FFB4576CF81DDA23CFB7CD0A6774EF4BCF8183A15379F6BCECA1BC820E635D79A82FF1B43B995512DF9DE4FAB1D78FA84F4B883F8E36D49BFC577AB809F4F7E6C1248F5C1D44EE65007351C70A33F1784F3F93603DFA8301E5CEFB071AE852395493CF181327383C0199BD5CBE1BBC6C61BF7780E7B4BCA036D3C841108D2116C79E887B7F4210CDCCE74A44BF75D9CE65A0226B67CC7915411F9768F3BD16E1FB34A0BE487A808298E36991B39ED1BBE78811D5900706EB83B39DD6B274B52672571AA91348ECFCB734846BD10257A4D735144D30BE771772E16F45DBE265A33E8F48360B11A4B15950D666E4B6E428D4F55C09F02585DD1";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "692A345C8C9D1CBDEB2DF4652AE8D063AB79470603D22B12BF218FC29ED39C625FA1960C47C3A6E5C3A28AA002504DFBEF82E821D951E53133158444E852D93817E9044E92460CDD1AE345395C1978C13BDF2D7B2F3F4E0258B77F5DF876D7045BCB02B3C90F9910BEB0E5AA2879ECA229F5050F3451F2CB423FE3271E6055E8EA5B28F667A64D97091D9E222F8FE5D9DA0BC090C3699208B55D72E8C1761E76B5A7FB5E4ECB294FD504A5DCA3335839621072A5EF06DD5D230E7D4FF52D297B4FF21C3D0E938D16677A9E2D621C74D6F418437D853BC388E8EBA02AE6006ACE8C202E3430FE45FC3BEAEA11DF9D5C5D81CC43F6165A555D9EADBBC692031F92";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "956CF9437AE5311B0AF0813E000E1A6846FF26323DF34BAA33D6E6540027D127563C218B0DFF8FBD9B4760F5BBCA3BD58499BB18B284A23D0D610F9764DF7F91FA62BF16753851A195915A15AE075BCA38965111951DA82616F763667A381ACDA4C6BA422BAEEB50732C223553585B6F205FAD9E75F1429C126D7F53EFA5D23C4188BD2CB6AE35B996D2024B0067614DE299666ADDA55D3468F501B608E446E2AB14B373A7345EF764FBF41C5A364B18ADACC5B741CD5F16B8C9977A7F0EFBD0DEFE1A70AE3CEF1C055456D8BBA9778DC3F5BB6A64F15CC82405E7B54FC74FC5699E95BB9576BA8E617BBBAA6407BDA5927C250D6322A3BBF70D4526B63C94A2";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "4ECD0118D068A4E760CA9B84C90B2CC5874CCE0A51D9ACEF587F6AF5D9F988E8F35DC8C1CA0082B7BD0304C84FDA02D2AC001DCF897DE48F242D0D110B08F2A4EFE64A0F1D32487C6EFF694AF91FDEFDAE7D716905995ADF120652DF67786C8B777ED309F8BB8E3288E3426C466A277B455303692484E4A7D9E80A3F2D80B85A75626A53F65D849FB80B55515BA2BFAA5560C69A7D500C70AB21E9EBC679DAA5AD90D7BD282441D1F2F6A2E0DAA795F4CFCF84847B0DE32F97929901991A6F810C6F4C44C250D10E860A9388FAB2DE743B7054E5A70B401719AD93DF43802E62CC0430851CC0D67FB1655FFD8F9F0AAAA41B6FCB889677648E9DD67F52E5793A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "8CE01E4FC750C98CFC104F14B4454CD70937782D77DB402F1A64CC36F4F0125D8159F417E8DA4AE15FEF6BC4ABD94F11E3DF3D78C32018FBAA729916DE1696CB2832DEE85BEBB99270C7A865B458F1891823D0B75F299C307C8ABF3ACB90E65C70B62A441281083DDAD64A0C4D4A5440683BF4DB4E5B0ECB66F0D4811E004BE8AA5C87B8A747F02249F940C9D966D2FD4472E1E1A427AD04349A4B842B7F173A364292B5BDD4A2105C7596D045D85205547759C7DD586A7F88E77B01BC32B5CFFB36197D79C5F128D0D28BB4B8D808DA019555A320281919883D5EE1F2D2DD6259846B17E0C426E334265169C03AC505F1760C0B54A5A105D57955D53C9BB671";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "EBC523D36752F3DD43133AD2BD207402C4D2407D2D7600A4718A0670E8796CD9186AB1E5F4486C20F47E3CC737E0AF8A0D6F8C7E001AC47C8AC39D80884B89CA50A95D8CE90948E57957F4804963A34BA546B235A142BB6C6E9542C4F458A06FE83C11396A36ED86CE0DD0506A858BE0B7ED6C88239A96A8805B5ACD3CA8A87C0034D02D06E0EF40F95879460EB68EFE127652E8E6469058BCA02927D616A0C9619FC01E40D2EC688A5A561ABBB79F00BF9A2A4C89168C10C63CEFE5F047F067638D1EE84561F73BFA311B847C3AE0326C36E0DB4E7682A887F1569603E00E1C0260943E0041CE399C92BBAC0577D266EBFC909DA209CD3430EA60381CBFEFE9";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # 
// ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) 
// ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))) 
// ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h220A225F770A775F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \audio_intf|serializer|r_data[20]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[20]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[20]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \audio_intf|serializer|r_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "5A0E2B2D902F389AC6AE7BBEDE2A7CB40DDCEA479B4525FEA9E3EBDD775A63E921308871DFE011C5D558673A406FE30F32B075B9011B5C2CB123EE27289043865CEEAFA8549E2F2A36E9DF3ECD9D37BCEE4DBA883C4C12CFBF7327E2C0FFEE2B6F6AE24D6FBD35E977E5DCEE24417BC56DA874A5321774583BF724CC87418CDE6DED757BA6935CA2894220F9DC5D024886AE645493D9E27F2BA47D8FE6D65D5B44B248CFE3980FB2695E22184739445FEC2DBD91B7E3100181275D292A1547B55B5544E4ECAAA719A6A451C26B59BE4536D6F446A2E8570D4AC8D53C6046F37F56DBD310936F22066A3144EABF3D14DEA26588437FA432F1D411C9B2748627DC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "41191313F4BB7D1447936618E57E54380D0DF5C4E0EFBB3C34D5A745F4C305FB4E7A9BF3A270A58FAD56A7524AF2203113548051381DE9C78CFCB37274CE25B3069C69D2D401497790823D780ABC259A1C868B7AD254D0FD5A1AC0919B8787F71F5C42DEFC96C25E58597FED34178FF9799D123E4FB81941AB03071C7F0E83758CAE73455B45F43DA9361C8BF3EA43C8917A0659B346AB1070BA7594884B1D18766744B97241BCC9DF9C7233DB499AEC45AFF484BFE4F8A110EB6400C94D0D57E4FECCE4AC6C53C58E778CBE044CEA7885C8152B4DC061F254105922D050CA8E9EB77C0C01D3244E423B31421CDF7BC3B2FC8E03D5FBA7C445518882021334F1";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "E654941BCCEE92E4663F16D6AA85EC1FF98B2DB81AC9CDD92B454AA6D7E47DBD8E99881492170598BE028F6336F55D2EAF83A8E716DB850AFF90CE9F009CD7F6781E82FD343410880B60B8CCFDCA31463CFA5AAEFB5B6141C1E64FD33B8F01BE2D2C79BA70194BBCD6AE8BB60FC73E061E7C6A874A62674DD5248789478C9500E8A7EC65393990FDA6A78ED5808CB454994E7CFB801A608D9ECCBC8D40A7F0A4ECD18A1F6EEEC624DBE09508B9D2C16E13604F349602758B1132A0E1CFA2BB154C141E80A4F1CB6FEEE8A5BC1158DBEDE3A841F0587B5C80125D9F9C0FDFBA61DFBBCABEAD381AB948FFB66DCD710619E1F3A57AA18B9541907B092B607F381C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "3EA8294AF7F5F2DD6F4B4C0B6F0D77553FD42F070E0EEB21114980F656507334703E982284321AD23837DEDF3F9B067D09ABF85DA241B8D70B38C5BA75BD908B9FC2F5CB504824EACF50BDE049134B5BC8740ECCD6BDF8732EE19A4BE5E6A247D6E1DA25C3CE5AF006EA0DDC7DF8B5674C6FCC9239B9E2537010428DEA4FD2A1F07B1A705CBF4466043A689D1ACAA60262E9C9F6CFE40B473BD60FE9B8297460BEC87E2D333C443F51460BB7657E2C2047F84A7C52656C8EB3B94EE6AECC8AC95044FB0F62A4D2B14A9A3EE1F3AE6F56A397ECE9B89E8583400A79527BF6E02AFA7E2056DA2E11F8DA5B152BA8EA16557426CB0B56D48DFC508DAA982235DA81";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "7793D3B1BF14FE6D47E87539936CAAD4992C22A0FDEBAA2823469464AD3AAC0EC74734ECC9E99C2F9115961E6614A45E5933F7AE5EB40EC0C4009AB4FED92061F8830334EA8C6B1C7AB376457A11B62133D6F731DE29D5897F6267D1B6D2C5B5413CF0EC28A9405C3EE0BDEA7AF3CBF78ADCB1C225F44A559F6AA2F3DCA920E6E3915B6EDB4EB5982FDE653FFEEB35268B990A12A0A1B7F468DA30CEFBFD9B9F4CCB6933D0282B7217147982AD15E31C305C0FE2E49BD84B04A17FCAE5033FD2E5B21913CA82CC97AC8042C1FD607B5E4B682EE2BBCE1558698B67515DA49C695F7853099747B611290114C83815484916F8C29E5001BC7867D92647F04DFDAC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "783F4AE617CD902D07BEB977CA48AB276DE1D58F53C187E28DF0F1B1C9A22E1FDB8DE7B3DBC638AF966F83A50EE2DE5F08E1A39F7EFEC08577C9308D76A4B5D437CF7F6EAB923D4DA310C56172848A1A7F4A7636960274FE7AB60495C7CB859B43E74D37E93815B5AC815D43A64BA51B030BBD7CA0577226FFE5A3701BCA98DC347AF9EB1462B438408C9FBFDD705523D68A7FA2BA95601E72290226E9903C4AC6BC198E40E53701C45D90D260FA84D72258D7443AEEF8A1DFF2FFDC94F17AA720F31CD60A72039074D4AE503F88D71A3A8F863C7B65304256BA24183A7E07629C92C17A964C5D2E346D8F7D7911C738F325405D81C72AF8D16FCCE2615B9623";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "EC8ED0E03FBA7410B3E707E98F88B6A3C9F2F0B9EE2C0C20C7A85607F26E5D10A03710F3915CA85E99C94E9EDE4EEB5EEE4180BB5BD0B5613674CA4A30824D1028F15AE346D451419CC8ADC1CA86B015A334CB11960C3BECF33B4BEAF55E9FB44AFD0357D72C43F06918FBF67507D9B03BF1D4990F7D94090C0BD8B3C0ED0A1AC33D9C13ECC52CF4B155BC27028F122FB76D7EA217E542DB78BD3CD9EEF38937A5ADADCFF05C89D69387AB21DC74167585DB00A8D79187BAAC14342CCE5CC4D5B10C5E8F564F5C6C3AEBB1FC3A4AC09FA44BA63620D94CE5B00C6D112086DB89884CC5E63F3FC14B56926D1FCB20A4540657FDE857317030597F9A12C57F773B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "FF7B78EBF5EAB28F57C581BF57D51004226CE2095DBF576F1CA2C23D39BB1AF0E188C182B10D01AE05FB94214DF843B4328F0DC2C7B33D71FE55E8240DBC4DE7427C403247531ABC173829CB3A6F17F2CCC7A5E4858567E94BFFFA40B51C9325B0D6BE646A42F22B507490439ED75CF922C6E2CBC85CB989183D8A98FAEB916BFC5E044602D14F4652D1200F169D1DCA4B578A248A5B4C1F81CEB46116BDE5FB391110474A7186403E7E6704B62D2EDE77D6C4CC5ADF41A8A7C0FC80B3C4356A6E229B8753AD208A6B0025650F845B547C7AB7BA162A6A298562A9184356FBA22A008B7658222A21C71A59EEDB9BB4E30C036B2B97EEEB926872CD3EBB0F1834";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "A39AFB367A5E104FC1EED5BA11086AF9C17D370F3188D4F39279E55EF89B1D823FA747D01B2A65D891B170E9236EE8A289722BCAC13E2BE1310E285EF129157AA62E75FBB2FABA87126366C669790B7C1840058ABFDB797EB42AE48900CDE6E6482DDA94368BDAEF4D7A551289BE5D372114815AC90FE01640F94993230E06C8142074C03AFB8BAC66A5BDA323DBEAC178758882E238C80083B16908DC16FCBDF0001747D025C98DFC837E46D3B2835C5C4B86DA1A18D9159988526DA69C5E4487E7A449335AC80B2950BCEB612507436BD036CE3D44641E165203DDBE85E93113AFD91F7D2E42E99B2E060CC72131E9C03D7525C47F74CE7FD43E6E149B951E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "7B750343BFAB406A89D4659607B4F2608E61BB062A6E39F1591AE508D698C7F4A267BE21690E811D1C1B08D4ABFC382D0734190F753DBFD3370F6EC762B21CCA7EFAD306467ECDAA24515E58E11A4B98C3E3D339C58DB8D37E5869754F59371BD5232C8DD0E2A223878C9A1B1BE74B4B8B3A0AC9A3FF6BE3B9202536D6DC50E5356E30B0ABEDFA3BA5110D1510694D2FF3D8F7D5FBC147F17D6B1516EF408B870E8DBEF80B9DE0C643E3ED0599A8F4ACF2CCBD33A18B72A17507A2A45D2F4D416CF3F80F626C7AA801378595C046CDBE4D95474C238BDDD1B60D4D59EF2EA1DCFC7365D2A5983F61D93AA5B0551E22E830FD2E434E455C59FD424B3DA188746A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "DED0410BBDC86ABE7E3DDCE219993A9F002ECA8489B24AB02F1523D7529FFDBF3D9214DE66C3C0D7163AFB11FDD20B26C51BB968286B6FD2AA2CB55DBCF89AC15ECC8DA39AFCF5BF3E056BD1A47E9D308E5D28D34B5BCD50FC4DC3A2E77DCA7432D9BBA5FB60060C1D694D5BEF03B14C661316AE9F563B2077D3FA548A85BA5E3AD41AF97F9D484BA5895CD2C5F87D1AE685E4E8937543DBF8A612697E9F14C822C84A70DE8A01C9B64E5019BE5BF7360870A63A14E360CBA3537C4BD724147EB88A23F6CD262B58518EA347D6CDCCC3A7A2EEA85CCEFD70DEC4553648E6AFE648CEF9FF36ABFAD864A1211E213DA81DE23F46816019319B5987306E2AD478BC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "603A3895546163A6D79F91E90AA3E003F35E4FCFF089AEE4D2EFDA889B72BB12792214018B002C7E2808D46B93152E235936C888617D69567DB32488C8043FCEC4566625207F643E076F64517AD5D7B19A6F1BDD956972B02331E5BA680D28BB329BE65BC298B523D4C3718328BBB70691C025C1BA5E12F7ED09ED1F28416F2A7F84DDD63D75065A56F9C2A246168951A2A1DF6A33F76E5C762C9E11D11F29A56E8D948A022C9EE3CD6AB09A48075F17818F511E9C1BCBA25F7A3FCE825DCB1E9B55D74C2230F7D86C1E8167E07E21CC82461DA6ECA99FEB48E27920EFDD0B96876ABD3BEB5E0C0EF9F58990CA1760382401729557A3EBB17C9FDD1F56887A83";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "3B4FFA906CE31B2DCE1E0CD627AB83A2E38172E699A8E202D4F4B847BD6BB496F1F7AD2CE5C98725750762E80015596CDFAD1E47E984DADB1822BABA133343E7828AABEEAE08BC0E60014303FE2F4812E2B470FC2DA4087039072D2184237D97593A0FE4062A1E1FB493897229FD6BFF0C8A8DEF38F991C8B0D568EDE851531766AA2439C95E44C994627B7AFFD13AD2B499B9C42EA710C79C1443358C9732779DD8530222767DA03485703898839F5C7CC68F14749A9691FA1CF7971FAAD6978CE0C485F917C18021DF0D0944B7F7109323061A1291EEF4AE5587375AFDD56FC7AADAF0BAC7D77B1681C1ABBB6A7CED951ADE0C23CE482BEEE2822E0F40872C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "6A4531FA7744E78D2EA95FCE6DED6E6DCF4388E0974408C85D1B9714F1C7AEDCA03E52899F62AA87C5E9115DF35144418EB98F30D625E638C322A2D2CC46A9076DAAE88FDE77426C56FE0B4D873BF0107F35603981EDA5F68B6B5538EBE17DC66309DA3A758A5B2858A716AD783D5976374E4BA2AEB7E8128CB10A6880296203FF75AB9C9C80EF5B55335549CFC4B6786E802A299E9BE3AB16E5D978A2C5DFDE874373248E417689627FD13725F141E64E75F75E39D661AF2A95ABF4575FE432E34A8A6B3F2EEE731A1A998B853D37FFF45E889C0759B778797EA9E43B6213250A5B8C2E9A70CDFDEAFED83D0FDD1221E8ECA62DDDB588D50BFBEDA58D9C3795";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "30A61392CC35B0ADA910CD41D2B5F3F723AA8339D59971A9EC84A8BC39AF641AA88E3AC451073DA3B04BAABAFCC2F8B85C3AC4ED12396196BF888D6EA8CA4CEC1B78FA2205C43A599EC99153E1EA69EEB025DC8BCF1C54BE787EF53287B36A5EEFCEF22E5EFEE730CB7FD4AF7B5E31E3C124E2625B2C1ADFD44AAE510047B0A510B78E77BF3FF2916291B3BD31003A3B094F83F5302BD9855F7C4501D376A83C0910F2F5DEB54D93AB2C53C631A842447D375DCA7DE10A3A6A22D730CF77063A53D37F946734315C97D1E823BF625C85538E06992349A7AB095C453A6A6814D8D6DA0BE7B41AECE7FC5EBDBE1537A9BA9B3EC998725FDA1AB20779975829C0FA";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "DC487A40FCC2D5177859EFBF9E5B5C52AE542F34E59FBE4DAB370561BCB5C04D90AA2BF594274AB95945140C77AB8D102187EDA576EE2D559B289559AA6069733DD38EA26D58C1978A4F3F0E49D015B8239C7DE94E325D554B96ABC6468CAE318C4D1DD3AF10D2C7A2731F160BF98CCF6CBC0FCECBEE867F2B199578D3BCF5060E1BA9E5DD42486000A1B2BCBE0AE9E5F0D8189297F5CF343ADE772F1C2E62015C9D8C04A3F626476F46C4CFF7D882A09EBBBA2E2F5ECDE6C1887620DEA5A63842A42F6BC59A2558BF744B26B4EFCFEAE81FB3AC2BDEB64031DA6B1D0CE47BC8D1C566E84639629DBFB42C3915E1CB04E3792222B92FC2CA598A3680EA4102A0";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # 
// ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "52271C18019FBEF23247FEB4CC21DA13E07E91B10BED378DA111D30C31035BD8B38510C4B39A7DE69788E12E089EAC67B1F522B7020A4404A50FE00D128E4F77BDEAC6859C8D0D141A7CAD704EE0E2D4C195E2537A65677C2DBE4C1D504287FA85DC4F1F1401DAE52603389CBB1A73EFB1FAE54A43AD41518CFCF248E694EF787ABFCBA388D921E8D2B5BBBE6F467B85E54E20EA48C1EFF43E06F5B62D2A93F8A6940D12283C0B0BBF6D75F47FEC514B55438D0150123A8828641A24F64F27239A7D45359C296D7B7E4A2D03D0FBF6E896F530AF71F2F7062433EB2762E81369F860A9612370E6C1B609CD7AB77767CE8E4FD0DCEFB957854A8477A821638B9E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "8FCB6B91A030FF8140F93B02D3BF69BAD7FCFDDDD9861C51D51C38D01435800F77D9C7154EBFB5BBEBAB78F02F583F668A75543192348A2EB8A36514C33361E396CBA9BA552AF0B5EFFC2D5BD0E354C1F61190C93B53F5A5B9F5FD12349E72F159A2BF8143B813ABD1BC7A826390F7600563422BD1B5AA4E7999408EEDB6045CC8C780DFF3007B3867D756BE1AF0BFEEFE154DF87CF7D9F66E94EB00BD0CE8A41B83EE4E74AAC726F9F623D71C81DA25EA28FA6F2B64D61D2D5A6135EE04ED5B92C9791B856B66D8B2182A8F130AF132C672F02501CA7D1156E210A6B388C1D7410B51B5D58EF7D12E404DA85A4E149F17E8D5231C487645D40F8FB30751FFB8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "7CD8389095A3B077D2B6FCB5E833D3A2679C7BFB211F87CF528E5A0D087F088DA0351603E50EC226B278ABCDE268FE553DC9C4A0A53EE1E440AED9F07582561B08D7E826C9308224553C8D329ED9C208AE96DA48834C0006AFE88A1657166028110F7B5CE8A951327CFC1965674809E4CBB34D7FD8612E2470150A5CDB4BA9EC2AAE85F4C0D9BD6E478EA1A9E039073DCF86A64B0CE1D43B6830873F6A6C3FE4915FBBEF5522417F6E3743F451DBD78BFB29DBC02EDC0A63EB844EF74A75484497EC102AFB7B98E202A7172027FBE90D55CEDA1FC528DD3A798DAB05BF7241EA667BE44FB21402D92C60CDDEA31B91A0CAB30116AD611639F9162FBF442837F2";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "C151668002032D012478FD322635001646B427EAB9DD4E85EF29CDCE25069F16779C10A14634C65F834298B776927ADBBC11F9B321AE7EF7EC2BF934A6AF2D3558743BEE075738B8991BF5318A983869E894FB07385D247314637C160C1BEA1BEE71F6820CDA0A3C3D19026FBE2B231C4F602F342EE076DE77D3F37153301CF2AB0566BE4E02319A7DD7434AE8FD6FECE6844E9EC701F0FFED7253CA4B02BCADBE08DB11C9ADF4A0836C1CAFC76A426DF89772ADFF80F8DB5DD201929AF5452D3D0D06A2D31FC47AE343B56CE4CEE3921AAD5EB69E1EF57DDEA735BF512998159A169D12EBE2658A23444B0ECBBA393F7C7AB9A845B66696B8CB5C4C4499C8B3";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "E6E4BD48CD1CD07AC40F9222CA214C92922AB61B3F384301941EFF241FA9089D1F1C781346A70A83F505A2890DF6012E2B0ED63AE72E3FF8F9F9453AB4A3F5716E56F281F7D82A372A2EFC0F15E55CB9C630643FB4FD335847E294435002B9B31C6E7BC876AE5D7B275501C9798B7CEC7D3194C0A58D24EBD3B0E160FEF346E32BCFD7051BC0C70DE301255962EAD9CEEE549A0EFF4AC9FB7E9E4387A62CFDD5BDD62546D45C716E257183AF4ED723FE2B2ACF2E69C2A3549E4007C867F6076FC196928D1F9F45B22607F14672C4660AF1C273395A25E2F60A536F81A58542311919C09BA82697EFFB531E1A171558094A1FD81FFE2417D2EE10F3910F3E17AC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "84A47C86AC5BF3F9BE21F25F40896828EA03ADDD88702D9FD10BA1241E72E8B71CF86930517972021BAA6DE2EF3F41A5D792522029616D959F54862FA824E9C1DCB2A6292AF84430ADC6C5D927F12831FB61F10A2A0B1B59EE5F37850421CABC247DF1EEB3DAEF987339A0F0A68EBF204388411D0DE8FC9CC80D4750130002175C5FAF4ED6720D687873D8DA9D741F03FC014DA44AE0A6C57E25F016FB663B00C84007377F3B5B667B8E9B32D7AB3561E18C2DE6C3A947A9DC78D93C13204D48F64F08D50AF589A345AF3A32402636805A695435CD3C873CD12C1443E7DD060A88474BE4592ED5465B5D3E70814845C299551C4210CD284757BE7AAF98A30923";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "672969DEFBDE812E86D98C9969166C9C7E55127EE83D4C1FC9D447AA67373FB220E594E2721A765D77D8F23833CA0422B463ED0057C713531C35D258D88AD3968E3C05415F8A5598C29493B7F6F0ECB7507FB3A20FE7838D88A6F357A6A714ABEF3E39C8C61ED4049B6FB7372539DBA5428001529B7E8CCAD8A520111B79F3E0545A263A657725A89F7F9037EB2DE532D81172E915B48A0068C79EAA54709E71275BD0169FB1E14D54661292C66E14D904A52FC320F8A59AED30D0D4F65693FF552AA9A49FD6D3BF930A47FD3A90F96CB96B40461A7CC3F417FAA6AB7AB68EAECE0BDED6E363A1663B78601010A8FA03654C7FD08ACD03DDFACA73A3712F0F09";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "55496E7817D27E9DE96D146D4E89B71752A3223E96054D84AB4D277E8B422AEBFED040296B286E1A37535CE9F0E8589C03BCE8EA07DC35652AE8EC5B196C304A3BE7A81F18969A3D93D4E90C664138FEFAB635340FF7FD5A0051DB08627FC24A9EEB30A98160071A223B0366E28C76ACE582541F5697E81415AC8FAC796DDE2EC2E2435E02EA568084F83520667B048C53278515CB7765B872C5F3A3E7C1F5346504293B3362412937E7FE8C3597605D4FF93A7B0365961BFD6C3C8437B477BEEFB19C2ED0C585741A2C906E7F2436EF15B3F78EFF7D11E7569C1802F6A0E75A6D2E4485292B52CAF40E53957201614A1AE6D047D88648EA217775999EA2B677";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "9246F2AFEF77C764C515E581359794926B1543E55540B29B253D4C2138F39D6F3492AB325E6D45A3EADAB4D4AEFF097E02479E490C1E76704E3FDD0D99DF66BE95FC6969A0EDB3F96277CF970CDD690E359F4A79F9056FE7CF566EA84452F74200E46EF3EC7F6720F1392E6155D97053F4AA72159E374702670A1489C11E7457C0D19408444190E9835DA08AF2917BB3C73F510E3FA1078A7CC4CD17D21368646FAB01A57933D3507CD1D7E2F857CBAD0E00223EA31D33A1C45C5380322DF725344F6B0311C7217001995CDCFBCC038628247BC6642B8C07BB4922611080B3CD4E1CA32D3A1DA5341DFE2CAF4A26DAF0314C6B77D456FD6CD5D01CD7B81AA3B7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "516B919888CE58AE4A2F4E6933B0D69D60E2A5EEBC2D6ADFD63EF524CCBC551C94E9CD853FB9206A35A9E8CE22CEA8E4A11CE234BBCAF9994CE5C3205E47EE08864CF1D1077B939148261C64009F22D499D04E1959B82BAA306771F509DCBAC84506B926047FCB599D38B8CE2A1941A9868526DD0AE36D9764D77254B318124364A2351B1EABA96822D6EDE82A5FC07D646E3AADDE1260B9879E9AB640694AC98BC5DAAED5B1B3C090D5A1FB1A4F51FD046400982EBC87ADE28377884BFD5BE6EDC138A4D9BB5AE8F3A9FA6F583AA4D46D5B17DCBE1DBF64419A52AE9750BF5744EEEF8A8CBB86431092E13A848F002F20B84C1F0B6131AE04949232C867804A";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "D383E0EFCA709626B557E56B6E5E7AF4D34314FD7A6AB79DC6A941DB02992177DEF133927347DA366431443AF2CE6464A85C4B0C4E5C326C5C8DE4EF0F3168D9488CCFFA44D4BBDA82E204658942CDBA144CEA64E47405F43C76CDC33024141294867E807BC035EAE5BE84AF4539C4598EB8E85386591E6864DE289FE8B9C23F47E3D4FB6EE41909D06E186F5DE251AACF35130F00741949DB0297FFAE4DA373F069F86D8B2072ECFBA4098526D167B24055BFA667FD1C01901926FEB97E0C098AAD047EEEC87EE3B8889EA7FF773998EFFFC050459E4F98B375BAE113EE6C36C210D0997987BF3EDA0DCA09015E2CE073856F4544227716629690796D9A663F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "5CF1E7E2C359C01D068CA9B5691A09D7E7587E42E1A1A9B24A621A20B43F3C2150518FE8D068896F176A5109EEA4E7A47CC665C7695ECCAB91A48FBA2DAE3BA848BF6E9323A599E0CFF1DEB70D833578FA7EB3F5DE908A828CED9EEE89C8574C29E829DBF9B258E26BE27F8AEB71B3DA2C10CA34E45011EA7299A52F2B95BEE6E4950AC9D7C5FC65B570EB3AADE559DF99627C99DE4AF56228C861A93ADDE95ECF56897009A37778572ACDC076A7EA510D69E29B525D00509B56AC6A9165634D668E8E50728A477B517B7B0A744B417AB95C4D192CC55252E93D36383AD823D324C78860544DB811308E8E1CB3B0049FB9AD41CE6D6CA9BC94ADD633D627E4AB";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "0CD3948437D5EDF8CD50F7D15C2546202C0157F0FC9462725B20B4AE49779BE754EC758AC2B902AFA458B8B9071497CF791FC530C8376FED7BC8C02AC07A7EC877BB547ED4B9246C5C911BC708B8D34A1C6C1185F6BEB6DC6C4C758F930046821BC0FC5EA341541CAC07DB2D90E5215031724B5B899F192712BB1D2712E3E2FBDCA6C65894ECF70BC5FCADBEF4F96C9763AB0C1B87FD35C0C482F0A32B9CCFDA2431580B1B9695C14DADA0E4BB574766CE9B9FF1120931EE964EDF19F090B479571924DBE648A531A0F059112489FE634ACB846F75470D2FB8436939B02F5AD8F6F8F30139D75A2A51F542A823511127A1A08AA9C6E4C53EA834E53F9F009632";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "598A6AC30D687650FBE20838AB70354C970645BE19D71FCDD60F35365653613B2FDDC07CA36A8189C5E8A2958F148751FAD300A775E4A42BF45CE183D92A3C5065449E55386E25862C7FF645BDF096FC80D82FB4AF95F4DB4ADDAF1B07038C365106202C1C90AC2FB472CA40FFA6C04EDA556399DD8A4AD734B46B7C1E5F7310BA9E6160103FEE99F6D5D9BC7FD8FB48A425C6DB3B486B63B6C802CAAA08C0A04FC5BDCD63431A4F2C60B770986949CBD0756ABA58E3F6828F1416E7BE5E88116B6E2C02632D87F75DACDDE271C2F79CC17D8B591AE48D20195713F01B56BF42064B5F392038386B2BF9324677F52EE49F91F4BC4841470BF85B998B3D4982EF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "D85C2A3A610F1DC91DF081B5DF021709F82B6B871D8346B8C2C250B32D30F8EDF7FC077A50552A0A33D792BD5FEBD8BEA6A924EE985906A4D45D2CAD7E9F2BF8A1A0126274D17FEF3C8FDC8E41B107674C1414D359DB9D31FF0C45E1F6751CAB49F6DBAF9629ABEAE83E2D45C7628B49D6D4D5267075ABD828516F475E54F91F99DCFA75DBC8E0CEB8365C4B8650A1702EB657E4382E89D5B6A24196087349223E0CF5AA14E024DF10EB0B3BF1F4D2A71AB81D866E4454E3FAD21F63B92A16205EF343ED9825C4F6C678E9D299E9313F36A2463D99FD26D12A06285CCD158853C7A5B975D93DC077F978C56B7EBE97A27C67207129247F906CD168023B68B083";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "C4DC1B2AECB1FB19740AC984E3EB6FDF235CF82A51DB6F8DF395832D1DE66FBA39844B3C4F80E28423E2CE7074B216D8B96FEEC92E7346691E0EA08B276574C47BF7886F38E84F4FC0CDB766852861591841EE5A55F38946BF1123F90CF4BC58CEC19175E3E7DF8DE19DF578010FA6575E284C0457BB44BD818A0F24DBB512CFF11D0402DE71359D995B1F1C30B78C457BB14194614726022CDF4C96365C51575C7B6F81D329BFB48DB900B851A24A85ED4D3F62EDE70C8F66E5D460D8A2D00AA2349C44AA278156AA08BCB2C86537C6A8CEF5D5CC7C222A727C69C3793F54C871D32E706721731B04190403AEA7B1308BED0144D031FD0F97BC31267B1259B0";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0522AF220577AF77;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ))

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h3535353535353535;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \audio_intf|serializer|r_data[19]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[19]~feeder_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[19]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \audio_intf|serializer|r_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "AAE44FFC1B9E3502EFAFDF5284555410D750FCC9D73A1C49C471733DB85BDF436190B55502ADED8C307FBE4C81ED5E5A7AD84917BC9D20F9217E425628A85BE8817DFF9F7A97AEE10AA04A3240271E38E798580E5E2E61C8F3AF1E1F5A4502B26298BFFB7752F398853072F0BD19CBAE383B0AC5E52F9484D3275D8C4DDA896F24E356F54094691BAF68583B3EBEE4D563BBD2E8F1AE314198BC1E8E5AF73639CD2ECB0F2D49B48E28F784F823BDC678695974FABD34A2F09C1AE4B68D153735639B852351C54CDF3E20A02756D421DB86B9FF5A3E2D7FF369FFB31922EBDC39B70D593B4B8E0F12BFCD54A002F0F85E74F47F30A73251AC45EF8AD8BB544712";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "1FE257A6B520A575AC826A30518A1191D0EBDC5563A87B0184445E717BD0775887FEF0F60D5F68D401483563BA6AF8E31344572FC5728CC47B74B845A1EF61434783686B5F5432EC90C01C270A090022649B7C77BF22AA24A4552641CE5F51F86E906344BACCFFEAB1654155DF6BDB75DCA0D6CF3ABF6516AC56CB1AA72E93CEE2199C6950FDB09247B79F39B7DEC763D86EDD95862292AC3F3089B35FA2D9FA3BDD1133AA9472ABEA11C0FFE4DDB283F1767FB2DD34662B93CBB8406D83863144505A8832D0611C6171DD2C8B93B1E55D8DC1C6061476FE3E1DF33A8E998CDAD4E5F55B3298EF96AB008BF00D2FF9A43FF8C8EBA4B27E1F190A4FFE440DC0E8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "AB6952A4BE060646DB217A6841897589BD73CDFEA586AF0C38B29EACBAACF321724DE2C3AF8FA4066B404104A437A332E8AE451706C69339E8724DC602D469FF49E8536FC0B45F668ED7312758E0DF5E11A6B2867FE662BFF694D7E6C7DC944FE7705C54C35FCDAA1199221E687C7F9A1DE180B0B7C14FAB0A9C67BD8317F9476FFE4FE16640EF53A6572282FAAEACD31A2CF543F115EBAA7B7275CDF0922E1E79230113E17273C4F55FB582EF91C7F2D4BA237F2C563E90F25F1D1E9DCB2791E56971A4F57CDA2EF2731BE9F5F5F29954F707033C4A560DBA4406C4B2F5E264F62FCAA54CB5DC79FD3368DD70BB0AE1F77C88DF5AD222FDD7EFA06A9A5208EE";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "0A39A882BAAB0046C659AE1FCE382E5E1A3DC4C32792598B1955493D30FB646BB6BA9AF6ED885B49760F4691ABC5D401DB27D7D4980B1CE1E0445520F6018A032B28DF8863EB54DC96E08C06226D0B0C236BD6EE2BA8FD9EF56AA7AE4636CDC8AAB24D23A0DC1590B72E180C03B04835A7BF516A36849D1F4CE8558104B35F970E329C6E52B752C49B35698814746475D127CA6087DB4797D484A7EC1C83664DF098BC582E826410A8FCBE89F187BAD29824AED35FEA13A29D6595901AEDCAFAA411D70B150E73F59C9101C02FBCACA82C2328C11001D09B80C9F12E6CD00015A9306383C9CFD352E7002326A43856E9F2A3F4B0C941F984B9EF32B648A7A9D3";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "0BAF98829C8D9A0A5AA410D129FCF9F7F6557EA0EFA60909F6287BAFFE57BBF498E7C52AD4BB48BCF0CD41506F890A88208835248FF250BC9391BCEAD95E63F5326690984805216A2C65ACE8243154B44D9A98D65D5A156C9CB31508EB1A2135B245521B5D0C93809F17E2844074F81D5973B80456CEBB10E3E83BE41C0B47824DED05F0DDF7640D331510E28C59781993AE135652C6CF5681B67FB0583DA053A71DEE8937D01A2F909DAAA8A98395E82D1F8FD03758C808489E8CB2D007F7FE04AFA74B843B6C04333D3E0AA89B02CFFCF0E54EF727BACE1347B2DB78C1F2E9CE4E20305F4F028DDD1DF8D39D06E05D29AD23F328E30EA0D3B8359F2C94142E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "450D6510BAD195B5FAA16F9FE4ACC93764322CB54BEEB21A89D3B5E633F46EC1B3142C8E06AA029221FB41A3ABF4FB19BA802C71AE0B47CBE886FFB03CABEB8919BD483DD3CC7B713FC4E99B1D49D39D73470C654E69784738AAE65A0A4508BA6A5DB1137729D321F9F1DC341A592049529FAF4E15F2CA6CCB6E95DF3A3D2AC665973618E51B2C9D163581F341BE8FC6E79D13E2499B535267CCEF3876BE4DA6CD6E407335E5F7F6E13EC277680D5929416BB580ED08CBDB8FF68B787FAA520F92A1141E89B1187AAD663FCFA9DF7096D44E266E0D787A007CC09E9B27B101FF1C3A47B60D3483539E7D39571B5D8A06F318657005CCA62C40A87A114D16389C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "6437985AB3334625C24DFF895DD492E03B878178D352398483982828541A58163C1942943CE2176332DA72A93E06C25CBA707DBF2917462F318B52D8EF71F341E3A5E2C643A3AD849A576B023B1BD861AC1F2448127E39620E6557791985267D6474F120CA98CD02850F5A8A93834B8A57085D5B33C6B591BA87F19A397E83C3CD3BC15009E2C5E419731896CB555DCC39C4B987F4E3A55256748EDA24B03705D722454875188C8C66BD9334642F84F27A6D37C61A7C03F837E81697BDB337E7AAEF1CBA0CD653E2C7658953C1F995F141645561FAAAC9E95176154FFB6FB2A2352E44C8A2FB09B7E95719902EADCD55BE3DA8566CFC38BA278D245FF3AAB374";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "A55F9C3330678161A3B47F99C53DEFB8D535A3468E44CD6F7C7FBCA51B26E57501BADA4687A1BA68D0188C7151834A18A62292A1E7537508CE4A52EF13E2D40D2652D40FDAA5196C0A50BE5EE8A70E6429636E74B0E8311C4D8916BD98B7D1D78BB4D05726B17BE19A0C8C6C8F23B2D1A30A9C0E34D2A5C35F0DBE948E2B0176C4EB3693232430C787D53E30FAC42AB620DA7FEBF807317AFA0FD1EB1764410285B5D70A215D7BECC229095AC0DCEBFC0205CAD203BA5CBF56D17CF3F1C162187542E30CBBE71F37B22277F765BA15869E05EF6EC566BF84F0FDE6415798F2AC3E223565467C5CEFFCA1432564DB7266C40407CD6D110EACB70CCEAFBF673BBA";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "84A067452EC9813A24AD0A50DDCEB3BB3BAA5C84B35A0C75920CA3646E7CDC5C198E5323796196A2FD9050A3A98EA902BA1225E69CA5F75CD871A610D0B49B1BABD8EF7EE6CB05C838EB091ACD31839451A661BD4481B78730DEB28290329410561FF5C9BF0FEE1AA4D3EE40FF865CDC71F31B39890484AE9ED199638616B30E1C05CA677F3140AC2E8547C389754A107668B3A31B27EE5AF1B0D8C96CB94853E8498418E087E6475F412B518E4DD63DCA26ABCC9DDE755A42BBF5D0FC7B02FF176F853A50E73D3AF88E388E3799EB89A7BD9B1EE4BF7142A9089C1030FEBF657D5957B8DB4AE4A8C7F0973E39F1BE7D05B4B071720EDBE2DE4DD75EEC5A19C2";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "D961D18C761F0A0511BE02583AE1B27ECD02054F4A7A268D1654E670710FB19ABA6C373BD0605A8D678C46F826050B03CBA44939E0E76B7CC342F890B2CD8234AAEDD00AD3001402FC39EC1CD97CC1055EBDFC8411F3B104C68E526A5313675E399659104FCBE5FCE573ABED34E3A1AC315FE16F0D18E978F81E567517292D7CA6E323DBB63DEC503E05267BA0373CECCE18E7DCE7C14A3CA00520A8BE5E6DC3CB47EC771FF7BA05E2AAB7717539525341C9BEE0541F74E595B711051B7118B7CEF64191CE9F8BED5C9563505ACF75D29CD36CA80E94298E9C6A50ACAD56CB7E5685F9EA08AFF4E9EB04F3F61861D5A15454C62FB6A0CE2301587D1D0FB1A5F1";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "143F1B7560B9AB560D364C97B255EEB6BF832A609006331368E1552C56386E9B367411050481F4889283F4CA855EF16DEA53F548143D0481C4EAE16CACD6547B2922165494BEB46F6EFF65060E18926DF9B3EF0A117F956BB39DF8831EA421A1B43AAB62FCC03BAACA6576988AF477AED86FC5162F4111A4399B0B22A4FA53ADFA84040043CF4675A20F081F961E3B83F08BC001B4C5FACD0447599A96492BD3F4CE3FD23F548F475C43CB92C08B5FE8205AAB32F3DCFB8BFD93DFEB407968759A053F4FB823B5DAC05E346E8FE94EB02E19BAC4224110A072F234FB0C1F81400142BFBC1EBFB93ED6733591076DC22019DDCC89B0909B0A438D97A94332EEAC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "36EF916ED59B654581649B1CB0E97EFA71479DA825DAFB7C526B0BEE41EB91E252EB648993BEF9096FCE121A93E06C1BCA3E50DB987E93D262684EFC3D4A60D18278E4EE63147441BEA7E0E5DC372C6DC218BDD818743F8C78E05D64D64170A9136282B304862C3093703F44495B105FAE3AB19268C33C995567661E4706F4100FD21353EF8829263B0D6C5BBE51750E8D4FDF7D3DA03B0E652B43E5A4D3411CE17A001FAC467C18511400DF0735A419AD9D45BD0D2C797FC903A3B6DEFE739BAFFCCB3C052D618AA9E4217006F3EC5ACF2DE11F29BBFA8DF8BBF0B06E146B55C1B68598F91AE6C9EC409990D51AD4F6015D1242CC07AC41A0831A4BEAE9CE9F";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "08C42FEF4E73E39787F1269E2060E157B36421870DD00C38C06AD1AD6E59653F914DE0662A719AD9875D612E1DCF0B0E07F226F4B9FFE777E70066FACEF1E2FB5C86982D2D2A96A7DE94D66AD6CD8A591CCB914127BD69B9C638D4A5D4DA063B733DC592B956C0B5F7CB6A19E76A5484785E2DDFA7C1D779A17A4A0B3CF8CFE2ED43EFA238AD4D82F2F2785517F32F88E490D8E953790812A1D43484A45136AEBD8DB3E7EBA134354D657464BC73AAF1D8501610922DDFE24175DAAF1E994EEFEA23907B598586618E735FAB059D69BC027C15A213C09C88E09A88AAACB9BE38712EA68797A7AFF5715DD726C1097C971F6E637839B0C68DD3AB5648CAD348CF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "422CA64A0CDC30582292CEE940561026B8BD93D7F1C158853529621128DD25764DE079EBC1AA4890296152762610F702B00A8221B352556C08C456E02C4EDDDD2DCA85CE8DC97C01B4CDC9BE0E3DB404420335D145A36A7EC7BDB21541365DF9FB209305FE6AC712D51AF4EFD9A4DD96569CF245424526440481A11801CC4C5EFA970335A2FA803C11B4239CC10B39BFB39281685A51B7CDB4F64FF6A05F9F83D6C189B69BBEDE213111C382F2E0BB2DABD66848E08B79872EA24A3DCD770D2203C8586E66A5BCA5A33796BD14AC86CC05E00CD39E614D3763C71F4626372D6DBAC937433307111FD2E20480042A2C57556CFA0604E4F1096043B8DDE27B7D1E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "8DCBE8BE0E83A33379A6642CBD37F957F6D16127F6C0AC0FA5F87FBDB44ABE881EF37F56D3E3DC21A6C01B5893DDB4F8FD1757D52F2FDBD445991E22F7CBBD7BE98D72EE73BB4A9675EF9C5FE35A650D40061B124C2C4E0F9BB0ACC9AB2307812D3F9B35E833B380F6BFEFAEDCD1C681638D9E8334A8690AA74456794B415A3CF3044F8463E49EB967D9F6926F25E3A951DCC62ECA20987E2C79A3ED717E3962C4FA4DC21DCB4EBB46D7CDC4DF5394AF3617A4FF26E9389C743A53F182DC5A583258A8492DB30D84DCACBBD7DBFB94EF4FADC929F0A94F48F2D7EB570CFE9D2B1D7654F3A92BBFE4E85DE73983256D32B2DE53AEAC43D8A9D2C97BCDDF3C1194";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "67BDA12FCD034DE6C931019EDCC1732E7FFC5DC9CD6D15E357EB61B3C37D1E5F7676B08E129BE935A640DA7BCD131AE02AD5FDC916755028D51516D4B95DE0A29E99E2BC1EB65DBB0035304EC3E80A4464D972ED8A13DC53F3DFDC8AADD31CD843918A0F4BA4C6E2578249F277685C764E42B9F8DF4AF2AE4E404FCD09DD146C9C830E343FCB253F0F38A1CE782DBEB7D462F5B8E313D902DA17F3F6585AC067B34C89DD67FEB8BE5B7259A3AAF08208174FDA2B53327DBC9D5A433D866BE670248BA7F8C5BC6051FB4D97142FEBA35581AA5F98F85A7EC863B881CCEB59071A672ABA51BBC5B0E2E744016C6A1AC5EC57E579EAC7EDCCE7CE3E4B9326E1777E";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) 
// ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) 
// ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "F3201321B0E30DC611726FE40F37AEBB21542C021DB7823B0ED71C4113D063BE0D0AFA295F8D1881B289092F923BED21525210925282E0C507F6C646C90A05D3C76ED1F4E68D003E47838E4A800E16B1A92F7EF0E13F3D550C839F923558D4FBC9C01952273C199549BF85AF15D95131BB244E6F2B249CDDC402C1373640F47969BA135E3496857B41AF9D2D058996D7E22313F26ADDDC135F2F8023271BE66C3D1788A550014ABA641F78D9BDBEF0A82F88C789C2AF4ED8927FE4038F155E8943D424116151FAC153037FD489EAACEB82A457FE8F29D358ED29992130C584D9C437CCB9D9304FB4889B1DE0D94E7BD5CB7B6E5A6EC68A4CC0E597DA76AD2F7E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "6FFD2B0D148A74B6C3358BF9CDED5928D746D1EC271B76DA74E1BEE4CCD95850A9E3A8D0AD4DBAAE8BD0E0DE7C405B97EA19FB27A76E001615B5896D6153CFDE13CCBB801A00BA8E0206D64A15DA3D2F3F1D0E7AEB57819EAD5FECD51AFB7865D06D797C69D402E35F08F5777461BA1038CCCB95175E62C3446EEF80AB5ABF95211F011C43DD6A4AA280B35EEC01D5B2CA6359B59217D4C99F1AC32214DDDE48E7472016B1A12A764B25FC9380C14D2563A4EC4D9BB3F33C628BBF70A78A0C31A8105E0A8670E3D2985ABA87DF57C939292F0453F381A167CF72426D653C92DB852991956DA4D8EF9EEA54494A35C4786D2A3E85F339EF5BDE008511727EDE6D";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "69FD197FED0D68AB2EF5DA0392E1D96F43BB047A6F0A763C4721E7ABA651985354822D27531267F790BC003E3CAB13109CDF089D36BEB577749945C8EE090DE6AEE6C00C96B003BBF35510620B157C04CF75EC547ECBC4B2A80A2C3154DFB03F64A342B4642C326C2651FF2174B219E11A939DCCE0D67E98E788184ACFACCBACC453F621790E454946E45001239CC06605A2FC93FAE97C9BB1AC3AEB9CEF5BBE070856624AB586CC8A675387304B26CE137528FA0C977AF1372884645FF3480FB88C3D17714D2F320DBD04B35D52564EC41EA15B6C0446BFD3DB33D6A63A1F2701F64C00614FE3CDA0613F77C328C5D78FB313B5DCEF6EDDEE205B65254CF225";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "F7BE0F17531CE4AC72314ABF227A79CA96DEEF5C83AAFEBE79A5296F2DF1974C2E8FD743453E162151B035FD3E80B0F6F5239155F34577D6C1DECD4328F4D93FAB103490F75EF6A5D62E22086D9342CD0F3DEA24C180A07F7DEA59BE1E5248E2FD6A9F2A06C5D7AC7E9E6B7D5EDCD3C1716A8F32FF766E9E01C0CADAF3A46BCF955AFDD45B1B0DAFC558A6C884866BFA2DB95842C94664ADEDD0C8A323CC6BBF3C3B2054CAE3B303BD9388A98A89CE1FD28208F96F8B5D5889AF5D1F2F343F1A590B84497FF93272DA36B971B7EF90B47CF15158CF0C5DE790A1C690C6F3B896C50707B83966FB7CBD7B48EEFB781FC9203B8FC6827560D96E9C4F406862FBD8";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "8F7AB638141C0F0B4094BEE31095711DF1B4A5B458742189375DAB5E3797C7EC6C5C4BD979FC9B2C23C2FA641A67EDB2702A5B6D4D5E6E678B85343A1A15B023220C91606960313F11E780CD4B603B39DAB2C5364898CA8A643B7C65C517AC7F2D48C8233AF8FD1E49B68A0BB7B15324963AA35E9D24900B1811A68B4FC04497D4FA970128CB521CBAF8F983A6D3ACC53F5DD520572989EDDFE4E1894DB4CA4BF23B685EF368078D8EA9E6433CA21279055B26E09946B5DE1A3CE25D12BEB8108BC5B7DEC8631108CAF8E84C052ECDDEFCF0EC5EA6787C0ABE15AE898FD11E1C8DD0255C287AF92BA99E5E6AD514103471B95C15841B6F6EC80B0FE6DDBE81FA";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "230338F4A1285858FDFF0F86386258770C7244253F19A7F821D2B83BF1C59AE3475724AE2F6E61FC16440F9C2411D2E58D511A47657922043A11E83A612532276A43F29B46D39B3B0F6C8761D484FC6F436E53D4057036AF9AAD12000B3C1B1B31A87AECA44664C213A934ACF9A0D8FBC183256340101489964BA0D64BB85C3DCE6A89704BE28AC204AC27912DD41DC9DC67283F8A7DA330BE7494EF92334B52353B7736AE83765F78EE52769D6D325D1FBC6F15D9D4F2180E425B1B551C2937953C511121EB55E9083CD7E1007F96D1B379B03690BDFA59E53CAD768F124E17525D164A0AEB94807A91E2E3CF43F656AF94543A32F34D94FA46300E346A92A1";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "52EEC344C3C667E16F55564014DCD4D329227E3AE91C58F2BB1295C99A11636CCCDF8D6FD07DEF4A156AAD3CC89C8170E660BE96C4ACDCA6B838C64947C149BB3AEC7C46FD79C96F17B5A04B34AE05950AEADA73101A2A607DB2B59B1BF66683C136DB076D353E44A176F20B2B94EDCF2D31E587859451E47879FA9D14A6EA28AE9FE8C1844B968B6771C828294455772CA12C2DC8CFACF5799685762E054AF939AF8A5E25B830B9AFF8C915B9BB897EC25F5721CBF9EC153986C50A8CC80BBF99A358CB836D56395702C52D58E511075F848E5B986A5CB4ED3D6B78F48C87EB07827D13BEBD75CCE2162B498610E436D38CB9607A9FEF5E93908AE7181CD8CE";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "798A016EC9F0475210BD8527E5CAC61E98E870124623939E2AB32157240279B649070A0D5F3C5549D32D77F09CB25E4BFDD04A63976C11F26E705A6D8A4AB1BC45C5B732DD5D6FD63BA6725146C1D2B65901CA3C4B180148123CB103B784E9B364F699B827474F5C735AFE983EDEBE40FE361CE8A1349DD8636B5DE0273EB03A7E6FC0DF8986F091278378839784EAE7CBFF9056EC308E6BAF54727961467BB01A31131B8E05E3A0D841B51A1B59F029DC52E67FA6910E9DB0BBC96CFC5B2768B065377ED8FDA36B3B8812898BC5EA71F2A1C10B195B43232E31A399AC284F9940879DF241E80D1972F7674E15324FC0F77DB45399D3ED62BB13B340883F7BE9";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "53D7B3DF6AD3B659E6521129D927011D0985BCA783F7737A85AA1E0378EB7F0F1EC8164A2F20C6C2F7D4C4FFB48821FC30DCB42D41A051D539C2C765F27664E8153349DFF72E7D12DC76959E3B2A7E17F6E62CFC0282AAE6B739226076ED6AE592D7349D9DA031DDF6F2264C42EA9D2C5EC0E2B42F961CDD8454D93BF61F303370007DF23A3D7A74034D44A6C45C9C566B57DE038AE9BE4E6F28E550DC9DEC77D654132901879A9AF7F05EC80499CED363299B8BDE93E79492C04EA8F576EC474C6D4A06EE46F67836C1A063B6EBCB3A14E63A05F9D9937F3790C38225AD4A19D9619EAF61ABAE3F1469A41BB2BAFFC8FCFCA1E97E1ABA26E82809B9977A8BCF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "3C2C333D042B89C96049C4E7B41E2D594204F40B8EB4C74D76078E98C24DF1744138E98DE00B2C8F3E5A714E2129B5E36FE377E1D6AAE01EF145DE51BDBD9600D598E5351C59FE253CCFCDA0D3144C2927ACA3552445AFD6B6728CF46369191535B5F7B7844B671A376550C41398813006376CC9791E203A9021A3DF84A08ED10A5F6D302AB187C1A1AA4A242377137C6A2408D168E9AE0EC3AFC54644C9413B9F83E3AFE4B25FDC045EFACF86ADD7234F596F8CBDD879535D66244D6E343AF3B24EF20F36230AF2E4933017158BC887B612DDBA2D191394F34DD82F8BF3B6817432B08D5D1E995D29A7F4C14180B363F4C3A5A07F0772ABF53930D680E46715";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "F282EB89BC5E44846B085FD6251E8ECA6DEC2B0F458BB07A320A8E4CB77A248CD2461087667D51F1981ED88BB7E318305FCB2870EE94062E4AD0F8A451776C23A59D1B6E44DD2E74D736F1114198A43205420B1C98B4205ACE5D6912FB2745D28CA1872DC6ED3259FBAEEF45F06E67E321AE7B5F11612CA57AE5BED6ACE24BCB1632680D6B4506ECF445941C70D09B2E10C827034C7864F4F71FBC6150A47458C3D5791575CF7A1252259E29B2209FA02CD74FA156FCFFB1633465B22275AEE38D66012FF460CBFC422149EF6EA3439DF1A4CBB1B8DD94BF7FEB152723A85D4270B5DFE5A9E6C4B7C2963EFCEC432C5F6D13D410B6A26B1713463B43C4974F20";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "4A617740A25E4BA2C04E4599FB7B4EF7F7F4B2F67EC5AB54901D123676327D6180475FB3E09CB05AE104EEF980C0AA61D2F91E4C44B0C2648556134C000175BF73DC9ACA99AA43FBAF22C552564F978D7F0F3763098D09D3B230AA5A1FE635AC6FCB641A83831D2D5BC92F8EF4B45A587D49D034FB058B11F564434BD5387CC01D1997845183D68CCE7F240D40CEA78A5AD8F4A695A2D1F566D74C7ACA914DF18043B6C638C6BBA6AAF2902B943321292527402C9120899F07089CBAF06F82FF5760982609B22200216487CBAE20B32DB7E18FCEE7EFCE341B36C1639D6F54FF878B945BD47DF7C70A12C144A9C3C44351B36ADEE9808816C1F60DD3994BF47E";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "EAC9A96898E90F66BEF14EA73AF65ED9B39FF56FD90DF3FF22548D49AE7E73D820C49EFF862F0617BE16D4DFE051625696C7855A1DBD69758E5A402F72F92693DD2642910388BAF5C06D8120FA3B387047EF70E01ADC4E90A65A751BEC12F16FCEADE495549DAA7C1EF73234F54726361FEFC54B60949A7571723F6B0E472FE59C4819FFCDA2948B3C691A0B5043F742FDCADBEFB12E998CC521A1CADFDB4091517AFD7AEF14C2E936A7CEBD037EA3A631A49B19B7F1B8F9A000630B11BA061CD7FD1C964A27E9A866DC269834D93A2AFF60B6C01B1C0C5012E98568708A22C8DDBF5A7FF49ECEE420B2C03F541420F8B2FB7C2A28B4CE0EF65996A2AA0B24C8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "68E6D693994C191AC9323913AEA6F1EBB0799C56AA304F3EBCD8FEE2B92EE18F68E7977189A23A5F66C210C9060FF1F2A19860BF82D4226EB70FF7990F605B7FCA35C5589A4D12FCD3AAA7450D2AF658C859B4A7DC893EC935BB3A077C70FF32305F52B41E36EACDA1543A1AEC594A88C5EF7A20D48E0C379395E6B1BF85B22C69F079C80783002A136F09FFC987072E37567F087182D8AA9548DA956BC43FFBE82C836D1D4D1656B048C6E43680E441F269510ABC63926A69043363D49203DA50E58CEF5E5C150A5B04962A46528F62E66AF978FB292230C6F0C27A8557F791F27B5D68E1842533972D251100ECA8831EC63E4BC6F5FE5D1B736994C1587BAA";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "71726E05B287F9972F9069438832F899DCF6B1593B52BBF0D74A20813D54559C62965E70D95E22D7995A691D0A0E50CA1BCA3BFF536CD885493413DBE40223223303F0FFC5E5846FF589C8CD68080ABAD9BB8EB96BAEE992E1D0D3CBD9C2B99D0E8E597DE0DD36E7F83EDD6F3A41BB84FD5E6E6191A90813BE85B1233C573BB5130C847AF0DDAF2BC188B6F78ACAA568B31F69D99DFF1C9BEE2F479B25368E1D4CEE872BB17BD68D404B5CCF14C57B3C78D79A4DFAD364845E423DE212C9A8565B23DF48A186A8B0BC1E527ABD5F4649B738F8E737A3CCF5072668E27455C928EB168EA281C2D8D627784640E69EFBF98437A3D5E274F81EAA0991FB6C46ACAF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "8690790A0D4E923D187C574E5550E65307452E4D6D2024D3523F14961E6170FDB45024041EE24E42E0119A39685DA0EAD0D96EB624783D144AFBC1A7139F2AE3D37196704134273D6779DDF51E38191AAB11EC7D2902194C4F83CACAF2336FD49D2CD5CC60684E8E34C9BA3978A33DA8338E1C1CF3970F572188819393CEB89E179A8C1A5C03BEA3EB9E93789F99465C0F09A41CE56911FE40CA7E8B86C92CAC829B3E2B54D15D31895669AB96CDC1B630A705E28766B9ED578181E98BBB8BA4624F33D3CECBD6864D71B405928496F249ADE6D3EDC13EF4A1BA89AE8B9AE30CA11CFFF12173D332FF4842B16904083693BAF772BDC355FF15A0DC713161256F";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout )) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ( (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  & !\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h330033FF550F550F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \audio_intf|serializer|r_data[18]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[18]~feeder_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[18]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \audio_intf|serializer|r_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "996E0BC19F294024E2D4E56414F1067BF25857C4127512460DE312C3A12B68EED0E8EAA9A6CF1BA2FCB9296DA526071C32A83CDCD575B2A9512F73483206377D4742631DB936A3DCE2CE9779A56ED9D9968D72CE8D40A618FB99B9F88E217CD790D592BE11928D1631C85C2AE7F3E2291CA0F38C8A797E33589664C2CFCDFD56F23B239703998167EC370507D915FC20C0D9C87BB1346C5B1ED2D4607D93579F6C27368C0AF57E3196494CB00171A5135C680AB55C6A867052CEB02AAC4C461335A54CEB20194811370BC4C15F69B3AC1DADEE3DA1373132BA7FC7E766BC52D47CC9AC384F3ACB03FB71353C9AFDF91FB170562423395CA880D449274C19BD2D";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "5720DFA98DB60A3D364989A8580E07484DB4348E155EAE8333FB7E6E7F39373BB4EF77ED49F620D456325F436EA0BE9E5C29D99BF6D256DA43D6607ADCF51A842D0C6579546033D1A65B8FA7F520A6DDD61CE689B34096B0B82CF8492AE04313DFB694CF32AB42151756DF6577B86D174CC0B32E49D074A56284B922FDA0CA032060EB584C376F5BDADBEA7310D10A91B7093D79739371085F4439EA042892D5DF75DC7FD7693F5392791A22BD419F51642EFA5E03A87E92F4F11BF4C3DC9D68292E6D9673AECCB128E683F91C9A76ECF1C882B3DD870261ECFA09FA4BEDCBF523812F334B7882F3F5E742CE1AEBEFEDF62B4331ED354477D0694B054818EEC9";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "8A5DC1A68B9AE8F8C4325C3A79C64340777BF66A2691ECC6DF249931F9CD1310D4B1665A1607347C84BE78E059530B353E7F38610A1F67ECCBFE1C29C0A13A897F25650E5077B78DFB56EBF658AAAE56A21CAD038845F38D18A109ABD0190DF02D53F58E936D7AAE58E2C33B058624E126E9D3AB56B23C6A0FD6B78A8C4B95FDAFCC3BC0FFEE29765E677EB0EA594ECA18C0F8F7ED3DA71A8B20AE2982E48B275D12EBCF5DDBC7DD57F2B0939A5CE672C559A31F64E8F1ACDB213D53FD4A70B9ADC7FF82B838CF44BDC2795541751C41F77B0C435EA1CB8F17FC15B23A47E3D76B0F286BE9309E8B25C6468AEB8709915B7F87C5FFE930C5D106B80EA503CD39";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "05C858E067DFAEB94313E57ECDDC9EE578A65930A5FFB9035FEB98B55EBBD8EDF8265AA60072D03B71A712F22AE6E379DABF3EE0916FE10ED28B9F5BE2401E6BCD8A18AA83D516F2445495AF385FE9D849F9E3AEA2F60B6E7D10A284B645E32EBE14CED79D272B403F3EEF71336FADDC63F08E623196295F477A4DECDDC324713F2969CD783BB867F2BFC1C3D28EF736DBCDF6BE8D5076703C587359A26EE918CC05E43EA684E0AD7AC214A86B20A0D0D929EB88AF356949486C7A840A9C9DE792B1825405C7EEDCB37539391BB24257EAD9BD03B5B77F1B66833C38B4F54FF37000A70FCC89FB0D263A4A860A5694445C21B1A99687F8E3182B94697B5B5B56";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "29D333441330EA4A8662E913932D985732AD2F5C30FB5804618C4633090CE848DF4208821CB7EFC7A6F78AE956E06E774EB905B693514DFE5D7AE5B7A570B0C15D67449EA9623C3C8B1A5E00F494CBDF2E389151CC200D119BC56C21243DE635CA437AC50659AE73F9E97804EFC467CD5AD1C127792F9826345DD00F9364850BA34AA254A1368DB2ED11C2102C8D5681892111721513A59359707779D7D221A9B5303B7ADB20977A9F0D9370982655B25A9978BF4C18C01D033B9D8DE3C7FCD5248701BF87BF1C5FB6ACF91552D70BB4C298B69BB94581307FC37EEE58CCFAA2936AB8CB504A419D9368135E1341C0C480E68EE9CD010D09C6C75F195E366582";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "5FFB87999092C0A06AA42A67EDE0DB55F1481392338DFDC9106427E3B3ED9C789678B044DA04569C5C03A0C9819FBD607FDE74F927F622D18843DF350F6D96E2AE6ED2FFDE3E92087CB0BB4878578C0568E209BD3D4FF88871A69355B6FF009E63AFCF9764D5AB474CD554953A0EA2BDAE474DEA30D4E5432FAF1812BA1AF93FC3DF4994E39B9454A51C9F778F2E5A32154FD9491D27258AF5AF0B5D654A19A711535C6F29376CC375D320AE74B48B95BFF715CD22C93FA832F4D9640641D167A749BAADF2F7A509FD9BC14D99B1B9D44F9927C9068AADAEDACB0782F61D0B3A78062C38CCEE924B1D629E0E7542CD6C249E8731C0A8CEEC99EF1B3C6912563D";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "43026F887156DB41FF4F32CD8D082396CEE0D4380EBAB6E64C31533289DB56A6543A67A0056004D023B13742B09F3D25A6DC3C0B41C9C0237CE396D544731B4E9C1304DB4A3BA129EBEC799D491EE2416C63D4C4DDE3C8F81AC179060EA3E16B286F5E4FEC7AAA605CB50F08DF87E3BD591542765CA51C72DB5CE45FCCA5746FA388504FD5D9C847499468C5D6AFE50B4E38DC61FCA5B4C3D85595B1E87FAE7F2E8CD6389D1CE1926C1FB97A6B5C826A3CBB011E57AD287E6CC8C2BF9F1B9601EC2634713CAD8D28C762F3A4F53674500547472CAA1A9EB317C4F55D588A917B5678B43560AC368419A295E3D838A6CE950AA318DF06DA8003E98D0CC8F68C96";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "7D1DD827FEDDB50D0AEC8F248F24AA3E8B1EECBCCD11BEBA9A5FB68A04BD0B0529C6D6E96865DC18BC5E833A9C33F5D5CAE2A2D8291EDDF5C193EAD402D84AD99B72FD9FF2AD0F2ED8DB5B839C95026C21E4674211FF7A4D89002762ADC7EE9ABA3D6ABA4BEFA7C195A5B5E0FB71D8F226E8372095CFFAF00D248F98E0FEA8EDC0BBC57BE6EA93E072F7E02A0AA30914F01DE9013526FB3396F9FAEE7D5432E8B9DCBDE4107AC85B8F5A29C7E17302E72C09E9CFCB55C377498F1E231F44F4260CBA99D10BA90263CB2A763CA35423694A71E58B9241C0B0A98D9A9A5DA375C8F9B49ECC866C3F7C68F93E2C5DC09A219C8F273ECB911D7153F3E12DB316EE81";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "6457ADE1D35ECFE941BB3E7BF2C0D93AD136769BCF6715915161A9B77BE6CA3E1DCEAE943ED91624AAC867DCF02477C5AE44CC240335371B7A1B181080A0BFBB2F2513B5DEBC03115120D20F71D0E4786CF72FEEAADF7ACC66736F90DF6AA3CD8D968151E06291EF09CF1572A4B0E1411A99491704A05B0D2B587EA3FD28D0610F0CDE7914F0D30B3A82E96F2DCBEE1199052048CFF96BF6CF304031601DB8D22057B6ACF2F24CE06CE57FC370EBC9DAAAD74C7F738B527E1652BB24733108F34BCA7685AF3BBE1882F305F81D8B657F80B1BCA3378968F53D63DD7B3C5A3A3DB561E1B8A3239A5CCF825DEC54DB82996D6F2C19162B712059AA8CACA2E06F85";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "D2BD3D8C363A2F580F43EDFEA56749C752BA747F9E322FF17C1A4F29A6D52C5E07E0BAC39EA9744DEAB2028C5928E6E92DC7787FFCA2DA644E709A99C4A0EF8560E110F53F7EBDBBDB7E10E96434A952DD0EFA7E0772437B0A846BFFB9D602C96CEED55524DD84CE7B7C8351B439BDAF20FA3CF4888E45116B5500EB1B3E83E63045D89CDB84851C0F54BD016F544B5835AD6EC9232A1AF996FF068ACE3216275A02A40F4D9D4CDCB00D7D1527161E9FEE8D96A1F3FE6C168FBE6E4D131AC7BFB6B5F2ED785F694A9B759C2279DD22C9051CFD0EED7BD8F2D8F085827652EA57FE9126E2EEE729E5FC7B21BEE52CF0EB42DB9237CC3CD00D3E8ECD30A4D255F5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "A51522F8AFD842CD10F28A1F6AAA252F991151E40204C60C4426372BD7527277964479F99758C6C1E27AB08A63D91731297881126A5F937A7FC0F0FD2ABD21D8C03D0A4BB394528FD20BDBD393851F65D422C383E483F84651D3FC898817AFF566E7E5EE7782CABB55CC731031E317E2A5C8E64CD21118C878D9A582685BF66A2C9BA8D306F84864B3F02073A9D9EBF97DEFF7FB151EA2B0B16D17CEC1D3CBC61D0CDFA80C66E93D2889E7B13A4045032F161E85E6E77390B390E7F8E20B6B3DAB2DFCB5CECAA0843AFA9558C2B18EB3CFBC8FD00A2E95AE3A63F7D493208F75E6C99C23320DD18A2157D87E87A031B58E04757331F5E1DFB726059DF29D28CD";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "DEA497B259185744563129B6F477A9A87D10C14024CFC9F98695ECCA51752799C6F5C6DB96BD5474FAF1030EE127596ABBFABAA2149B1D989D0FB595A7968615481A667667DE3C0A583D568665080D6961F59C33DE6A8BB23C0361106C21E97C24BC38071548CA9DC07686004C7726F79C4670F422F20A536559B9FF8167FA1AFA2376047B5FF92DA4A9BD77D5C0DC58FB0F4EF877CE9DFBB6B133269D72C17555177AC6BB50B34C775B56BF4D0DD2C616B6CC9FEBF90489BFB91BBF34069845716CFCA497EB0CF7AE66C950C4721F0920ECF64F909822FB3F370CAA7534FAD3421BD66FCD5FED49188E5D938126B385FC916E32C6A0AE6377BC7786CED5EA43";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "EAA0FE5ABDCFE4CD3E7608EBF7F727F67872B3AD9DEC3107FAB9967BCF4982199AEB5E6815A4FC70A0CE3BB08D3CA611631E4B0D4FC3E52369B42320EF4303D301AE3F21AD512C4A237E6DF8161E1CBDECD931AB277EAC181EF54A901D9149273E001EBAAEAAF41539F82ABF42330E5BAFF90BDB259F35444BF46A2B97F3E99CBDCA693CA990C8BDE2C76C5C4A796E33B67EB7CC6B1AC23EDB85B4E16DF2A52218D24E0CF9CD25F5D69AD5D261E77645EEFA0E0E785E966DBD269FDB2290BCE80CBFBE6F367F776D6DA080645B3D4EA824D65C6EAF29AD8890FEA826386B58B9CAB9DAAAAB192FDBE2661B8291722E09852CB0B633D315AC17267E7916692A1E";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "29AB7FBDD769EE15D504A620E4483B60A6E48BCA7E5B5D04D5AAF25BFA30DDD25584CCB0FB3FEDC313E182F4E88313992D72B751C9EA5422817A9AB0562B0AFC321139EAD0380ED3CC6D7B7711F31BD5302C513E40F632F484CDC91050433D75D8EBF2A8D27BCDCB5BEE42A56CE2D5E832281E0F6CC2118C463FFC4B86072DE6791EDF11FEC462B31A809FCAD4D8F3830C09A9019431CC0D2FBF1360040CF701C55BB59358DE2283BAA9D26FCAACD3A029B6F96499E9C3B3FBC9331B16B33575C36A9337065575A1F9A9018F16A6E9705A28ADC20D02290478CE6BA2E35C91E0EB0DFB84BED446ABC539D9A24C03005D78D570536782E1FB0882E1F7D11C4F14";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "4420B7E3D77283B95FDC912A134302869C5216F4E661FEA643189BB176281CA70F21B4BB7669852597B853D1B2998888CD7519F45FD5302357194D2581EA89D78289F38A883DA419E46EDE47BE86FE1AEC6818AC741FA9C7794AAC86BFDC8CBAC19BF3694FE29BA55BF9143D780F27A5DC65083FCBE0E5100922B5AB1E7748AA59C63E42C9DACC4E1F11A7EB663DADE1AA3585287BAABA28F7A6B9376444EF166B1BBBEF91F3F8D3F193282571D196D8B47053F0BB2733EB9D0779F5B3DD25E284E961A164CEE73BE60727765929382D722C476074F79FB5E9F217702780563226B1D8A9A2C5BA5BA314E36E57046939C71F1A237C934AB896621EC87A95E5ED";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FBB72C0328EDDF3BAD0505385D272F2D9C73B1D3C71C3BFDB8BF448BFE8FE2EB679D078E7F414DA9CC28401370B649270C9937E3EAE141129EAE3EABE33995F0DD8388F35A37D4CF65819585EDB708D99C464BC86EACBC444903A98DCDF7893554F3674C29267761682D0A7749375F31838196F5D0BCE045EC6BB8A73C79D02FB1209D2FE86A6E33897CC3652570617B898143B1637F4378BC70079791D88B85FB514E6EF944F45CED2856885B05B8A06C694EC2E0AF9C046F976E7D0C3D55D51FB0742F49C6CAE84D2E6DD14774C9A919EFE1029B2F2BD0637746E786BFC93C50691B19E8A9AE6B2722BA98F56083AA6203F7EB447F2A852A5865188B25A7DE";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N54
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) 
// ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) 
// ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ))))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "6ED9D3BEDBEFC45F6E911655BAF155A6365BFF09F7BDB37FE32DF8C594D60E123E34CC7EDD0EFD2A97F0475EF4E934D29543312788C3C38762D3F1095A15BFB7A0013B135077F5E38A6AED320D98A80B9633C81B1D9AA9E998AA1CF5936966B671AC74C2D0447094BE8A7DE1B26C0F48EE668CE705EAC7AE8D42589DB818101E0344074964890DA1F4A7A74C592111BCAE8C1DACA403ED19D25D89AA9AEEBDFBA4466BAE1146FDD85B8CBBA558E833E6F9DAC3B25C7EEFFFFFC5FD42857136D193EA1B27AD801916CC89D5A9E191058029FF29D3BAA3E6EBC801EF9F8C8A2126D6202726A153BA2105D825D285408F8D5E526F37EDF3BB2CCBB7921AD543A075";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "1CB1A09DC6ED5477EBCAAAA6C25203973F5BF68ECF00D0232194C61FEC18E3616BC2062B73C4CAEBB9E41CC83DA9B6284B2483599571477E8A815CAB78FFDD3F55064A98E4A592B9BB5EAB2080FBBC60EF96038922A95F0612DCCB4AFF5D78F901F89294CC73912F3C2F33A0F812BBCC5854915F7D0EDF8F144C5A006EA51340767014F62F08A9FF98758219AECF25BB0F5C3318C5C36DC33F336BE7D3FAE69DF5B4394C0214EE8981B53EA1EA4830B870FEBB4ED1831048AE631DD8D14532C2983F44B31C7F5E027B72A5DE683376001BC7A555D03B701DB345D57BD27685CEAA8CE4FDF933F24360EDB02586B1A28A578E4AE12B4B2C654DA9D464E19472AE";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "1933A23382BEAC08455BB9FFB2911446517AB7B3E4773543A48BD175E5021B931A3E94C6F1B1485265B598620C80652C0972A19D10EFE112B16D050F76CB9A61A3425D43F4882D17A59C8DF35BAEEED39505935CA284D175D943E3449BB4AE109C3F68160F5EA64FCEBF2754F9F4EF3D47411280614CCBDC9467DDE8610871F89759FA2A1577B6B84F9F7A803CA915E108461D387DDBB74E79A8FDC9E625B60115A0CB1EA4C417546112BE95CCF625909C8F1540446E6E9F483CC1057192CEDE1DAAAC9517C3A71231DFC3E87FEC760D64149C020586234BBF8B927FD74B8E98F7D4C22B98A255145D545316A04A2A744EEE87C3C126ABB43A6FB3382108038B";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "04A5DA24377E3D4E2AB4D39E33E4675024BB72839DD90DD9A8630BE929D94D80BBD6FDE83B7769E213D07EF5D1B9B67A2393ED1CEB59E26FFA52B0B0E00A90DCA0313BC74EAEDD515BD4E52E6847F83075D8358C2F054AFA8347ECCFF2EC20014CE03FD332D3EC7DFE82CA11803360C76C06463FB1D0315974555084B375B8973832A731D516EA37EBB0BD20CA4B9F5A10F1577FB8F6C8B8C3D429517F8352B452870FC58C253815D1865DC0AAD82E42D3B04B68D78DA498C27DE3C545F392CD475850FA55C26183E470ECDE5B218FB396B795F8932ABA7A4EDBFBFED7E5B378A1F6FBDAD69B91D7EC763F91E19F66E7EDF73F01207F189DB22681F2BE273F88";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "DCC312FBAFD5918943C8E5913E874A564081D461313FE38CAA079332ABE1149F7C13E461F08E8B7E1C08A274A45C4EEC65F00F8A09045A8B2E0A13F0F16E7FE8D43898DD3997C1EF821E9126B0C7AC05624EC32B14FF546B8B0E98C228C595B0DD12915EFE915CE90E9A361A6971D81EC6FF13B984C232FA281645E1367613B2E145249252DBC1A813DED1B2DED611FF6428787B97C483F310F37B8703468F0EC671FB854E19CF2EDAC4B9C8A8BED4BED6CE96E0250F159CF4F092A2F6C4D44A0413187F49B96B403F58F8508A88D402B58EE8B9F74F09BA28C956A5A3450C06E06EFF63EC127069816BB1DAF4E5F176233EA59F59DC5361BD6EB5B3AA48F6B9";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "FD9303437024F04E4B123BD872AC70ADF480DCFD35B854DF30A5AC9194255A4E0A3855E1A22283ED5460B31550F561EAEDA387BEAC37E9B87C1E2E6CFECF56691C2573CCE4C6D6FDBE734EA8A0AF69C6E063BD9DD8E6C3A8AD40507491391B4D7EBD1E186C87A6EE22FE8EDBEF67C94843985464BC7C896CFEA7F0D075F544333A5529E86C654E40FF30DE7D7CC2EB1E0957DBF44A260E33CD8D2F89238126C4D608B9EA88E5B12D311BC53240033F2CD23CB7977DF7EB2BE9058CBF30741DEE663656F6D46D0FBC3A0A4F166ED0C6B11DBB78AEE12029A04DAABF8783557BCC030BF2801970C96DE215598E1436B103C129B7008ED77757E227F0B34C0A3B15";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "942026F118AA679AA214E61C6EF5E8A7E39EE69F5919552173FC7AB0988E685DFB9733908D087AC900B166EA1FBDA7EF1D78A802116E51C77EBEA260488F52EFEB816556E45D0A71EAD0DD296865314C866C3DE6408432CBB63B77877A024C0239FC919C93D5DE4B81B9A040E66B2A28D4FE452E0E0E6BE1E8ED6E5D7DAF42F7049750381FBF5AC9E0E6E26892606421AA0494964591154E55E86D55E32B74E5CF22FC488CEBC43EEAFF44257183C94271D9BF251145B9156BB268385C0EF8539420FF8B53EDAF34887340343B3F74C965749529122284994D0FDBED36EA653B907ED54DBEB2FF1092A16136D3E7102A8CCBCC189845D9C813BB8C5F97CA6D92";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "58A9E15FC422EA07812C7693826B222C60143B5DF9E034C6B336F0FAB8EC2FDACB509BF63924AB4BD3AB8345220EEE574B702B84F0739C0F777FDB97B6D61992CC93FC69E1C603709C79DCA437D70DDE551062C9A529930009CD4B0C44477E1A3D00DC63FC14FF0AC4506B3D0758D6C30039B3C4FE49377212046C3AA8CDD21DDB57B02067FA9D7C3207ACA87C4A04D63D14713EA376FDDEE005260D098F28CFFD66D9F6573BBF381670A3075B60B9FB04B115447A7C1A8FAB4605D01F71E6CCA7CD9424910A777E5A64156941DDD7ED98EEC0A06BD6E505F3214B14780CDD7723040CFE8FEDB951B468B2E75C554C8476FB3020445E9CA65770DEF00581B3D3";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "EE1F80FB79090769D9E2DC202762112C4D08E59D77E5772B5234E6657C6E842511707854F55ACDE1565F76943083851EBC8B5EF35BB0AFD81D5582A331501B25907054D7300CB32B06A07CA6010307867FFF9E0B20AE4ECCA2CC97901A2AF15499D6D4182261DAB60FE2D413CA29DE300C1F260CFEB4A70448F41EBC6E42EAB566F433A6C9FA6EAC47B1E6283D7A9816B676B69854E17B1906E94F8A4D80D2633C01201EFE0960B36D76FA32A3D8DCFB1C9B693E6DDAE66B96B4AEFA57FC67BF5E51DD2327A65735EDFC31A9B52B5C95ED06E3A475B3E5DD70BBA989FDDAA1D383BA652D4E699AAE028778227CC9D9309038CFCB00906B00AB5CAA78C02D9EB7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "C49F78FB02F328F4A9DC012C5E2DD072E097D48F8919812B8A3A26808E1AD56B8F7A3B42CD417AA5F28425B0C799E8732A0325A089BA55C71B5E24A7418466A70D1160D53529F996A33653B53AA8589F48CA591373C4C1BF9EC7EA0D6573514B1BD69ADCFAC844FDD0C2167B120E09B05A2B779363A9433C39BFD4FF57870D895BDE833F534CC16F377AF14364993CD0D6FB189649E5EC7EDAAD6A73831CE18B649947478DD825B3ECFA58DBBCB84E698FF494273727203EDB69AC0E329AB0A44E4A3E7514620676ED0463935AB17CD15EE102B3689E64265E021AA6AD775704901E1026083E07AE1ADD2A4024B22765B74734F57F1210C3E7D6009F2CEC9292";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "F4A10CD17462F2AB85F0FD9796598C12502EFDC495BB256649478EAF1E207606ABD3D17449C9B25CA5CA10BFC02ED9523440CD43E68C4510E7A31BD7B7179F7BB9629D3944A35F0C0B5AB79BC61DD682E6858FC618760522D48937B793E11B424336E83AFD8B82A9199CEF69F7EA586023B330BC486BDE9B9D8B588571833157C7F1B9CF9C09968F8058D057A3250A154B887642D364BC5D29B4CBC43C896AE62B88D86469280CE4E4FEA6ACB7C0A8E2054831943A425D43159487DDB7F4E35C3699F52293CAEA63D948F8DD637527518E56E9E946657DDF09B229B22746173C74ED610A99ED57A5602CD1AF7232B42B9B2BE514E97BE350633F032BC088747F";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "8C999BD76393239AA21EF220AA2A43B752808E8737B834E60A16CAB3C5AFD76626F680AE5B1F0FDDD9F0568FB7FAE968796D8EA1A40A1E7B12F25BBCE4C451701D8AA70414DCE1092C42450E6B010830A748F581C1362B86B1973EF57A572540262DA8FFBC96311E1D81FA42006528EBFD68878AB8BB6DB6615C250FAEC29F8ACE9968AB6BB0E56C4F5026FF718E022BB8F6793885117B84B96F47FB1EEA5AB1B732E8993A5ECE80F10666663F69F7B4B87CFCC5C5AE5C5986386C6396DECE299734FA93BA1EC5CE9F3CE98BD27601D9AFE31385265EEE90A0F8546F04E0F7D6008111913B02D72C02A8085029A9C0C71F8D5ADB2AFA6F3D9CF6E644DF441325";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "6BAEC75534AF4938C3E112E2DE14CD7F01F05989317A71602D83E33050D35603293444D003CFD8C2A900F601735C938477F33143BDD39E91338297E5E3A2C163A87FC55EA3B71F2E03C969FC31578C42A0817D4CB5F80B9C5881E679C2D08E54111A387614F1B4F17F33DCEC6A6BD1B87B562806741E7E3DA445AF4B80D1A08001F68C9F72CC7A2E431CCEF41CEFD6B9199B20E00E04261680A4956177B435AB752AE462598A16241942097F67D2FA95A23D7ED0A8226D9239DA82DB240223EE092116FABC2261F1229B52A59A6DA6BE5EE357C9F4CBDF9B80878981E411033EE179F412CDC8435C05391D892B203B19364F86AA35967A702F5F20C1C9B6AC73";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "BF3BDC7056D73F98546C2473A14C889A480930C037898DCF7E1FCC727B2D76A461E1EACB03AF769BC97A194A8223608732C279A3A515EA4E2510E8AA0F362D008A788A14F701960D54C95EB7C6EF1D54A30CBE761C213000F6AE9A239F05C25AFDC3CF20121C03CA125B1365B2CF3D54CDDA084C2B6B47B1687CCA600A936AD7D983CE5920733A00D2629E6D48AE26247FF1BA3703CC6F92C39FF7894CAEA94B60CCEC8ECD4178C18C3F4309D54DA73C1110E06475C1EAA9E06FB15C70DC4304007DB5EB6FFF043F9917FFAFDC62C40C5FB4B7F1388992B64188F52AEFA87F8F66E0FF36E75651446D1692AD4B1B6E1922950BCF7F2F9F1074E7B5A8CFF09DBF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "57A60231C98B1C68EBC33B9AD99C022CE01624A858BFB2B10D3D4631048777A57FC1603A880653C3C166631B72D685D7825826C847120E2C195AA129718C7F697B59F10132C73FDE5FE18E78C491EF471FD74DEB4ABFF20DEBAD4363A4EA3596246494DB5102F83847AF698F89FDF8CCF2BCC19ACF0E0E503A833F1E926AD149944173797B69F62832F585989586BB066C6B31CA5CC2DB0A34360B20100D726E731260DDFEDBEBA12D91DE0869F02CE2457402E4FB25ED109DBCC0CE6E95531C602D22B9DDCEF62BB383719F39763ADE94CDAA918B95A85A3BCED8764C44404BEF768330D86FCA12AEB18BC6046D975E69282071E0D774798DA5548F31224A25";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "DC3AB1F356CE5713EB5A6A0FF6965A64F8B47926FCC9EB07A94C0DEA9621D901EAAB69C31E61BC3BD48E4A76DEC2C852D3E07BB29C511470348D19186A07CDFCE7BE25516D2D824C4787F06192480674B7FA16BC57EFF85FF88918FFF1D3DBE8AF598BA2267DF48BF0D37E76354B4C01670EF2BFF0BB23A526C1792743C387308D6B2B8A8E65CF80226B17F9B7F9B1425B95F5A14C2313515FF23D9D712117A6543818A58CFCC20E2866EBC37E032E9C5BB22E6114DA789B770E22E045B1E635666D05A41D29383D4651FEB61D64B2E6CD2EFF4226B882A7CF95F2441517350E82C34807C056BCDA15384ABF0C6C7BFACE742ED70A1D3086AF7AE85B5C65A29D";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) 
// ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ) ) )

	.dataa(gnd),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N39
cyclonev_lcell_comb \audio_intf|serializer|r_data[17]~feeder (
// Equation(s):
// \audio_intf|serializer|r_data[17]~feeder_combout  = \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout 

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data[17]~feeder .extended_lut = "off";
defparam \audio_intf|serializer|r_data[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \audio_intf|serializer|r_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "324EB19884A11E9A003A3C1586DA5B28E7A0D5426F99884168009FDBB572B5E4F88A735C74FA384F4192B277727EC70C80F17D3B3AE672009ED8B2605617574CABD8E821DB138383862F358DD566C8C125AE3D7E2D8196F1C395940E8C4A7C9B821750EC39C61FC1F18D5C48366EF54A9757CBD2649163F5DEFD6B1011C21D43B95E95EAF89127F3EE7F3FA8258E437DCFFBB92239920C842B75D09F3718512441366EE5F27F01F891CE6A4A486A56C88663E48A837FDF3A7D693A4247A22A2E70BAC97B843740B8A172224178CD32DF7658487E7C9A68963A72744A6D4C8D020E1256E61BCCED404A5644EE864B4A48A7C8AE163F2127238C7068489E9E8A91";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "099E7269C1D7821CE62D796374BB2A406DA5D7F1284D4AEB27CF76E575FDD7965AF0F52575ED13C108B140573B15ED0959C4A5BC2C845DE715784B5379CD1F6CC60ADF3B5A644F5C9D2C49CCEF3413E29244CE9D85F21F09FF35CC53D0A458BC52C722F68AF8FEDC76312BBB520F7F96D3A46D1781B484F2EDF494FFFFDEC5366EC250FC6E9303CF3881D9A825EE1931197F74D1D45068ED07EC54E90B969B21C53FEAB14F7850B603F8FC79F57B0F03A54D0B0BDAFCE4424607C84D2B0F9B14BF9F20B71DE38FA3A1B91BA1F1C3EC565B10283B0BFA71360E200635ED6AB15B8EDD896E746CB6D92B321B998ED6A955625FA49148D5EC08FB69D2763B4F4EE5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "E0197194861586ED0296798857555870A5824422C832D0E3ECFF067E832008C2ED9BDDCD0E2ACFAFD88B2D1B31AFC0920C4514872317809A9A511E963604332F597CB76BB7A0529B9EB4976FFAB34A3679A1364DF539264C10A1FFE34EE837B17438A41E10A707E5187B8AE39B64E7506F54086EB27AEBB38A0DB2870F3E2BA945639ACB312ACE1A07B34C747480D58C83EDF5F27D286A3C7094DA5078651F6351A3147A9E0F8C5359A02C7B463A285720598EB3B926FEAF0CE2EB075DDFC46CF4286646D6A8C37C6D3B253EA788E73646BD38801B20E36F56BF4A75B0F79E3FD1A08BB66A9E7C2346EC10DA81FC1CBB12470DEA54C64D5757A73DCC93A566DD";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "68AA33EDA0BB2CF47110419E279376772009E602B5CD7EFBFD720FA3667985B540CD1FC0179091A766387C5865DBA8B8A96DF692FEC3271CC5134E92E5486F4A737AD3C43806085644E016043F3C2D834E6575FAF6879DEF66AAB3E81820D1A78B3EF04E4D97C5633CC8572138C952B88F11155D4C13E4066549B35D5CD738FD87E6D90A98477B23B26586E9CF817A3BEFCA66D7B2D0138C324AEEA426A8FD8CB599072258E89433574B2CB786DF3A9F6DA34788AD3CF226738E8680F62666917911A3CAB12B2A1E98F39C652C426CC68B93C1A0B4B64C8B45C37E24563B79C51A49D8EB1B3B4335DFBA82B080E8C09EA96DB037F77C6675BDC7CA0BA18B47D9";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "8B0941A9CD9519734565BC79081A52579F79F784B555E9C3E06C1C7D95B006A85092889049D0558479AA44A2B6EDC01FCD71EE9E5CFAE0349039C10390E91F9798B924955D61BC4200A15EF8A1EE25575E88822DF11EE7538B9C3E514C1085A369E32C679A625348D3A7A36D09F12D65B1F7F568222D37FD972499ECA4387C9D1533F1591002B7CEFCAE77DADEE3488B6BF07FB8060D931A9047B2F0AECBA8667A784E9424898D1F6A55B6CBBBE1B00F07AC42E95B75F9E38106232987CF7A6F6DDD0BFFD21746B4E296FDC633E29DA9D57351BB104B45BB6549E8A3BCF2723C289985F901F1F45C8C87616F2C5000D100AC4DC2E4B9A7A12DAA3E0975E47B8C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "81FCC7B5190D2F84387E07787694F75BFDE2B57E564D52BCE903534080B0238ACCD08C6B55C62403C54122881DA73B3FD6E9BF828889D58D5579E3084D76F0F7E4D3B154BF5DE04A513660A54563EB716741BDB8E407D9CAA2D68218119FC9270B8E2CBDD6D15AA58D7206381C6125E7139AFA818B94865DB4D86ED0F9E8722D87D59420A73D2AA5AD4080AA7C1DDA9EFC1127DF7801D19DE21563A7DCEE0E062722E2A4EA0884990DE28B81C61D7A48D5F86C2228E47621F079C24C32548E72C2C4D98CC4A6F0806CF67F9D53888DC98019CB51E478A6D3A156C8E75ECC57C76B1E0DA4A7E37ACCF273B12F7AA5901C5D192CBFB30B656CC86D3C64008FFDCC";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "3AB39E2D093297C7073C14B91F30E7A5C5CA4FCAEA62CC16C55C77C0E32E2EECE159044F865C52EDB920E4881004D307FDA2E8FBE0C22956959D26D2DFBD05C97782234BCAED493D44C94B4914ACEC6B3DF3C999156CE56DD609C28BAAE7150E4C3DA69D23E5110DD4FFDEC657C635C18427B7B58AA94110A41C0B3AF3B318881B1080A8386ABBA99280F9A83D2331BF23BCE5E0886A333E8230307D967EFDBDDDEB215552708D668E6799AEC0B292580C09A418ED46D76C1E248E9B1CEF7D765045B58935242443114F56AF17B6A8346D6C0E1428984B2EAB921BE564BC4F21AC4481AAEE6BE92C4CF6DC6C0F314C7FC577A8C2F8F77B5DDAC65E1AD99923A0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "C8A7CDC0BCE8723DB3458EE11033A5A10B73F793BA7A81BF2D412BFD113409F2C60CBE795F5196C245C9CCF1AC81D86CD3EB1CAE423D81F664E36524072B72C6610DEB0FE1CB97238343CE40E6772B624CD2B51359CC513311D309503498D8400489111ECA001D93EA6DD7DA13CF789BE49BDA6F78A72AA0BD68D8F976BC970F66644DAAB9AF647B50549F5CDFAE9B93C30BB592AE9F39B7B58A3091FA65E94C94D31A4E9E27B16F4C044CB0E13E2260F7E678D4E2E4EAE6C8D1A680AE9BEB1AF1161046C2B7369FD1B9DA54DF8CF1E30341AA1B61531EE3753E076DAAA59C28EB987250E14AF190F103337BF734B257F0DAC49EB7D175286741BEFEDD892D0B";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "C694C5F026E28C0CD160564F30580DAEC9ABED7B59CFDE60F6F5F9D96CDD2F474A28AFA49BCF192F0788E48A2634D412BA5AD5F985D8528803AA877B555C106CC831CB4935AE1F183F06EB7129457808E400D4DCBC4727EF9594DD77B6F8DCB042AED382D99C2E6347093FD1981F0385CBDEA85B6F9ED44B7B7D1A4DF030A17BDB3FDC89CFA2DF9FCF582BFD51DAACEC510F47C5A8B8BAB227A161923B8307F9B313739FC2767C42D8BB200E7A3F2EF8CF0D48CBDF347E8908D579846CC288D608B0CB60025DF4F726C7320B8B233E0FF959106A2138242BD082D868A0C62089259DFEB23F8EF73D5EEC31E787F2BBE8A3B48B604607BCDE90FC64DA38ECD9A8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0F6DF81207B4FE1D1F19A1EC455A9E3916879CE73643FE7509E8DCCAEB1B2BA257E7B9CD4EEA02DC088B52EB7BB1787638FFF9A76F782F23D0FC9AC2DD84AE83579EBEEA3FCA0379B153C9647BDA6262D67A996D08DF0A0E783A62156E77B36342E842791926EA396238FBA98972F64A24E8DBBE45D93181738358DCBFC16F7EDD8DA9ACF35DF8BE24FC6DCE945C5A80CF2E3E6F04FDE169477CB2DABFD80C392A303D9B14DBACCC314A00D873AA628EB1DB829FF24B80BB3C8261E049E860F6EE32B419AC243F4B044B2BD0B3A7A9EDEDBE330B427F02830B2D719C85D18DBD6B343F5224DEF0426774899B715DF298A9CE74249915A68D95475EAE1513C9B5";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "26C92D38ED5BD27B2151454B8D7D1262CE84D149723679D3543C9022041B229060E1703F872934644921467C0B7ACA3AB6C7AC63350BFEA79A3568CF547B8C593D7324AF49875D50D17D47CAEA62AB63FE566FE3BD6E91551325C50C7131D565C5510DF0A5EE07B70607ABDF3BCB5B5604777BE5638A7F8EE7288D741EBA1C690B1CF078CACF8EB8BBC796E7451A774500EC0B9C5A09D8055E5498808ABAABCB7F714318C5A79EBE5261F98DFBDE3C00E0E778BBD0CEB6D88CB7FD4D3EBDD914BA555AE308565E1E41EB4D35FBE9394D81031A4D4A741428FEC2EE375902994BEEE29ADFD1396D0C0822490611292E4F4EB89BDB95811CF4E2313A7E6DEF3ADB";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "29E36CF9FE6633898A4130259299FC6FE8764B7C9FF3AAD26332510C24C37415E0B14ECE27B27A39043B5B56A1FED2F18F0C276FCEA321C5CD8AF935165136DA16EDCE21C8F9CAB9A5C81C70902EF134379B4FA7E2A7310582CE27D704AAD2F174492110FD382784EBF2510BB4D31EFEB8CBA5A9E18D71D603ABF3B003603C4447BD52302D9F3F82DA238E5182BD8D6D3CB3F8A3EB62BAF115DC4247288A36ED268C1528F3DD90FDE4A3B3331E4EC88FB1B3CD02956FB405B863B95A453A9BD7155FDDEA1C9E697BADAEE45214CF262D5D4F3B8D281E11426002B04CBF401D80C3EF99747D7A9C5AF8B2C109BB097B1F99E516855C056982570CEA3CB7C6DD21";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "04A7D0C702F05A7E612A28B6B877C95664B60CD2F0B99D8D03FA0A49EFFFD5E12742FFA03527F95AA40799EBAB44D725373579BD69A58AB80B90FC909F01DEAEF3C72C0461C23EEA6BDA772863A5A4FDBF6F8EA7685A4F2F1DB0BB82AF510F0DE8930A97063FF03CCBFC0A3AEC3FBB1DAE86F2C41106B8D1563E9CB4BCB4E3BF37A52B03A1245F0DCDB0012366B42E30E611AE7DE1ED24324BB78D6AFE1995E3DE01D6F8E6B6AF172835F0C09BB4ECA8087F74FC8468C5E79D118C98569B2CCD92C4F6E277C657648593D6544C8BDA967B72698C31487886FE3CFA0B59B6D34D5097607968D46BF91C8307F6DC769962295DD535CE92B73F937248C11E0BC700";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "710D1BEB8954C5207D09EF6EE04C350E51BC46C0AD430D22D7A0D5217300998530658B47EC5C41A71B32EE74DF2C93235E71961876A463A7C351BA69C93CC23944B524E71C9957E813B3A98B180E8CDF53686098421275FA324089515B6720DC1CDEEA6E759DFA99A70BC99094BE297038BF4BD1D0660F3B6E56C79FB99F90E103FD921E404A73E3DCA7F412F94E9A3E0410DED01A7CB02825E76070935C1D1015A30F09794DD2AA191355B50AFAE619E8FFD5910DEB4A39E383743200CCC9321DC43058B5F958D5C170026C5F194E7DE099811F4BF6ED0950A4DB54AE634449F88F7321C35A918BD4619E559573DB606A47D0BDD3D736D2845F3D6DDEE50C9C";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "FA00A49540102147C72B08D4FB2369254DA717F768A269E96CE8F8F2142DD694D87AE11F95EFC3709B0EE945C0F9055AC7BEBCCF55999E6BF4D6141FC1F9DE97C8FD975522319B697A9087473AF2ACB52F6D518EA633784814D1C71542EF7DED8BBBEE33F6332D11B92ADDBF5FB7A5F570B82160B9860375184C9C92909B90632C05CDBA17BAFEE61BAF2D21F4CAD84DA3ED65FA7314CA0F33E9C34CDE24D8BEE9116E8542485C1B68DB4E8E2CC35CFFF59DA7935B162EFCC584C2D78337AB4911C5873923E47EE81821DB15ACC6D81AC5585C6940ECE00943A6A9E0D4752909E1C1AD8E815A748497B06D7580F77AB5F76FF987B444D604868019D2FA0B84D7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "50AB557FD5CA836C010B35A6E462B48140EA937EDFEDB5F1707B8B4EA37C30E87E71402F5B798E57A76BB6492E3F6BB118A46AB5BFEAE940EEEC203A3FE2397BA5A6F66115FDF3FBFF6D5623F765D8B045EE556D48CB6D0250351ABDE735FD82815ABFE0F57A4B8256AFD4B895F0EA99287F93F7FD140F95AAE3E8490BB1F7EDA5D2E0E25DC50293FCD55B70ABE55114B30BA4274781BBC1E3C623676C5BCB48A81FEC8F4B2765D570F0E670D7BA07AB0B0BD708C9D57CA2011359EFEC4FBFB5B96F246689EB7D2D3BD3E09A18A2AB2FD258A59726C144864718A1E533741B1D680DB0ED46B9A52F683CB2926F582A0B8D40D285A1D4CBA01B8627E0724C10FE";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) ) 
// ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout 
//  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) 
// ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|addr_counter|Equal0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "261B3DEFE24499007EB6CF2459540242C4DDCF9643CB3E5D974497EAEBC633793C984D6C95BBB4F5D70B8A89C6455C65015FF82FBB0E2A3972031BF828985EFE618B614FF5AA0ACB9DB819A7FB490C49306F18C65ED1A9AE63566E2E4A0CA62C01E8B65A9C116E0CEDAF0A07217B475F085602F8E14E5AF72D70BD7139DD9017686E01C3F7E5B4108BD0C6E01124158C418BE6AADEDE3E6BBA1E5F4E260D4F186DAC9D89580D7929C892D299873E841229514110E263B1F9B4F712660304A74B1C15614BD216C1AD9DE55551A13F80BDF0E45DCCB1AF1B7EC38241B8466806205A7A446848FDB53D6AC49211BDB575672C1200DA00303174287820AD475E22A2";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "D0D2084B8A9E8C31DCAC02BCB6FA6C4451F850FD016E2565464F7DCC4425C56AD4DE85CA0A6C73CF39029E5CDC7EE88B16D2CC299248E3C4C48F0BC1FBA1FCF581987512380FEA30D6E14E42978699ABCCAC7F293492A765A6732052F623CB8D7EAEF1EB83220FAE293162B0C000A34DFBCDDD92E763862E56598B7C9759855873792DC2910292E8B967F28DEA59A058B4DDA76A90ECB6E6CBB78F9BDA11A389770EBF4C9764D7FFF0302B410F8DA9E488D4AD2FE84383B1D6B244D88B69801B0F144473689F8EEBA12BD3BE0F9C13D2B745EBA7853E18A8C1B32B9D834C160F96D61AD2576341D993C155D194216A3EDB8FC01499CD050ED19A0E04016B32EF";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "76702DCA6DF737A01B9A12220E0B4C7C12D1219B3DFBCAE9D82CC9016B10D19095EFFCD860FDDB7CC82E62923AB852F0579F7483C405A2EB64192542E0D6398D92821A83BDBE469CA3D71208FE32B29928AAEEA1A561C9C415999CD1C60225094E85F3B224BA8101C4414541AE2CBBF721D2BE06E76974F0EAFFA523CC90F1AD40B42F8FEACBCD0DBCDF753CB6A8FB8D39C77F45A19E78C75C0B6304FB4408AC90AB08C3A685DB2218074348A0A94E05FF4075794D92EF1EC4EB4D3CA78B496E1487E385DB19E67B5A0E9DF7528252ACBAA04DB5ADA67CB8532760D7D041B5110F9BB28DB065D7880BC54AC74161D8112C3A1F9326C0310B8DFB233EE91C2608";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "1C45C3CC25A066DBCDD8E3DCB3E35C5D2CD649FA8BBD350F8193DCACB9BE17E1F8C4BE22EA17B09C1575A772B122252D1355FA4C3CA6E597502A2CB7D5F4E07D87F06A691B7097D98F41453636A92CF1D76D8D9898E019A21ADA8EFB0842E900AF9CEC6CA2C397C9FBADC617F42BBA9EEE0A0AED570A84366846BCCE1D0923F159D9BEF51C44F9F5C700A42C1130343CFE200F50F2D375E48660BEDA98AEDC4336420847FA9E3A3C39B2151BB397BAD5AEB12A3404EC67AFCA913F96146EBD8ABCF884382DB73A0FC80A1A9F2B2F9BE9F39E2BD74CD4A01705004AEA67C2FCB1549FF26A21D966359FB1A7B08C56AC562783D7042FD13270A4489CC53EA5457A";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "46BAD2B83703D6177F0DE3BC36706EAB7B9753A8A50A5089ACF708E186DF3C4C41FF93E05D5BD35AFDEE223BFE0C4800258D2C7064477E93C52776171AC14E1564555C3656213BE45761041A3C735A7CE666DAA195E35DB66FADC674B9502AB9E380042CC927A494982A6AF1B3C9B272E2145A9624A096EE936673D77FF2C12E47B492ED2F8A1ADD02B0632DCFA9E320D5D7A3CB0EC6BC9C13DD20433563E72E7306484136D1C19A287D47FE8896FA8C08AB084FDC4E96AD0053CC2BF734914ADD11FD227824A584D1EC504F1E9548C0072BF36992FE888D693D66C1D003AD07643A022599853821E4815C782877688B0DB59F38B906EB3EA77DE11DDCC3C4E4";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "41994EBCF17CD310E20920E5572F211E03F1A2A415BEEC0D35F7373BD68B53054A7C420E207F0B9159E72458A6C350971D09C38FD9D4CED965CF1FC56A57056E1E9D9A0D8C5CCF402D6A9F5A7164745DED3EA8D616061ABE956E5561B38C2B366E786964287131AE0F562564EBD5831FAF843740276DF29947018A8C1F42934E42F9D121FD0900B2AB16250A579CF00B8DE3D6287C6DAC8CB097E491A7FA88641CB7528C422A521BDC6B3B172B1F3AB00BA747B11465BFFAD6F7010FF73C29E0976DF3D584DCC7BC2D502C3B8317AA623F35DC96D3B6E6A551A9E43C3FF3B143412E07B51DC9FAE0E2B8A3A6A3E03B8F361E4F450EB0F6CC78D7AD828298777D";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "459D6821945579620BE7A93F9CD04275FABBCBA77C8AB3C2D18234DD05E416DF9252DD5FAAC409A53BA5BD88898DDFBEEC85CBD4546E0C36D852CD78E4A04B08E80164218362EAC0AA8D130FE2DA59BDA5A2D8B9760C348059D39DD886CAA13D2851EB5E4BAF0FB98D64FB971273D7D577CBD3C129D4343C2BB4E8C5204662C7E3CEBFECEEB018F2A4A78441A8867E88398AA17B50874C29ED49A05874EB64A74F335E317044B58E59D0C05E26BB20966EC203101AD96BF057DB0DC879814D46421BC6FB5CEF2BE7390C25045D79E22C52A5EBB9CE0C7ECED41A5DCF95F18C8925F9EF38210DC8CD5FCA96CFD7A961C75FFF60368F680B904A44ACEEA4C7F283";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "97741B8BDFC4A96C465597DB44227CAA4E30CCDA5F20F8ED7A6DB10B578B9EB37117302A11767A6D1615D2CCCA119EE88671ECAB1CF08D57A0C3B223906E0136EE7255A8739DC33A5E454A516DDA476C687EE2FB4F082B36AC6D995D9CFFD9B812783706EAA4DB3D4A60FC7EA6224827E535A6975A577F81660D065B3D3A238D74188ED3D9B153F7990488E641AE80BFD69230540843AD644037555CCD0490464F736EBBE4A453A5388069CD7393B78C6915A2DA886BA1BC4D5DDD523B619D28BDA596CE1137348BFB811FEC81DAC6269DE5BF3F54681EC114B7C32656873E567A466B4592AFDB913883056B58A4820E1FD41F7A09B8FAA9135172AC639AE7FE";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "002149DE74147CA5C9B5348F73DF3DD9AB188F963FDB6E023210EC6E934F7E809C1CAC046F787D258D99413D50E574B535F9740871650D8ED43EC8D94A9A3EAC0DEEE4A278C1E6CF14A65232D036C2BAA98E9A58877946C2CCD17B1C79BF88DDDA23190983B004183B99A3A003627E01C602DB9A16E7FFF55E919A51F1AD8BCBA11767342DAC2893AD87179A3AA148C6213483E61D0C0F477F4FFB650074C547F1945F5C3118BC773A4E3C21A54C1C300DB94080CE4E6A414F6A7ECFB718439BDEACCF0CD7A5D3E22B3693CC05E81496C3D78D6380CBB40DBA7CB115C4E3B4B6CF05FBC910071F965A952F714851437A4F220166381078299498E5CC9B4B0684";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "781FECA2EF22D91F4E68084C06A2F002715751653CE04A100839D728DB068C8E2241BEB201B0313BA6B263F430A252669AA1DE3F3373D1A10556477C48916D9BEC9619953FF46A6D415E9233F5AEE01224988715334B0CA9DFB1A0AB67D1C1B9A44003034ED91A20BAD61F784402FBE763B3461A5D5A1D08E3596D5AC91C2358255FEBB3FA4DB5697BE66D3133F7866A24BF9171E437567D0548DCB917E68EE3A696C3CFF6765610B23B531C6E148F081C3A5BAF48C0C4DC5727DA644579DE62034902DCC51C65631B19AFC5AF9529B453FAC056B157B33819592EA6914589FD252FC22343E75F36C785E3F2F6853481B8BA5F68EA3BE586143A5DF01D36C450";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "ABD209B710A4A295F26233DB535652031BDF896C63616338C47BE95CC16F3BCD791C78A0E43B833238FDEE3D4E6E49B9441C221B8529E4F0187D618F0B4333E30E50D5D272B32C37EA4D0382FE38784F2CA382C03A6D6F097243A98AD4BE4A74BA3C6FBED1D02FC18770E5E09C201DC602022779ACCF966F214C84D50B74DA986B77120AEF2E086A669DB085AFC3FCE6A0C3FE9FCD2274C4CDAA66C90187E39FA719346CD0943FC8772F188CABCDA6BEDF6021AF5F648B2A6D127D99D5202174AE05C69111C5A520231998290B70307389F5ABAC2AB6E8940842A03E15C2B4C052321186864A755C217573D62777A0A054AB943D57CEC32C44CFCE86889411D7";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "2E539632BB7003B8DAF38EA054D74A4C63E04633027C0AF2F766ACB11DFF532E0A35BFF6EAF4749506F669D37BD84C49DEFFEAD660300CBCDCE2C795E19328F0B0C2B2B9391E1E080DED149A53F94BDCC0944B93A9ADCAC9E070CCE95816BF986D9BA8AACF95B4435EDA16B89839CEF4FE5A8BDED1C43000C50292E81FCB1C1153A65C9CC1F909AFD8507DDE7C63706E54DF99B0CBF21F59E2CF44A51801B166D6585CED348B2943894E17F61D3D781A513ECB4C4A852DDC4A08EABB02E6AB832DA09C6F086EF273E520273DE20D3A3A2AD566E62CDC2D15D320855510CBD0A52FF12773EF35E4E2508A58C6B970C574DF51FEA51DF35AF413B8785C2E309021";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\memory|audio_rom|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\memory|addr_counter|o_cnt[12]~_wirecell_combout ,\memory|addr_counter|o_cnt[11]~_wirecell_combout ,\memory|addr_counter|o_cnt[10]~_wirecell_combout ,\memory|addr_counter|o_cnt[9]~_wirecell_combout ,\memory|addr_counter|o_cnt[8]~_wirecell_combout ,
\memory|addr_counter|o_cnt[7]~_wirecell_combout ,\memory|addr_counter|o_cnt[6]~_wirecell_combout ,\memory|addr_counter|o_cnt[5]~_wirecell_combout ,\memory|addr_counter|o_cnt[4]~_wirecell_combout ,\memory|addr_counter|o_cnt[3]~_wirecell_combout ,
\memory|addr_counter|o_cnt[2]~_wirecell_combout ,\memory|addr_counter|o_cnt[1]~_wirecell_combout ,\memory|addr_counter|o_cnt[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .init_file = "./audio_sample/mem.mif";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "memory:memory|audio_rom:audio_rom|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "7A688B1C9AB0E854822313772240F107319E02F4D73D6F6405E0DB5319A19B08E98EEF052A518FE1105D6E3137A576F83A5BA9DB66A5E9333B4149C15C8F90815EEFB5134298D701B044EA8214DD91DFFAA0022D2922E89937048B0BE61D88C86C4F5290B7D64B7A23C9E4F4C93BAE6D0AD67D7F87A9F3BCB919302A58A5D409DF60A123CDE991E554C4673F64A62F0C12CA3A474356608849C404AA9DF49D5951EAFB55C9CF5F40152B0499479E5DF984B0879E0E52DB557A410A2D744886AF162FA5ED7D9E6FFE6B1A55B7AC60647C39BBFD059EAB8CF19875B2709ACCC6C5288A6DD188651CBF4C7ED289BC05C055F2FD442B8F5861D2495BEFD267FAA571";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "88CBDDDC4739993120C5A4F290BC1F580F137510A80222A7A93234569B6436301B4620F819FF1B79470A324C4A7EFB7819D382174BAA6427DC6AABC7FCDD6D35A23DE21527E0E45E908B710241B63115135EA4195D4EF60412713D7CD13EAE05C590D3BDA2B50039A4714D35C61ACC34C43A2200720EAAF518FF6FC7BF3D662B04FFEE5D960505B9ED6B9E697BBB75FCD9223F9A438D2836059E81C4168F4BFAE6B2F9D578622C569858EA9A08BCD19CEEBEBB6A4D7098F3D5F28595E03A5610F2FFA222BF4C1A3DA6E2B3A4A1D8B6A5D982CD4D677E70E8455550A31800B97E1FECA39B3752B49D369CA8C46BA5F99D322D5F71A548E511D7976D39D783BBA8";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "B63483C92BD82BC0E20EAB3621DF82B8D0677BE9C639A697985990FCA6A416CB17FF04FEEDDD92FF4E2F788BE2F95E197C47FB42BCEF5DE0F3C3E98FBCE6618B3E2A79343540BBF6BE0B5626843AA74C16242A7754646121977C3098076CDB10599E2527CF7E393F3273DD71F354D99908EA9B1E6AA9829851BB24D75916BCA82F3DC8D909F1809BF24C2093422D8D0B95221CB3F2FE11BD79C4F90D3978A1FE8AFF54D84331F837865D10C14DF6B690BC48619442EE5A943BEDEDBA00E74819503950B8BF7B07C10FBF11A7B28F308E3C8DA7029073FC9F9F326AD9BD113C7B852099C7637B4B07956AB4FB49F9A3790A89784482A8E102CAAF00B06FC283E9";
defparam \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "BF0B59C80ABCD043BEE1D26C058CC8B5677993F6617B5FDC8A64FACCD7A925F78731AA3574EB2780BCD19A7D1CD171B182CE3511F68F465AB68361BAE4A9B2ACBD86C765556F4103F336E430AEC82CA8ED09CCD8F5C53C2804FCF43431DBAB91210EF09FF23ADD02539F3A89F4F4516D00B0766EF777CF03E61B81947F6BF5E8BC5FF446D82F6A174B0CFB490D05F6DDCC160A21BA223294C9DAD8217F0012D5D7149B8045DE0A719C7BE041D06C2B965CD9C041D945F9EF4BA5316A3FD88AB7F46D83F61755A69D13070CE5ECE4F5DA11855C3435E12B708FEBCCF589AA6077B2A9A349FCCDF615A9EE132ABD2C4F6DA279DCC95F6B49480BCBF714965F9064";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N27
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) 
// ) ) ) # ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & \memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) 
// # ( \memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ((\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\memory|audio_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout )))

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h4747474747474747;
defparam \memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N37
dffeas \audio_intf|r_lcr_del[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\audio_intf|lcr_gen|o_lcr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|r_lcr_del [1]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|r_lcr_del[1] .is_wysiwyg = "true";
defparam \audio_intf|r_lcr_del[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N47
dffeas \audio_intf|r_lcr_del[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\audio_intf|r_lcr_del [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|r_lcr_del [0]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|r_lcr_del[0] .is_wysiwyg = "true";
defparam \audio_intf|r_lcr_del[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N45
cyclonev_lcell_comb \audio_intf|serializer|r_data~0 (
// Equation(s):
// \audio_intf|serializer|r_data~0_combout  = ( \audio_intf|r_lcr_del [0] & ( (!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// (\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout )) # (\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q  & 
// ((\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datab(!\memory|audio_rom|altsyncram_component|auto_generated|out_address_reg_a[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\audio_intf|r_lcr_del [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\audio_intf|serializer|r_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \audio_intf|serializer|r_data~0 .extended_lut = "off";
defparam \audio_intf|serializer|r_data~0 .lut_mask = 64'h0000000044774477;
defparam \audio_intf|serializer|r_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N46
dffeas \audio_intf|serializer|r_data[0] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[0] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N38
dffeas \audio_intf|serializer|r_data[1] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[1] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N49
dffeas \audio_intf|serializer|r_data[2] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[2] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \audio_intf|serializer|r_data[3] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[3] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N52
dffeas \audio_intf|serializer|r_data[4] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[4] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N55
dffeas \audio_intf|serializer|r_data[5] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[5] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N43
dffeas \audio_intf|serializer|r_data[6] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[6] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N40
dffeas \audio_intf|serializer|r_data[7] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[7] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N4
dffeas \audio_intf|serializer|r_data[8] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[8] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N58
dffeas \audio_intf|serializer|r_data[9] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[9] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N55
dffeas \audio_intf|serializer|r_data[10] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[10] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N22
dffeas \audio_intf|serializer|r_data[11] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[11] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N16
dffeas \audio_intf|serializer|r_data[12] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[12] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N40
dffeas \audio_intf|serializer|r_data[13] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[13] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N5
dffeas \audio_intf|serializer|r_data[14] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[14] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \audio_intf|serializer|r_data[15] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[15] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N43
dffeas \audio_intf|serializer|r_data[16] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory|audio_rom|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.asdata(\audio_intf|serializer|r_data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[16] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N41
dffeas \audio_intf|serializer|r_data[17] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[17]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[17] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N16
dffeas \audio_intf|serializer|r_data[18] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[18]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[18] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N10
dffeas \audio_intf|serializer|r_data[19] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[19]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[19] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \audio_intf|serializer|r_data[20] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[20]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[20] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N49
dffeas \audio_intf|serializer|r_data[21] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[21]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[21] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N46
dffeas \audio_intf|serializer|r_data[22] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[22]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[22] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N37
dffeas \audio_intf|serializer|r_data[23] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[23]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[23] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N1
dffeas \audio_intf|serializer|r_data[24] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[24]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[24] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \audio_intf|serializer|r_data[25] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[25]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[25] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N58
dffeas \audio_intf|serializer|r_data[26] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[26]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[26] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \audio_intf|serializer|r_data[27] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[27]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[27] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \audio_intf|serializer|r_data[28] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[28]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[28] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N37
dffeas \audio_intf|serializer|r_data[29] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[29]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[29] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N1
dffeas \audio_intf|serializer|r_data[30] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[30]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[30] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N4
dffeas \audio_intf|serializer|r_data[31] (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\audio_intf|serializer|r_data[31]~feeder_combout ),
	.asdata(\audio_intf|serializer|r_data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\audio_intf|r_lcr_del [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|serializer|r_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|serializer|r_data[31] .is_wysiwyg = "true";
defparam \audio_intf|serializer|r_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y10_N41
dffeas \audio_intf|o_lcr (
	.clk(!\pll_12|pll_12_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\audio_intf|r_lcr_del [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\audio_intf|o_lcr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \audio_intf|o_lcr .is_wysiwyg = "true";
defparam \audio_intf|o_lcr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y13_N18
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
