# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runMux8x1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:39 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:53:39 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:39 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:53:39 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8x1_testbench 
# Start time: 12:53:39 on Oct 14,2020
# Loading sv_std.std
# Loading work.mux8x1_testbench
# Loading work.mux8x1
# Loading work.mux2x1
# ** Error: Cannot open macro file: wave_mux8x1.do
# Error in macro ./runMux8x1.do line 18
# Cannot open macro file: wave_mux8x1.do
#     while executing
# "do wave_mux8x1.do"
do runMux8x1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:25 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:54:25 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:25 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:54:25 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:54:27 on Oct 14,2020, Elapsed time: 0:00:48
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8x1_testbench 
# Start time: 12:54:27 on Oct 14,2020
# Loading sv_std.std
# Loading work.mux8x1_testbench
# Loading work.mux8x1
# Loading work.mux2x1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./mux8x1.sv(41)
#    Time: 85 ns  Iteration: 1  Instance: /mux8x1_testbench
# Break in Module mux8x1_testbench at ./mux8x1.sv line 41
do runMux8x1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:53 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:56:53 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:53 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:56:53 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:56:55 on Oct 14,2020, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8x1_testbench 
# Start time: 12:56:55 on Oct 14,2020
# Loading sv_std.std
# Loading work.mux8x1_testbench
# Loading work.mux8x1
# Loading work.mux2x1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./mux8x1.sv(41)
#    Time: 85 ns  Iteration: 1  Instance: /mux8x1_testbench
# Break in Module mux8x1_testbench at ./mux8x1.sv line 41
do runMux8x1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:15 on Oct 14,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:57:16 on Oct 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:16 on Oct 14,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:57:16 on Oct 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:57:17 on Oct 14,2020, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux8x1_testbench 
# Start time: 12:57:17 on Oct 14,2020
# Loading sv_std.std
# Loading work.mux8x1_testbench
# Loading work.mux8x1
# Loading work.mux2x1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./mux8x1.sv(41)
#    Time: 85 ns  Iteration: 1  Instance: /mux8x1_testbench
# Break in Module mux8x1_testbench at ./mux8x1.sv line 41
# End time: 12:57:56 on Oct 14,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
