{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 14:41:26 2019 " "Info: Processing started: Thu Sep 12 14:41:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "H:/EDA/project/ALU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "H:/EDA/project/ALU/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "H:/EDA/project/ALU/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Info: Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "H:/EDA/project/ALU/Block3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Info: Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "H:/EDA/project/ALU/Block4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block5 " "Info: Found entity 1: Block5" {  } { { "Block5.bdf" "" { Schematic "H:/EDA/project/ALU/Block5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block6 " "Info: Found entity 1: Block6" {  } { { "Block6.bdf" "" { Schematic "H:/EDA/project/ALU/Block6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 Block2:inst1 " "Info: Elaborating entity \"Block2\" for hierarchy \"Block2:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "H:/EDA/project/ALU/ALU.bdf" { { 112 824 920 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Block2:inst1\|74283:inst " "Info: Elaborating entity \"74283\" for hierarchy \"Block2:inst1\|74283:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "H:/EDA/project/ALU/Block2.bdf" { { 152 632 736 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block2:inst1\|74283:inst " "Info: Elaborated megafunction instantiation \"Block2:inst1\|74283:inst\"" {  } { { "Block2.bdf" "" { Schematic "H:/EDA/project/ALU/Block2.bdf" { { 152 632 736 328 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Block2:inst1\|74283:inst\|f74283:sub " "Info: Elaborating entity \"f74283\" for hierarchy \"Block2:inst1\|74283:inst\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "h:/eda/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block2:inst1\|74283:inst\|f74283:sub Block2:inst1\|74283:inst " "Info: Elaborated megafunction instantiation \"Block2:inst1\|74283:inst\|f74283:sub\", which is child of megafunction instantiation \"Block2:inst1\|74283:inst\"" {  } { { "74283.tdf" "" { Text "h:/eda/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "Block2.bdf" "" { Schematic "H:/EDA/project/ALU/Block2.bdf" { { 152 632 736 328 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block6 Block6:inst5 " "Info: Elaborating entity \"Block6\" for hierarchy \"Block6:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "H:/EDA/project/ALU/ALU.bdf" { { 608 80 176 736 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst " "Info: Elaborating entity \"Block1\" for hierarchy \"Block1:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "H:/EDA/project/ALU/ALU.bdf" { { 72 376 472 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Block1:inst\|74283:inst1 " "Info: Elaborating entity \"74283\" for hierarchy \"Block1:inst\|74283:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "H:/EDA/project/ALU/Block1.bdf" { { 64 352 456 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst\|74283:inst1 " "Info: Elaborated megafunction instantiation \"Block1:inst\|74283:inst1\"" {  } { { "Block1.bdf" "" { Schematic "H:/EDA/project/ALU/Block1.bdf" { { 64 352 456 240 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block4 Block4:inst3 " "Info: Elaborating entity \"Block4\" for hierarchy \"Block4:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "H:/EDA/project/ALU/ALU.bdf" { { 496 432 528 720 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block4:inst3\|Block3:inst " "Info: Elaborating entity \"Block3\" for hierarchy \"Block4:inst3\|Block3:inst\"" {  } { { "Block4.bdf" "inst" { Schematic "H:/EDA/project/ALU/Block4.bdf" { { -8 336 432 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block5 Block5:inst4 " "Info: Elaborating entity \"Block5\" for hierarchy \"Block5:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "H:/EDA/project/ALU/ALU.bdf" { { 720 824 920 944 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4418 " "Info: Peak virtual memory: 4418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 14:41:27 2019 " "Info: Processing ended: Thu Sep 12 14:41:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
