m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/simulation/modelsim
vClockDivider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1648575433
!i10b 1
!s100 =Hb?7kFam44AWe=gR9_YB2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ia7dP8:C?M`h[kfEL0eZX60
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1648575273
8D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv
FD:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv
!i122 0
L0 1 33
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1648575432.000000
!s107 D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project|D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv|
!i113 1
Z5 o-sv -work work
Z6 !s92 -sv -work work {+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project}
Z7 tCvgOpt 0
n@clock@divider
vdrawLines
R1
Z8 !s110 1648575434
!i10b 1
!s100 Nk52TGccIOZnAP]YaUl@:0
R2
IPFESeJGIikMFfiNBTzZ?^1
R3
S1
R0
w1648573091
8D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv
FD:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv
!i122 4
L0 3 230
R4
r1
!s85 0
31
Z9 !s108 1648575434.000000
!s107 D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project|D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv|
!i113 1
R5
R6
R7
ndraw@lines
vhorizontalClock
R1
R8
!i10b 1
!s100 ViN6Bd^PazE1El[S_@=a50
R2
IK0^Qkfi5=AgR@kk9onWb@0
R3
S1
R0
w1648401099
8D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalClock.sv
FD:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalClock.sv
!i122 2
Z10 L0 3 18
R4
r1
!s85 0
31
R9
!s107 D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalClock.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project|D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalClock.sv|
!i113 1
R5
R6
R7
nhorizontal@clock
vtb
R1
!s110 1648575443
!i10b 1
!s100 6F=zWzZ]?UQ83FCHPJ`jb1
R2
IWIJEBKbWYVgGzBEVYm_O83
R3
S1
R0
w1648574514
8D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/tb.sv
FD:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/tb.sv
!i122 5
L0 2 14
R4
r1
!s85 0
31
!s108 1648575443.000000
!s107 D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/tb.sv|
!s90 -reportprogress|300|-work|work|D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/tb.sv|
!i113 1
o-work work
R7
vtop
R1
R8
!i10b 1
!s100 4BO=Kc?]Oeb<:6I_m`BBl2
R2
IC8YohkLY1:o<[Mjd:OFM=0
R3
S1
R0
w1648575271
8D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/top.sv
FD:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/top.sv
!i122 3
L0 3 31
R4
r1
!s85 0
31
R9
!s107 D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project|D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/top.sv|
!i113 1
R5
R6
R7
vverticalClock
R1
R8
!i10b 1
!s100 zCzoNi?DOCdd2OPch@31;0
R2
IPPVD8OVBFLDLFGA=N6aDX3
R3
S1
R0
w1648405324
8D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalClock.sv
FD:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalClock.sv
!i122 1
R10
R4
r1
!s85 0
31
R9
!s107 D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalClock.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project|D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalClock.sv|
!i113 1
R5
R6
R7
nvertical@clock
