

================================================================
== Vivado HLS Report for 'relu_1'
================================================================
* Date:           Wed Apr 10 00:28:08 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.587 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3847|     3847| 19.235 us | 19.235 us |  3847|  3847|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     3845|     3845|         3|          1|          1|  3844|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     372|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     138|    -|
|Register         |        -|      -|      46|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      46|     510|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln415_1_fu_451_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_2_fu_589_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_3_fu_727_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln415_fu_313_p2               |     +    |      0|  0|  15|           6|           6|
    |i_fu_225_p2                       |     +    |      0|  0|  19|          12|           1|
    |and_ln415_1_fu_441_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_2_fu_579_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_3_fu_717_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_303_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln416_1_fu_471_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_2_fu_609_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_3_fu_747_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_333_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op108         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op20          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_385_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_523_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_661_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_247_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln41_fu_219_p2               |   icmp   |      0|  0|  13|          12|           9|
    |icmp_ln718_1_fu_413_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_2_fu_551_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_3_fu_689_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln718_fu_275_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln768_1_fu_493_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_2_fu_631_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_3_fu_769_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_355_p2              |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_1_fu_487_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_2_fu_625_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_3_fu_763_p2            |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_349_p2              |   icmp   |      0|  0|  11|           6|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln412_1_fu_427_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_2_fu_565_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_3_fu_703_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_289_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_1_fu_507_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln340_2_fu_645_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln340_3_fu_783_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln340_fu_369_p3            |  select  |      0|  0|   6|           1|           6|
    |select_ln777_1_fu_499_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_2_fu_637_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_3_fu_775_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_361_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_data_0_V_2_fu_377_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_1_V_2_fu_515_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_2_V_2_fu_653_p3          |  select  |      0|  0|   6|           1|           6|
    |tmp_data_3_V_2_fu_791_p3          |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_1_fu_465_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_603_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_741_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_327_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 372|         209|         135|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_208              |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|   25|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_208                      |  12|   0|   12|          0|
    |icmp_ln41_reg_799                |   1|   0|    1|          0|
    |icmp_ln41_reg_799_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_data_0_V_2_reg_808           |   6|   0|    6|          0|
    |tmp_data_1_V_2_reg_813           |   6|   0|    6|          0|
    |tmp_data_2_V_2_reg_818           |   6|   0|    6|          0|
    |tmp_data_3_V_2_reg_823           |   6|   0|    6|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  46|   0|   46|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |      relu.1     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |      relu.1     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |      relu.1     | return value |
|start_full_n             |  in |    1| ap_ctrl_hs |      relu.1     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |      relu.1     | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |      relu.1     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |      relu.1     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |      relu.1     | return value |
|start_out                | out |    1| ap_ctrl_hs |      relu.1     | return value |
|start_write              | out |    1| ap_ctrl_hs |      relu.1     | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|res_V_data_0_V_din       | out |    6|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_1_V_din       | out |    6|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_2_V_din       | out |    6|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_3_V_din       | out |    6|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

