verilog xil_defaultlib "../../../bd/design1/ip/design1_lmb_bram_0/sim/design1_lmb_bram_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0_clk_wiz.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xbar_0/sim/design1_xbar_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_blk_mem_gen_0_0/sim/design1_blk_mem_gen_0_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ipshared/c49f/xlslice.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_0_0/sim/design1_xlslice_0_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_1_0/sim/design1_xlslice_1_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_1_1/sim/design1_xlslice_1_1.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_1_2/sim/design1_xlslice_1_2.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_3_0/sim/design1_xlslice_3_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_0/sim/design1_xlslice_6_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_1/sim/design1_xlslice_6_1.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_2/sim/design1_xlslice_6_2.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_3/sim/design1_xlslice_6_3.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_4/sim/design1_xlslice_6_4.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_5/sim/design1_xlslice_6_5.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_6/sim/design1_xlslice_6_6.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_6_7/sim/design1_xlslice_6_7.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_blk_mem_gen_0_1/sim/design1_blk_mem_gen_0_1.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_16_0/sim/design1_xlslice_16_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ipshared/2e37/xlconcat.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlconcat_0_0/sim/design1_xlconcat_0_0.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_1_3/sim/design1_xlslice_1_3.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_1_4/sim/design1_xlslice_1_4.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/ip/design1_xlslice_3_1/sim/design1_xlslice_3_1.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design1/hdl/design1.v" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/100a" --include "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
