<!-- MHonArc v2.6.19 -->
<!--X-Subject: [PATCH] drm/radeon: Prefer pcie_capability_read_word() -->
<!--X-From-R13: Terqrevpx Znjyre &#60;serqNserqynjy.pbz> -->
<!--X-Date: Wed, 17 Jul 2019 22:22:21 &#45;0700 -->
<!--X-Message-Id: 20190718020745.8867&#45;3&#45;fred@fredlawl.com -->
<!--X-Content-Type: text/plain -->
<!--X-Reference: 20190718020745.8867&#45;1&#45;fred@fredlawl.com -->
<!--X-Head-End-->
<!doctype html public "-//W3C//DTD HTML//EN">
<html>
<head>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({
          google_ad_client: "ca-pub-3422782820843221",
          enable_page_level_ads: true
     });
</script>
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="description" content="AMD GFX: [PATCH] drm/radeon: Prefer pcie_capability_read_word()">
<style>
<!--
 pre {white-space: pre-wrap;}
-->
</style>
<title>[PATCH] drm/radeon: Prefer pcie_capability_read_word() &mdash; Linux AMD GFX</title>
<link rel="alternate" type="application/rss+xml" title="Linux AMD GFX" href="//feeds.feedburner.com/LinuxAmdGraphics">
</head>
<body itemscope itemtype="//schema.org/Article" bgcolor=white vlink=green link=blue>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<form action="//www.google.com" id="cse-search-box" target="_blank">
  <div>
    <input type="hidden" name="cx" value="partner-pub-3422782820843221:9580497365" />
    <input type="hidden" name="ie" value="UTF-8" />
    <input type="text" name="q" size="25" />
    <input type="submit" name="sa" value="Search" />
  </div>
</form>
<script type="text/javascript" src="//www.google.com/coop/cse/brand?form=cse-search-box&amp;lang=en" async defer></script>
<h1 itemprop="name">[PATCH] drm/radeon: Prefer pcie_capability_read_word()</h1>
[<a href="msg36142.html">Date Prev</a>][<a href="msg36144.html">Date Next</a>][<a href="msg36142.html">Thread Prev</a>][<a href="msg36179.html">Thread Next</a>][<a href="maillist.html#36143">Date Index</a>][<a href="index.html#36143">Thread Index</a>]


<p>&nbsp;<br>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive test for archives -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="6345952567"
     data-ad-format="auto"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>

<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<hr>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<ul>
<li><em>To</em>: airlied@xxxxxxxx, daniel@xxxxxxxx</li>
<li><em>Subject</em>: [PATCH] drm/radeon: Prefer pcie_capability_read_word()</li>
<li><em>From</em>: Frederick Lawler &lt;fred@xxxxxxxxxxxx&gt;</li>
<li><em>Date</em>: Wed, 17 Jul 2019 21:07:38 -0500</li>
<li><em>Cc</em>: bhelgaas@xxxxxxxxxx, dri-devel@xxxxxxxxxxxxxxxxxxxxx,        amd-gfx@xxxxxxxxxxxxxxxxxxxxx, Frederick Lawler &lt;fred@xxxxxxxxxxxx&gt;,        linux-kernel@xxxxxxxxxxxxxxx</li>
<li><em>In-reply-to</em>: &lt;20190718020745.8867-1-fred@fredlawl.com&gt;</li>
<li><em>References</em>: &lt;20190718020745.8867-1-fred@fredlawl.com&gt;</li>
</ul>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<!-- AddThis Button BEGIN -->
<div class="addthis_toolbox addthis_default_style ">
<a class="addthis_button_preferred_1"></a>
<a class="addthis_button_preferred_2"></a>
<a class="addthis_button_preferred_3"></a>
<a class="addthis_button_preferred_4"></a>
<a class="addthis_button_compact"></a>
<a class="addthis_counter addthis_bubble_style"></a>
</div>
<script type="text/javascript" src="//s7.addthis.com/js/300/addthis_widget.js#pubid=ra-5196c2ae1be43d18&async=1&domready=1" async></script>
<!-- AddThis Button END -->
<hr>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive link 1 -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="8681825769"
     data-ad-format="link"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
<p>
<div class="content" itemprop="articleBody">
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<pre>Commit 8c0d3a02c130 (&quot;PCI: Add accessors for PCI Express Capability&quot;)
added accessors for the PCI Express Capability so that drivers didn't
need to be aware of differences between v1 and v2 of the PCI
Express Capability.

Replace pci_read_config_word() and pci_write_config_word() calls with
pcie_capability_read_word() and pcie_capability_write_word().

Signed-off-by: Frederick Lawler &lt;fred@xxxxxxxxxxxx&gt;
---
 drivers/gpu/drm/radeon/cik.c | 70 +++++++++++++++++++++-------------
 drivers/gpu/drm/radeon/si.c  | 73 +++++++++++++++++++++++-------------
 2 files changed, 90 insertions(+), 53 deletions(-)

diff --git a/drivers/gpu/drm/radeon/cik.c b/drivers/gpu/drm/radeon/cik.c
index ab7b4e2ffcd2..f6c91ac5427a 100644
--- a/drivers/gpu/drm/radeon/cik.c
+++ b/drivers/gpu/drm/radeon/cik.c
@@ -9500,7 +9500,6 @@ static void cik_pcie_gen3_enable(struct radeon_device *rdev)
 {
 	struct pci_dev *root = rdev-&gt;pdev-&gt;bus-&gt;self;
 	enum pci_bus_speed speed_cap;
-	int bridge_pos, gpu_pos;
 	u32 speed_cntl, current_data_rate;
 	int i;
 	u16 tmp16;
@@ -9542,12 +9541,7 @@ static void cik_pcie_gen3_enable(struct radeon_device *rdev)
 		DRM_INFO(&quot;enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n&quot;);
 	}
 
-	bridge_pos = pci_pcie_cap(root);
-	if (!bridge_pos)
-		return;
-
-	gpu_pos = pci_pcie_cap(rdev-&gt;pdev);
-	if (!gpu_pos)
+	if (!pci_is_pcie(root) || !pci_is_pcie(rdev-&gt;pdev))
 		return;
 
 	if (speed_cap == PCIE_SPEED_8_0GT) {
@@ -9557,14 +9551,17 @@ static void cik_pcie_gen3_enable(struct radeon_device *rdev)
 			u16 bridge_cfg2, gpu_cfg2;
 			u32 max_lw, current_lw, tmp;
 
-			pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &amp;bridge_cfg);
-			pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, &amp;gpu_cfg);
+			pcie_capability_read_word(root, PCI_EXP_LNKCTL,
+						  &amp;bridge_cfg);
+			pcie_capability_read_word(rdev-&gt;pdev, PCI_EXP_LNKCTL,
+						  &amp;gpu_cfg);
 
 			tmp16 = bridge_cfg | PCI_EXP_LNKCTL_HAWD;
-			pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL, tmp16);
+			pcie_capability_write_word(root, PCI_EXP_LNKCTL, tmp16);
 
 			tmp16 = gpu_cfg | PCI_EXP_LNKCTL_HAWD;
-			pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, tmp16);
+			pcie_capability_write_word(rdev-&gt;pdev, PCI_EXP_LNKCTL,
+						   tmp16);
 
 			tmp = RREG32_PCIE_PORT(PCIE_LC_STATUS1);
 			max_lw = (tmp &amp; LC_DETECTED_LINK_WIDTH_MASK) &gt;&gt; LC_DETECTED_LINK_WIDTH_SHIFT;
@@ -9582,15 +9579,23 @@ static void cik_pcie_gen3_enable(struct radeon_device *rdev)
 
 			for (i = 0; i &lt; 10; i++) {
 				/* check status */
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_DEVSTA, &amp;tmp16);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_DEVSTA,
+							  &amp;tmp16);
 				if (tmp16 &amp; PCI_EXP_DEVSTA_TRPND)
 					break;
 
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &amp;bridge_cfg);
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, &amp;gpu_cfg);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL,
+							  &amp;bridge_cfg);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL,
+							  &amp;gpu_cfg);
 
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, &amp;bridge_cfg2);
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, &amp;gpu_cfg2);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL2,
+							  &amp;bridge_cfg2);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL2,
+							  &amp;gpu_cfg2);
 
 				tmp = RREG32_PCIE_PORT(PCIE_LC_CNTL4);
 				tmp |= LC_SET_QUIESCE;
@@ -9603,26 +9608,39 @@ static void cik_pcie_gen3_enable(struct radeon_device *rdev)
 				msleep(100);
 
 				/* linkctl */
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &amp;tmp16);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL,
+							  &amp;tmp16);
 				tmp16 &amp;= ~PCI_EXP_LNKCTL_HAWD;
 				tmp16 |= (bridge_cfg &amp; PCI_EXP_LNKCTL_HAWD);
-				pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL, tmp16);
+				pcie_capability_write_word(root, PCI_EXP_LNKCTL,
+							   tmp16);
 
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, &amp;tmp16);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL,
+							  &amp;tmp16);
 				tmp16 &amp;= ~PCI_EXP_LNKCTL_HAWD;
 				tmp16 |= (gpu_cfg &amp; PCI_EXP_LNKCTL_HAWD);
-				pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, tmp16);
+				pcie_capability_write_word(rdev-&gt;pdev,
+							   PCI_EXP_LNKCTL,
+							   tmp16);
 
 				/* linkctl2 */
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, &amp;tmp16);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL2,
+							  &amp;tmp16);
 				tmp16 &amp;= ~((1 &lt;&lt; 4) | (7 &lt;&lt; 9));
 				tmp16 |= (bridge_cfg2 &amp; ((1 &lt;&lt; 4) | (7 &lt;&lt; 9)));
-				pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, tmp16);
+				pcie_capability_write_word(root,
+							   PCI_EXP_LNKCTL2,
+							   tmp16);
 
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, &amp;tmp16);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL2,
+							  &amp;tmp16);
 				tmp16 &amp;= ~((1 &lt;&lt; 4) | (7 &lt;&lt; 9));
 				tmp16 |= (gpu_cfg2 &amp; ((1 &lt;&lt; 4) | (7 &lt;&lt; 9)));
-				pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, tmp16);
+				pcie_capability_write_word(rdev-&gt;pdev,
+							   PCI_EXP_LNKCTL2,
+							   tmp16);
 
 				tmp = RREG32_PCIE_PORT(PCIE_LC_CNTL4);
 				tmp &amp;= ~LC_SET_QUIESCE;
@@ -9636,7 +9654,7 @@ static void cik_pcie_gen3_enable(struct radeon_device *rdev)
 	speed_cntl &amp;= ~LC_FORCE_DIS_SW_SPEED_CHANGE;
 	WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);
 
-	pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, &amp;tmp16);
+	pcie_capability_read_word(rdev-&gt;pdev, PCI_EXP_LNKCTL2, &amp;tmp16);
 	tmp16 &amp;= ~0xf;
 	if (speed_cap == PCIE_SPEED_8_0GT)
 		tmp16 |= 3; /* gen3 */
@@ -9644,7 +9662,7 @@ static void cik_pcie_gen3_enable(struct radeon_device *rdev)
 		tmp16 |= 2; /* gen2 */
 	else
 		tmp16 |= 1; /* gen1 */
-	pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, tmp16);
+	pcie_capability_write_word(rdev-&gt;pdev, PCI_EXP_LNKCTL2, tmp16);
 
 	speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);
 	speed_cntl |= LC_INITIATE_LINK_SPEED_CHANGE;
diff --git a/drivers/gpu/drm/radeon/si.c b/drivers/gpu/drm/radeon/si.c
index 841bc8bc333d..6916703d7899 100644
--- a/drivers/gpu/drm/radeon/si.c
+++ b/drivers/gpu/drm/radeon/si.c
@@ -3253,7 +3253,7 @@ static void si_gpu_init(struct radeon_device *rdev)
 		/* XXX what about 12? */
 		rdev-&gt;config.si.tile_config |= (3 &lt;&lt; 0);
 		break;
-	}	
+	}
 	switch ((mc_arb_ramcfg &amp; NOOFBANK_MASK) &gt;&gt; NOOFBANK_SHIFT) {
 	case 0: /* four banks */
 		rdev-&gt;config.si.tile_config |= 0 &lt;&lt; 4;
@@ -7083,7 +7083,6 @@ static void si_pcie_gen3_enable(struct radeon_device *rdev)
 {
 	struct pci_dev *root = rdev-&gt;pdev-&gt;bus-&gt;self;
 	enum pci_bus_speed speed_cap;
-	int bridge_pos, gpu_pos;
 	u32 speed_cntl, current_data_rate;
 	int i;
 	u16 tmp16;
@@ -7125,12 +7124,7 @@ static void si_pcie_gen3_enable(struct radeon_device *rdev)
 		DRM_INFO(&quot;enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n&quot;);
 	}
 
-	bridge_pos = pci_pcie_cap(root);
-	if (!bridge_pos)
-		return;
-
-	gpu_pos = pci_pcie_cap(rdev-&gt;pdev);
-	if (!gpu_pos)
+	if (!pci_is_pcie(root) || !pci_is_pcie(rdev-&gt;pdev))
 		return;
 
 	if (speed_cap == PCIE_SPEED_8_0GT) {
@@ -7140,14 +7134,17 @@ static void si_pcie_gen3_enable(struct radeon_device *rdev)
 			u16 bridge_cfg2, gpu_cfg2;
 			u32 max_lw, current_lw, tmp;
 
-			pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &amp;bridge_cfg);
-			pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, &amp;gpu_cfg);
+			pcie_capability_read_word(root, PCI_EXP_LNKCTL,
+						  &amp;bridge_cfg);
+			pcie_capability_read_word(rdev-&gt;pdev, PCI_EXP_LNKCTL,
+						  &amp;gpu_cfg);
 
 			tmp16 = bridge_cfg | PCI_EXP_LNKCTL_HAWD;
-			pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL, tmp16);
+			pcie_capability_write_word(root, PCI_EXP_LNKCTL, tmp16);
 
 			tmp16 = gpu_cfg | PCI_EXP_LNKCTL_HAWD;
-			pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, tmp16);
+			pcie_capability_write_word(rdev-&gt;pdev, PCI_EXP_LNKCTL,
+						   tmp16);
 
 			tmp = RREG32_PCIE(PCIE_LC_STATUS1);
 			max_lw = (tmp &amp; LC_DETECTED_LINK_WIDTH_MASK) &gt;&gt; LC_DETECTED_LINK_WIDTH_SHIFT;
@@ -7165,15 +7162,23 @@ static void si_pcie_gen3_enable(struct radeon_device *rdev)
 
 			for (i = 0; i &lt; 10; i++) {
 				/* check status */
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_DEVSTA, &amp;tmp16);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_DEVSTA,
+							  &amp;tmp16);
 				if (tmp16 &amp; PCI_EXP_DEVSTA_TRPND)
 					break;
 
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &amp;bridge_cfg);
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, &amp;gpu_cfg);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL,
+							  &amp;bridge_cfg);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL,
+							  &amp;gpu_cfg);
 
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, &amp;bridge_cfg2);
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, &amp;gpu_cfg2);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL2,
+							  &amp;bridge_cfg2);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL2,
+							  &amp;gpu_cfg2);
 
 				tmp = RREG32_PCIE_PORT(PCIE_LC_CNTL4);
 				tmp |= LC_SET_QUIESCE;
@@ -7186,26 +7191,40 @@ static void si_pcie_gen3_enable(struct radeon_device *rdev)
 				msleep(100);
 
 				/* linkctl */
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &amp;tmp16);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL,
+							  &amp;tmp16);
 				tmp16 &amp;= ~PCI_EXP_LNKCTL_HAWD;
 				tmp16 |= (bridge_cfg &amp; PCI_EXP_LNKCTL_HAWD);
-				pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL, tmp16);
+				pcie_capability_write_word(root,
+							   PCI_EXP_LNKCTL,
+							   tmp16);
 
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, &amp;tmp16);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL,
+							  &amp;tmp16);
 				tmp16 &amp;= ~PCI_EXP_LNKCTL_HAWD;
 				tmp16 |= (gpu_cfg &amp; PCI_EXP_LNKCTL_HAWD);
-				pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL, tmp16);
+				pcie_capability_write_word(rdev-&gt;pdev,
+							   PCI_EXP_LNKCTL,
+							   tmp16);
 
 				/* linkctl2 */
-				pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, &amp;tmp16);
+				pcie_capability_read_word(root, PCI_EXP_LNKCTL2,
+							  &amp;tmp16);
 				tmp16 &amp;= ~((1 &lt;&lt; 4) | (7 &lt;&lt; 9));
 				tmp16 |= (bridge_cfg2 &amp; ((1 &lt;&lt; 4) | (7 &lt;&lt; 9)));
-				pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, tmp16);
+				pcie_capability_write_word(root,
+							   PCI_EXP_LNKCTL2,
+							   tmp16);
 
-				pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, &amp;tmp16);
+				pcie_capability_read_word(rdev-&gt;pdev,
+							  PCI_EXP_LNKCTL2,
+							  &amp;tmp16);
 				tmp16 &amp;= ~((1 &lt;&lt; 4) | (7 &lt;&lt; 9));
 				tmp16 |= (gpu_cfg2 &amp; ((1 &lt;&lt; 4) | (7 &lt;&lt; 9)));
-				pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, tmp16);
+				pcie_capability_write_word(rdev-&gt;pdev,
+							   PCI_EXP_LNKCTL2,
+							   tmp16);
 
 				tmp = RREG32_PCIE_PORT(PCIE_LC_CNTL4);
 				tmp &amp;= ~LC_SET_QUIESCE;
@@ -7219,7 +7238,7 @@ static void si_pcie_gen3_enable(struct radeon_device *rdev)
 	speed_cntl &amp;= ~LC_FORCE_DIS_SW_SPEED_CHANGE;
 	WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);
 
-	pci_read_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, &amp;tmp16);
+	pcie_capability_read_word(rdev-&gt;pdev, PCI_EXP_LNKCTL2, &amp;tmp16);
 	tmp16 &amp;= ~0xf;
 	if (speed_cap == PCIE_SPEED_8_0GT)
 		tmp16 |= 3; /* gen3 */
@@ -7227,7 +7246,7 @@ static void si_pcie_gen3_enable(struct radeon_device *rdev)
 		tmp16 |= 2; /* gen2 */
 	else
 		tmp16 |= 1; /* gen1 */
-	pci_write_config_word(rdev-&gt;pdev, gpu_pos + PCI_EXP_LNKCTL2, tmp16);
+	pcie_capability_write_word(rdev-&gt;pdev, PCI_EXP_LNKCTL2, tmp16);
 
 	speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);
 	speed_cntl |= LC_INITIATE_LINK_SPEED_CHANGE;
-- 
2.17.1

_______________________________________________
amd-gfx mailing list
amd-gfx@xxxxxxxxxxxxxxxxxxxxx
<a  rel="nofollow" href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a>



</pre>
<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
</div>
<hr>
<ul><li><strong>Follow-Ups</strong>:
<ul>
<li><strong><a name="36179" href="msg36179.html">Re: [PATCH] drm/radeon: Prefer pcie_capability_read_word()</a></strong>
<ul><li><em>From:</em> Bjorn Helgaas</li></ul></li>
</ul></li></ul>
<!--X-Follow-Ups-End-->
<!--X-References-->
<!--X-References-End-->
<!--X-BotPNI-->
<ul>
<li>Prev by Date:
<strong><a href="msg36142.html">[PATCH] drm/amdgpu: Prefer pcie_capability_read_word()</a></strong>
</li>
<li>Next by Date:
<strong><a href="msg36144.html">[PATCH] drm/amd/powerplay: change sysfs pp_dpm_xxx format for navi10</a></strong>
</li>
<li>Previous by thread:
<strong><a href="msg36142.html">[PATCH] drm/amdgpu: Prefer pcie_capability_read_word()</a></strong>
</li>
<li>Next by thread:
<strong><a href="msg36179.html">Re: [PATCH] drm/radeon: Prefer pcie_capability_read_word()</a></strong>
</li>
<li>Index(es):
<ul>
<li><a href="maillist.html#36143"><strong>Date</strong></a></li>
<li><a href="index.html#36143"><strong>Thread</strong></a></li>
</ul>
</li>
</ul>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<center>
<font size=-1>
<a href=/lists/>[Index&nbsp;of&nbsp;Archives]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-usb/>[Linux&nbsp;USB&nbsp;Devel]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-audio-users/>[Linux&nbsp;Audio&nbsp;Users]</a>
&nbsp;
&nbsp;
<a href=https://yosemitenews.info/>[Yosemite&nbsp;News]</a>
&nbsp;
&nbsp;
<a href=/lists/kernel/>[Linux&nbsp;Kernel]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-scsi/>[Linux&nbsp;SCSI]</a>
</font>
</center>
<hr>
<p>
<div>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<ins class="adsbygoogle"
     style="display:block"
     data-ad-format="autorelaxed"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="1424524564"></ins>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({});
</script>
</div>
<table width=100%>
<tr>
<td align=left>&nbsp;</td>
<td align=right><a href=/lists/><img src=/button_01.gif border=0 alt="Powered by Linux"></a></td>
</tr>
</table>
<!--X-User-Footer-End-->
<script type="text/javascript"> 
 function initAddThis() {
    addthis.init()
 }
initAddThis();
</script>
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
  ga('create', 'UA-760190-1', 'auto');
  ga('send', 'pageview');
</script>
</body>
</html>
