$date
	Sun Nov 12 22:48:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & i4 $end
$var reg 1 ' i5 $end
$var reg 1 ( i6 $end
$var reg 1 ) i7 $end
$var reg 1 * s0 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$scope module uut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & i4 $end
$var wire 1 ' i5 $end
$var wire 1 ( i6 $end
$var wire 1 ) i7 $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#3
0!
0"
#6
1!
1#
1,
#9
0!
0#
#12
1!
1$
0,
1+
#15
0!
0$
#18
1!
1%
1,
#21
0!
0%
#24
1!
1&
0,
0+
1*
#27
0!
0&
#30
1!
1'
1,
#33
0!
0'
#36
1!
1(
0,
1+
#39
0!
0(
#42
1!
1)
1,
#45
0!
0)
#48
