Analysis & Synthesis report for lab3top
Thu Apr 06 21:55:21 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Apr 06 21:55:20 2023               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab3top                                         ;
; Top-level Entity Name              ; buffer_ID_EX                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; buffer_ID_EX       ; lab3top            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 06 21:54:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c lab3top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file subtoptb.vhd
    Info (12022): Found design unit 1: subtoptb-tb_rtl
    Info (12023): Found entity 1: subtoptb
Info (12021): Found 2 design units, including 1 entities, in source file subtop.vhd
    Info (12022): Found design unit 1: subtop-subtop_rtl
    Info (12023): Found entity 1: subtop
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerFile-regFile_rtl
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file partialadder.vhd
    Info (12022): Found design unit 1: PartialAdder-struct
    Info (12023): Found entity 1: PartialAdder
Info (12021): Found 2 design units, including 1 entities, in source file mytff.vhd
    Info (12022): Found design unit 1: mytff-rtl
    Info (12023): Found entity 1: mytff
Info (12021): Found 2 design units, including 1 entities, in source file mydff.vhd
    Info (12022): Found design unit 1: mydff-rtl
    Info (12023): Found entity 1: mydff
Info (12021): Found 2 design units, including 1 entities, in source file mux8to1_8bit.vhd
    Info (12022): Found design unit 1: mux8to1_8bit-mux8rtl
    Info (12023): Found entity 1: mux8to1_8bit
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1_8bit.vhd
    Info (12022): Found design unit 1: mux2to1_8bit-mux2rtl
    Info (12023): Found entity 1: mux2to1_8bit
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1_3bit.vhd
    Info (12022): Found design unit 1: mux2to1_3bit-mux2rtl
    Info (12023): Found entity 1: mux2to1_3bit
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1_10bit.vhd
    Info (12022): Found design unit 1: mux2to1_10bit-mux2rtl
    Info (12023): Found entity 1: mux2to1_10bit
Info (12021): Found 2 design units, including 1 entities, in source file enreg8bit.vhd
    Info (12022): Found design unit 1: enreg8bit-enreg_rtl
    Info (12023): Found entity 1: enreg8bit
Info (12021): Found 2 design units, including 1 entities, in source file enreg10bit.vhd
    Info (12022): Found design unit 1: enreg10bit-enreg_rtl
    Info (12023): Found entity 1: enreg10bit
Info (12021): Found 2 design units, including 1 entities, in source file decoder3to8.vhd
    Info (12022): Found design unit 1: decoder3to8-decrtl
    Info (12023): Found entity 1: decoder3to8
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-rtl
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 2 design units, including 1 entities, in source file cla_top2.vhd
    Info (12022): Found design unit 1: CLA_top2-struct
    Info (12023): Found entity 1: CLA_top2
Info (12021): Found 2 design units, including 1 entities, in source file cla_top.vhd
    Info (12022): Found design unit 1: CLA_top-struct
    Info (12023): Found entity 1: CLA_top
Info (12021): Found 2 design units, including 1 entities, in source file aluctrlunit.vhd
    Info (12022): Found design unit 1: ALUCtrlUnit-rtl
    Info (12023): Found entity 1: ALUCtrlUnit
Info (12021): Found 2 design units, including 1 entities, in source file alu8bit.vhd
    Info (12022): Found design unit 1: alu8bit-alu8b_rtl
    Info (12023): Found entity 1: alu8bit
Info (12021): Found 2 design units, including 1 entities, in source file enreg32bit.vhd
    Info (12022): Found design unit 1: enreg32bit-enreg_rtl
    Info (12023): Found entity 1: enreg32bit
Info (12021): Found 2 design units, including 1 entities, in source file buffer_if_id.vhd
    Info (12022): Found design unit 1: buffer_IF_ID-rtl
    Info (12023): Found entity 1: buffer_IF_ID
Info (12021): Found 2 design units, including 1 entities, in source file enreg5bit.vhd
    Info (12022): Found design unit 1: enreg5bit-enreg_rtl
    Info (12023): Found entity 1: enreg5bit
Info (12021): Found 2 design units, including 1 entities, in source file buffer_ex_mem.vhd
    Info (12022): Found design unit 1: buffer_EX_MEM-rtl
    Info (12023): Found entity 1: buffer_EX_MEM
Info (12021): Found 2 design units, including 1 entities, in source file buffer_mem_wb.vhd
    Info (12022): Found design unit 1: buffer_MEM_WB-rtl
    Info (12023): Found entity 1: buffer_MEM_WB
Info (12021): Found 3 design units, including 1 entities, in source file forwardingunit.vhd
    Info (12022): Found design unit 1: forwardingUnit-rtl
    Info (12022): Found design unit 2: forwardingUnit-behav
    Info (12023): Found entity 1: forwardingUnit
Info (12021): Found 2 design units, including 1 entities, in source file if_stage.vhd
    Info (12022): Found design unit 1: IF_STAGE-if_rtl
    Info (12023): Found entity 1: IF_STAGE
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.vhd
    Info (12023): Found entity 1: ID_STAGE
Info (12021): Found 2 design units, including 1 entities, in source file datamemory.vhd
    Info (12022): Found design unit 1: datamemory-SYN
    Info (12023): Found entity 1: dataMemory
Info (12021): Found 2 design units, including 1 entities, in source file instmemory.vhd
    Info (12022): Found design unit 1: instmemory-SYN
    Info (12023): Found entity 1: instMemory
Info (12021): Found 2 design units, including 1 entities, in source file buffer_id_ex.vhd
    Info (12022): Found design unit 1: buffer_ID_EX-rtl
    Info (12023): Found entity 1: buffer_ID_EX
Error (10777): VHDL error at IF_STAGE.vhd(71): expected an architecture identifier in index File: Y:/pipelined-processor/IF_STAGE.vhd Line: 71
Error (10346): VHDL error at IF_STAGE.vhd(71): formal port or parameter "i_pinput" must have actual or default value File: Y:/pipelined-processor/IF_STAGE.vhd Line: 71
Error (10784): HDL error at IF_STAGE.vhd(28): see declaration for object "i_pinput" File: Y:/pipelined-processor/IF_STAGE.vhd Line: 28
Error (10346): VHDL error at IF_STAGE.vhd(71): formal port or parameter "i_enload" must have actual or default value File: Y:/pipelined-processor/IF_STAGE.vhd Line: 71
Error (10784): HDL error at IF_STAGE.vhd(29): see declaration for object "i_enload" File: Y:/pipelined-processor/IF_STAGE.vhd Line: 29
Error (10346): VHDL error at IF_STAGE.vhd(71): formal port or parameter "i_clk" must have actual or default value File: Y:/pipelined-processor/IF_STAGE.vhd Line: 71
Error (10784): HDL error at IF_STAGE.vhd(30): see declaration for object "i_clk" File: Y:/pipelined-processor/IF_STAGE.vhd Line: 30
Error (10346): VHDL error at IF_STAGE.vhd(71): formal port or parameter "i_clr" must have actual or default value File: Y:/pipelined-processor/IF_STAGE.vhd Line: 71
Error (10784): HDL error at IF_STAGE.vhd(31): see declaration for object "i_clr" File: Y:/pipelined-processor/IF_STAGE.vhd Line: 31
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning
    Error: Peak virtual memory: 496 megabytes
    Error: Processing ended: Thu Apr 06 21:55:24 2023
    Error: Elapsed time: 00:01:16
    Error: Total CPU time (on all processors): 00:00:02


