{
	"author": [
		"T. Shinsha",
		"T. Kubo",
		"Y. Sakataya",
		"J. Koshishita",
		"Koichiro Ishihara"
	],
	"booktitle": "Proceedings of the 23rd Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/ShinshaKSKI86",
	"doi": "10.1145/318013.318076",
	"ee": "http://doi.acm.org/10.1145/318013.318076",
	"pages": "391-397",
	"publisher": "IEEE Computer Society Press",
	"stemmed": [
		"increment",
		"logic",
		"synthesi",
		"through",
		"gate",
		"logic",
		"structur",
		"identif"
	],
	"tag": [
		"identification",
		"incremental",
		"logic",
		"synthesis"
	],
	"title": "Incremental logic synthesis through gate logic structure identification",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1986
}