Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto d8078c8dbdb74c74b6262b3e25b44c0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_3bit_testbench_behav xil_defaultlib.multiplier_3bit_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/3bitMultiplier/3bitMultiplier.srcs/sources_1/new/multiplier_3bit.v" Line 1. Module multiplier_3bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.multiplier_3bit_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_3bit_testbench_behav
