{"freq0": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0000", "base_addr": 1}, "freq1": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0011", "base_addr": 2}, "freq2": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0022", "base_addr": 3}, "freq3": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0033", "base_addr": 4}, "freq4": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0044", "base_addr": 5}, "freq5": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0055", "base_addr": 6}, "freq6": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0066", "base_addr": 7}, "freq7": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0077", "base_addr": 8}, "freq8": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0088", "base_addr": 9}, "freq9": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff0099", "base_addr": 10}, "freqa": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff00aa", "base_addr": 11}, "freqb": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff00bb", "base_addr": 12}, "freqc": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff00cc", "base_addr": 13}, "freqd": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff00dd", "base_addr": 14}, "freqe": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff00ee", "base_addr": 15}, "freqf": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0x7fff00ff", "base_addr": 16}, "test1": {"access": "r", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "100", "base_addr": 17}, "qdrvfreqsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 18}, "rdrvfreqsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 19}, "rdlofreqsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 20}, "test": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 24}, "reset_bram_read": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": 0, "base_addr": 25}, "bramsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "0", "base_addr": 26}, "amp": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "32000", "base_addr": 27}, "freq": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "22165112", "base_addr": 28}, "dacsel": {"access": "rw", "addr_width": 0, "data_width": 32, "sign": "unsigned", "init": "3", "base_addr": 29}}