

================================================================
== Vitis HLS Report for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'
================================================================
* Date:           Thu Aug  3 15:02:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.094 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA512_GEN_WT16  |       16|       16|         2|          1|          1|    16|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     1096|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1096|      136|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_165_64_1_1_U29  |mux_165_64_1_1  |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_437_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_431_p2      |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_V_1   |   9|          2|    5|         10|
    |t_V_fu_140               |   9|          2|    5|         10|
    |w_strm34_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |W_V_10_fu_184            |  64|   0|   64|          0|
    |W_V_11_fu_188            |  64|   0|   64|          0|
    |W_V_12_fu_192            |  64|   0|   64|          0|
    |W_V_13_fu_196            |  64|   0|   64|          0|
    |W_V_14_fu_200            |  64|   0|   64|          0|
    |W_V_15_fu_204            |  64|   0|   64|          0|
    |W_V_16_reg_740           |  64|   0|   64|          0|
    |W_V_1_fu_148             |  64|   0|   64|          0|
    |W_V_2_fu_152             |  64|   0|   64|          0|
    |W_V_3_fu_156             |  64|   0|   64|          0|
    |W_V_4_fu_160             |  64|   0|   64|          0|
    |W_V_5_fu_164             |  64|   0|   64|          0|
    |W_V_6_fu_168             |  64|   0|   64|          0|
    |W_V_7_fu_172             |  64|   0|   64|          0|
    |W_V_8_fu_176             |  64|   0|   64|          0|
    |W_V_9_fu_180             |  64|   0|   64|          0|
    |W_V_fu_144               |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |t_V_fu_140               |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1096|   0| 1096|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16|  return value|
|w_strm34_din             |  out|   64|     ap_fifo|                                           w_strm34|       pointer|
|w_strm34_num_data_valid  |   in|    6|     ap_fifo|                                           w_strm34|       pointer|
|w_strm34_fifo_cap        |   in|    6|     ap_fifo|                                           w_strm34|       pointer|
|w_strm34_full_n          |   in|    1|     ap_fifo|                                           w_strm34|       pointer|
|w_strm34_write           |  out|    1|     ap_fifo|                                           w_strm34|       pointer|
|blk_M_V                  |   in|   64|     ap_none|                                            blk_M_V|        scalar|
|blk_M_V_1                |   in|   64|     ap_none|                                          blk_M_V_1|        scalar|
|blk_M_V_2                |   in|   64|     ap_none|                                          blk_M_V_2|        scalar|
|blk_M_V_3                |   in|   64|     ap_none|                                          blk_M_V_3|        scalar|
|blk_M_V_4                |   in|   64|     ap_none|                                          blk_M_V_4|        scalar|
|blk_M_V_5                |   in|   64|     ap_none|                                          blk_M_V_5|        scalar|
|blk_M_V_6                |   in|   64|     ap_none|                                          blk_M_V_6|        scalar|
|blk_M_V_7                |   in|   64|     ap_none|                                          blk_M_V_7|        scalar|
|blk_M_V_8                |   in|   64|     ap_none|                                          blk_M_V_8|        scalar|
|blk_M_V_9                |   in|   64|     ap_none|                                          blk_M_V_9|        scalar|
|blk_M_V_10               |   in|   64|     ap_none|                                         blk_M_V_10|        scalar|
|blk_M_V_11               |   in|   64|     ap_none|                                         blk_M_V_11|        scalar|
|blk_M_V_12               |   in|   64|     ap_none|                                         blk_M_V_12|        scalar|
|blk_M_V_13               |   in|   64|     ap_none|                                         blk_M_V_13|        scalar|
|blk_M_V_14               |   in|   64|     ap_none|                                         blk_M_V_14|        scalar|
|blk_M_V_15               |   in|   64|     ap_none|                                         blk_M_V_15|        scalar|
|W_V_15_out               |  out|   64|      ap_vld|                                         W_V_15_out|       pointer|
|W_V_15_out_ap_vld        |  out|    1|      ap_vld|                                         W_V_15_out|       pointer|
|W_V_14_out               |  out|   64|      ap_vld|                                         W_V_14_out|       pointer|
|W_V_14_out_ap_vld        |  out|    1|      ap_vld|                                         W_V_14_out|       pointer|
|W_V_13_out               |  out|   64|      ap_vld|                                         W_V_13_out|       pointer|
|W_V_13_out_ap_vld        |  out|    1|      ap_vld|                                         W_V_13_out|       pointer|
|W_V_12_out               |  out|   64|      ap_vld|                                         W_V_12_out|       pointer|
|W_V_12_out_ap_vld        |  out|    1|      ap_vld|                                         W_V_12_out|       pointer|
|W_V_11_out               |  out|   64|      ap_vld|                                         W_V_11_out|       pointer|
|W_V_11_out_ap_vld        |  out|    1|      ap_vld|                                         W_V_11_out|       pointer|
|W_V_10_out               |  out|   64|      ap_vld|                                         W_V_10_out|       pointer|
|W_V_10_out_ap_vld        |  out|    1|      ap_vld|                                         W_V_10_out|       pointer|
|W_V_9_out                |  out|   64|      ap_vld|                                          W_V_9_out|       pointer|
|W_V_9_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_9_out|       pointer|
|W_V_8_out                |  out|   64|      ap_vld|                                          W_V_8_out|       pointer|
|W_V_8_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_8_out|       pointer|
|W_V_7_out                |  out|   64|      ap_vld|                                          W_V_7_out|       pointer|
|W_V_7_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_7_out|       pointer|
|W_V_6_out                |  out|   64|      ap_vld|                                          W_V_6_out|       pointer|
|W_V_6_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_6_out|       pointer|
|W_V_5_out                |  out|   64|      ap_vld|                                          W_V_5_out|       pointer|
|W_V_5_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_5_out|       pointer|
|W_V_4_out                |  out|   64|      ap_vld|                                          W_V_4_out|       pointer|
|W_V_4_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_4_out|       pointer|
|W_V_3_out                |  out|   64|      ap_vld|                                          W_V_3_out|       pointer|
|W_V_3_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_3_out|       pointer|
|W_V_2_out                |  out|   64|      ap_vld|                                          W_V_2_out|       pointer|
|W_V_2_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_2_out|       pointer|
|W_V_1_out                |  out|   64|      ap_vld|                                          W_V_1_out|       pointer|
|W_V_1_out_ap_vld         |  out|    1|      ap_vld|                                          W_V_1_out|       pointer|
|W_V_out                  |  out|   64|      ap_vld|                                            W_V_out|       pointer|
|W_V_out_ap_vld           |  out|    1|      ap_vld|                                            W_V_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------------------+--------------+

