

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 22:56:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       base_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      785|      785|  7.850 us|  7.850 us|  786|  786|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop          |      784|      784|        98|          -|          -|     8|        no|
        | + dot_product_loop  |       96|       96|        12|          -|          -|     8|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_Out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_Out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln8 = br void" [simple_dft.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln8, void, i4 0, void" [simple_dft.cpp:8]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln8 = add i4 %i, i4 1" [simple_dft.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i" [simple_dft.cpp:8]   --->   Operation 25 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i4 %i" [simple_dft.cpp:14]   --->   Operation 26 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln14, i3 0" [simple_dft.cpp:8]   --->   Operation 27 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp_eq  i4 %i, i4 8" [simple_dft.cpp:8]   --->   Operation 28 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split2, void" [simple_dft.cpp:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [simple_dft.cpp:10]   --->   Operation 31 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln12 = br void" [simple_dft.cpp:12]   --->   Operation 32 'br' 'br_ln12' <Predicate = (!icmp_ln8)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [simple_dft.cpp:18]   --->   Operation 33 'ret' 'ret_ln18' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln12, void %.split, i4 0, void %.split2" [simple_dft.cpp:12]   --->   Operation 34 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %.split, i32 0, void %.split2"   --->   Operation 35 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln12 = add i4 %j, i4 1" [simple_dft.cpp:12]   --->   Operation 36 'add' 'add_ln12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %j" [simple_dft.cpp:12]   --->   Operation 37 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %j" [simple_dft.cpp:14]   --->   Operation 38 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %tmp_cast, i6 %zext_ln14" [simple_dft.cpp:14]   --->   Operation 39 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %add_ln14" [simple_dft.cpp:14]   --->   Operation 40 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln14_1" [simple_dft.cpp:14]   --->   Operation 41 'getelementptr' 'M_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp_eq  i4 %j, i4 8" [simple_dft.cpp:12]   --->   Operation 42 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 43 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split, void" [simple_dft.cpp:12]   --->   Operation 44 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%V_In_addr = getelementptr i32 %V_In, i64 0, i64 %zext_ln12" [simple_dft.cpp:14]   --->   Operation 45 'getelementptr' 'V_In_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%V_In_load = load i3 %V_In_addr" [simple_dft.cpp:14]   --->   Operation 46 'load' 'V_In_load' <Predicate = (!icmp_ln12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%M_load = load i6 %M_addr" [simple_dft.cpp:14]   --->   Operation 47 'load' 'M_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln14 = icmp_eq  i4 %add_ln12, i4 8" [simple_dft.cpp:14]   --->   Operation 48 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %sum" [simple_dft.cpp:16]   --->   Operation 49 'bitcast' 'bitcast_ln16' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr i32 %V_Out, i64 0, i64 %zext_ln8" [simple_dft.cpp:16]   --->   Operation 50 'getelementptr' 'V_Out_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i3 %V_Out_addr" [simple_dft.cpp:16]   --->   Operation 51 'store' 'store_ln16' <Predicate = (icmp_ln12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 53 [1/2] (2.32ns)   --->   "%V_In_load = load i3 %V_In_addr" [simple_dft.cpp:14]   --->   Operation 53 'load' 'V_In_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%M_load = load i6 %M_addr" [simple_dft.cpp:14]   --->   Operation 54 'load' 'M_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %V_In_load" [simple_dft.cpp:14]   --->   Operation 55 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i32 %M_load" [simple_dft.cpp:14]   --->   Operation 56 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 58 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 58 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 59 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 59 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 60 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 60 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.53>
ST_9 : Operation 61 [6/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 61 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.53>
ST_10 : Operation 62 [5/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 62 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.53>
ST_11 : Operation 63 [4/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 63 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.53>
ST_12 : Operation 64 [3/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 64 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.53>
ST_13 : Operation 65 [2/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 65 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.53>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [simple_dft.cpp:6]   --->   Operation 66 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 67 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
br_ln8            (br               ) [ 011111111111111]
i                 (phi              ) [ 001000000000000]
add_ln8           (add              ) [ 011111111111111]
zext_ln8          (zext             ) [ 000111111111111]
trunc_ln14        (trunc            ) [ 000000000000000]
tmp_cast          (bitconcatenate   ) [ 000111111111111]
icmp_ln8          (icmp             ) [ 001111111111111]
empty             (speclooptripcount) [ 000000000000000]
br_ln8            (br               ) [ 000000000000000]
specloopname_ln10 (specloopname     ) [ 000000000000000]
br_ln12           (br               ) [ 001111111111111]
ret_ln18          (ret              ) [ 000000000000000]
j                 (phi              ) [ 000100000000000]
sum               (phi              ) [ 000100000000000]
add_ln12          (add              ) [ 001111111111111]
zext_ln12         (zext             ) [ 000000000000000]
zext_ln14         (zext             ) [ 000000000000000]
add_ln14          (add              ) [ 000000000000000]
zext_ln14_1       (zext             ) [ 000000000000000]
M_addr            (getelementptr    ) [ 000010000000000]
icmp_ln12         (icmp             ) [ 001111111111111]
empty_6           (speclooptripcount) [ 000000000000000]
br_ln12           (br               ) [ 000000000000000]
V_In_addr         (getelementptr    ) [ 000010000000000]
icmp_ln14         (icmp             ) [ 000011111111111]
bitcast_ln16      (bitcast          ) [ 000000000000000]
V_Out_addr        (getelementptr    ) [ 000000000000000]
store_ln16        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 011111111111111]
V_In_load         (load             ) [ 000001000000000]
M_load            (load             ) [ 000001000000000]
bitcast_ln14      (bitcast          ) [ 000000111000000]
bitcast_ln14_1    (bitcast          ) [ 000000111000000]
mul               (fmul             ) [ 000000000111111]
specloopname_ln6  (specloopname     ) [ 000000000000000]
sum_1             (facc             ) [ 001111111111111]
br_ln0            (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_In">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_Out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FACC"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="M_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="6" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="V_In_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="0"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_In_load/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_load/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="V_Out_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="1"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln16_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="1"/>
<pin id="89" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="j_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="1" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="sum_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="sum_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln8_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln14_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln12_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln14_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln14_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="1"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln14_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln12_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln14_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="bitcast_ln16_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bitcast_ln14_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="bitcast_ln14_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_1/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="6"/>
<pin id="206" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="facc(582) " fcode="facc"/>
<opset="sum_1/9 "/>
</bind>
</comp>

<comp id="208" class="1005" name="add_ln8_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="213" class="1005" name="zext_ln8_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_cast_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="1"/>
<pin id="220" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="226" class="1005" name="add_ln12_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="231" class="1005" name="M_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="V_In_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln14_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="6"/>
<pin id="246" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="249" class="1005" name="V_In_load_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_In_load "/>
</bind>
</comp>

<comp id="254" class="1005" name="M_load_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_load "/>
</bind>
</comp>

<comp id="259" class="1005" name="bitcast_ln14_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14 "/>
</bind>
</comp>

<comp id="264" class="1005" name="bitcast_ln14_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln14_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="mul_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="274" class="1005" name="sum_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="42" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="42" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="48" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="91" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="91" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="91" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="91" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="102" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="102" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="166"><net_src comp="102" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="181"><net_src comp="102" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="152" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="113" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="124" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="216"><net_src comp="130" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="221"><net_src comp="138" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="229"><net_src comp="152" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="234"><net_src comp="48" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="242"><net_src comp="55" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="247"><net_src comp="183" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="252"><net_src comp="62" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="257"><net_src comp="68" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="262"><net_src comp="194" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="267"><net_src comp="198" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="272"><net_src comp="120" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="277"><net_src comp="202" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {3 }
 - Input state : 
	Port: matrix_vector : M | {3 4 }
	Port: matrix_vector : V_In | {3 4 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		zext_ln8 : 1
		trunc_ln14 : 1
		tmp_cast : 2
		icmp_ln8 : 1
		br_ln8 : 2
	State 3
		add_ln12 : 1
		zext_ln12 : 1
		zext_ln14 : 1
		add_ln14 : 2
		zext_ln14_1 : 3
		M_addr : 4
		icmp_ln12 : 1
		br_ln12 : 2
		V_In_addr : 2
		V_In_load : 3
		M_load : 5
		icmp_ln14 : 2
		bitcast_ln16 : 1
		store_ln16 : 2
	State 4
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   facc   |     grp_fu_202     |    0    |   312   |   721   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_120     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln8_fu_124   |    0    |    0    |    13   |
|    add   |   add_ln12_fu_152  |    0    |    0    |    13   |
|          |   add_ln14_fu_167  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_146  |    0    |    0    |    9    |
|   icmp   |  icmp_ln12_fu_177  |    0    |    0    |    9    |
|          |  icmp_ln14_fu_183  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |   zext_ln8_fu_130  |    0    |    0    |    0    |
|   zext   |  zext_ln12_fu_158  |    0    |    0    |    0    |
|          |  zext_ln14_fu_163  |    0    |    0    |    0    |
|          | zext_ln14_1_fu_172 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln14_fu_134 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|   tmp_cast_fu_138  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   455   |   1109  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    M_addr_reg_231    |    6   |
|    M_load_reg_254    |   32   |
|   V_In_addr_reg_239  |    3   |
|   V_In_load_reg_249  |   32   |
|   add_ln12_reg_226   |    4   |
|    add_ln8_reg_208   |    4   |
|bitcast_ln14_1_reg_264|   32   |
| bitcast_ln14_reg_259 |   32   |
|       i_reg_87       |    4   |
|   icmp_ln14_reg_244  |    1   |
|       j_reg_98       |    4   |
|      mul_reg_269     |   32   |
|     sum_1_reg_274    |   32   |
|      sum_reg_109     |   32   |
|   tmp_cast_reg_218   |    6   |
|   zext_ln8_reg_213   |   64   |
+----------------------+--------+
|         Total        |   320  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_120    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_120    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   146  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   455  |  1109  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   775  |  1145  |
+-----------+--------+--------+--------+--------+
