 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  0.28	  vpr	  58.45 MiB	  	  0.01	  6144	  -1	  -1	  1	  0.02	  -1	  -1	  29936	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  59848	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  20.2 MiB	  0.00	  6	  6	  9	  3	  5	  1	  58.4 MiB	  0.00	  0.00	  0.55447	  0.55447	  -0.91031	  -0.55447	  0.55447	  0.00	  9.976e-06	  6.52e-06	  7.6749e-05	  5.6941e-05	  -1	  -1	  -1	  -1	  -1	  2	  4	  18000	  18000	  14049.7	  1561.07	  0.00	  0.00104585	  0.000969915	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  0.30	  vpr	  58.29 MiB	  	  0.01	  6144	  -1	  -1	  1	  0.02	  -1	  -1	  29976	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  59684	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  19.8 MiB	  0.00	  9	  9	  9	  3	  3	  3	  58.3 MiB	  0.00	  0.00	  0.56425	  0.48631	  -0.91031	  -0.48631	  0.48631	  0.00	  1.188e-05	  7.583e-06	  0.000105925	  7.7125e-05	  -1	  -1	  -1	  -1	  -1	  4	  3	  18000	  18000	  15707.9	  1745.32	  0.00	  0.00124969	  0.0011614	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  2.93	  vpr	  61.18 MiB	  	  0.23	  59136	  -1	  -1	  2	  0.98	  -1	  -1	  47688	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  62648	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  21.4 MiB	  0.02	  118	  29	  74491	  53594	  2922	  17975	  61.2 MiB	  0.07	  0.00	  1.99335	  1.49664	  -15.1312	  -1.49664	  1.49664	  0.00	  0.000233205	  0.000216293	  0.0172839	  0.0160858	  -1	  -1	  -1	  -1	  -1	  30	  5	  3.042e+06	  2.79e+06	  863192.	  3836.41	  0.01	  0.0222478	  0.0206861	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  3.04	  vpr	  60.80 MiB	  	  0.24	  59136	  -1	  -1	  2	  1.00	  -1	  -1	  47688	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  62264	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  21.4 MiB	  0.03	  126	  35	  58366	  40661	  3888	  13817	  60.8 MiB	  0.07	  0.00	  1.66097	  1.49775	  -14.6138	  -1.49775	  1.49775	  0.00	  0.000284678	  0.000268223	  0.0178073	  0.0165696	  -1	  -1	  -1	  -1	  -1	  59	  6	  3.042e+06	  2.79e+06	  892591.	  3967.07	  0.01	  0.0247525	  0.0230678	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  0.33	  vpr	  64.29 MiB	  	  0.02	  6144	  -1	  -1	  1	  0.02	  -1	  -1	  29576	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  65828	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  25.6 MiB	  0.00	  6	  6	  9	  3	  5	  1	  64.3 MiB	  0.00	  0.00	  0.55247	  0.55247	  -0.90831	  -0.55247	  0.55247	  0.00	  9.729e-06	  6.339e-06	  7.9263e-05	  5.976e-05	  -1	  -1	  -1	  -1	  -1	  2	  3	  53894	  53894	  12370.0	  1374.45	  0.00	  0.00103058	  0.000959115	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  0.31	  vpr	  64.28 MiB	  	  0.02	  6144	  -1	  -1	  1	  0.02	  -1	  -1	  29960	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  65824	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  25.6 MiB	  0.00	  9	  9	  9	  3	  3	  3	  64.3 MiB	  0.00	  0.00	  0.56425	  0.48631	  -0.90831	  -0.48631	  0.48631	  0.00	  9.876e-06	  6.234e-06	  7.3679e-05	  5.1786e-05	  -1	  -1	  -1	  -1	  -1	  4	  2	  53894	  53894	  14028.3	  1558.70	  0.00	  0.00101609	  0.00094461	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	  2.54	  vpr	  71.95 MiB	  	  0.09	  16512	  -1	  -1	  2	  0.10	  -1	  -1	  33548	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  73680	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.6 MiB	  0.30	  19535.2	  9403	  201640	  62641	  137257	  1742	  72.0 MiB	  0.68	  0.01	  4.8206	  4.25856	  -4465.81	  -4.25856	  4.25856	  0.00	  0.00287295	  0.00249332	  0.29756	  0.256221	  -1	  -1	  -1	  -1	  -1	  13391	  11	  4.25198e+07	  1.05374e+07	  2.96205e+06	  3778.13	  0.24	  0.414264	  0.362744	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_-start_odin_--clock_modeling_route_--route_chan_width_60	  2.48	  vpr	  71.11 MiB	  	  0.09	  16512	  -1	  -1	  2	  0.11	  -1	  -1	  33548	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  72820	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.0 MiB	  0.30	  19711.2	  8388	  169885	  54274	  112760	  2851	  71.1 MiB	  0.58	  0.01	  4.71974	  3.83094	  -3777.35	  -3.83094	  3.83094	  0.00	  0.00309026	  0.00258567	  0.250079	  0.21639	  -1	  -1	  -1	  -1	  -1	  12456	  13	  4.25198e+07	  1.05374e+07	  3.02951e+06	  3864.17	  0.25	  0.365323	  0.321413	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
