<component id="root" name="root">
  <component id="system" name="system">
    
    <param name="number_of_cores" value="4" />
    <param name="number_of_L1Directories" value="0" />
    <param name="number_of_L2Directories" value="0" />
    <param name="number_of_L2s" value="1" /> 
    <param name="Private_L2" value="1" />
    <param name="number_of_L3s" value="1" /> 
    <param name="number_of_NoCs" value="1" />
    <param name="homogeneous_cores" value="1" />
    <param name="homogeneous_L2s" value="1" />
    <param name="homogeneous_L1Directories" value="1" />
    <param name="homogeneous_L2Directories" value="1" />
    <param name="homogeneous_L3s" value="1" />
    <param name="homogeneous_ccs" value="1" />
    <param name="homogeneous_NoCs" value="1" />
    <param name="core_tech_node" value="22" />
    <param name="target_core_clockrate" value="3000" /> 
    
    <param name="temperature" value="380" /> 
    <param name="number_cache_levels" value="3" />
    <param name="interconnect_projection_type" value="0" />
    <param name="device_type" value="0" />
    <param name="longer_channel_device" value="0" />
    <param name="power_gating" value="1" />
    <param name="machine_bits" value="64" />
    <param name="virtual_address_width" value="64" />
    <param name="physical_address_width" value="52" />
    <param name="virtual_memory_page_size" value="4096" />
     
    <stat name="total_cycles" value="stats.system.cpu0.numCycles" />
    <stat name="idle_cycles" value="stats.system.cpu0.idleCycles" />
    <stat name="busy_cycles" value="stats.system.cpu0.numCycles - stats.system.cpu0.idleCycles" />
      
    
    <component id="system.core0" name="core0">
      
      <param name="clock_rate" value="3000" /> 
      <param name="vdd" value="1.25" />
      <param name="power_gating_vcc" value="-1" />
      <param name="opt_local" value="0" /> 
      <param name="instruction_length" value="32" />
      <param name="opcode_width" value="16" />
      <param name="x86" value="1" />
      <param name="micro_opcode_width" value="8" />
      <param name="machine_type" value="0" />
      
      <param name="number_hardware_threads" value="config.system.cpu.numThreads" />
       
      <param name="fetch_width" value="config.system.cpu.fetchWidth" />
      
      <param name="number_instruction_fetch_ports" value="1" />
      <param name="decode_width" value="config.system.cpu.decodeWidth" />
      
      <param name="issue_width" value="config.system.cpu.issueWidth" />
      <param name="peak_issue_width" value="config.system.cpu.issueWidth" />
      
      <param name="commit_width" value="config.system.cpu.commitWidth" />
      
      <param name="fp_issue_width" value="2" />
      <param name="prediction_width" value="1" /> 
      
       
      <param name="pipelines_per_core" value="1,1" />
      
      <param name="pipeline_depth" value="31,31" />
      
      
      <param name="ALU_per_core" value="6" />
      
      <param name="MUL_per_core" value="1" />
      
      <param name="FPU_per_core" value="2" />    
      
      <param name="instruction_buffer_size" value="32" />
      
      <param name="decoded_stream_buffer_size" value="16" />
      <param name="instruction_window_scheme" value="0" />
      
      <param name="instruction_window_size" value="10000" />
      <param name="fp_instruction_window_size" value="10000" />
      
      <param name="ROB_size" value="config.system.cpu.numROBEntries" />
      
      
      <param name="archi_Regs_IRF_size" value="16" />     
      <param name="archi_Regs_FRF_size" value="32" />
      
      <param name="phy_Regs_IRF_size" value="config.system.cpu.numPhysIntRegs" />
      <param name="phy_Regs_FRF_size" value="config.system.cpu.numPhysFloatRegs" />
      
      <param name="rename_scheme" value="0" />
      
      <param name="register_windows_size" value="0" />
      
      
      <param name="LSU_order" value="inorder" />
      <param name="store_buffer_size" value="config.system.cpu.SQEntries" />
      
      <param name="load_buffer_size" value="config.system.cpu.LQEntries" /> 
       
      <param name="memory_ports" value="2" />  
        
      
      <param name="RAS_size" value="config.system.cpu.branchPred.RASSize" />           
      
      
      <stat name="total_instructions" value="stats.system.cpu0.iq.iqInstsIssued" />
      <stat name="int_instructions" value="stats.system.cpu0.iq.FU_type_0::No_OpClass + stats.system.cpu0.iq.FU_type_0::IntAlu +stats.system.cpu0.iq.FU_type_0::IntMult + stats.system.cpu0.iq.FU_type_0::IntDiv + stats.system.cpu0.iq.FU_type_0::IprAccess " />
      <stat name="fp_instructions" value="stats.system.cpu0.iq.FU_type_0::FloatAdd + stats.system.cpu0.iq.FU_type_0::FloatCmp + stats.system.cpu0.iq.FU_type_0::FloatCvt + stats.system.cpu0.iq.FU_type_0::FloatMult + stats.system.cpu0.iq.FU_type_0::FloatDiv + stats.system.cpu0.iq.FU_type_0::FloatSqrt" />
      <stat name="branch_instructions" value="stats.system.cpu0.branchPred.condPredicted" />
      <stat name="branch_mispredictions" value="stats.system.cpu0.branchPred.condIncorrect" />
      <stat name="load_instructions" value="stats.system.cpu0.iq.FU_type_0::MemRead + stats.system.cpu0.iq.FU_type_0::InstPrefetch" />
      <stat name="store_instructions" value="stats.system.cpu0.iq.FU_type_0::MemWrite" />
      <stat name="committed_instructions" value="stats.system.cpu0.commit.committedInsts" />
      <stat name="committed_int_instructions" value="stats.system.cpu0.commit.int_insts" />
      <stat name="committed_fp_instructions" value="stats.system.cpu0.commit.fp_insts" />
      <stat name="pipeline_duty_cycle" value="1" />
      
    <stat name="total_cycles" value="stats.system.cpu0.numCycles" />
    <stat name="idle_cycles" value="stats.system.cpu0.idleCycles" />
    <stat name="busy_cycles" value="stats.system.cpu0.numCycles - stats.system.cpu0.idleCycles" />

      
      
      <stat name="ROB_reads" value="stats.system.cpu0.rob.rob_reads" />
      <stat name="ROB_writes" value="stats.system.cpu0.rob.rob_writes" />
      
      <stat name="rename_reads" value="stats.system.cpu0.rename.int_rename_lookups" /> 
      <stat name="rename_writes" value="int(stats.system.cpu0.rename.RenamedOperands * stats.system.cpu0.rename.int_rename_lookups / stats.system.cpu0.rename.RenameLookups)" />
      <stat name="fp_rename_reads" value="stats.system.cpu0.rename.fp_rename_lookups" />
      <stat name="fp_rename_writes" value="int(stats.system.cpu0.rename.RenamedOperands * stats.system.cpu0.rename.fp_rename_lookups / stats.system.cpu0.rename.RenameLookups)" />
      
      
      <stat name="inst_window_reads" value="stats.system.cpu0.iq.int_inst_queue_reads" />
      <stat name="inst_window_writes" value="stats.system.cpu0.iq.int_inst_queue_writes" />
      <stat name="inst_window_wakeup_accesses" value="stats.system.cpu0.iq.int_inst_queue_wakeup_accesses" />
      <stat name="fp_inst_window_reads" value="stats.system.cpu0.iq.fp_inst_queue_reads" />
      <stat name="fp_inst_window_writes" value="stats.system.cpu0.iq.fp_inst_queue_writes" />
      <stat name="fp_inst_window_wakeup_accesses" value="stats.system.cpu0.iq.fp_inst_queue_wakeup_accesses" />
      
      <stat name="int_regfile_reads" value="stats.system.cpu0.int_regfile_reads" />
      <stat name="float_regfile_reads" value="stats.system.cpu0.fp_regfile_reads" />
      <stat name="int_regfile_writes" value="stats.system.cpu0.int_regfile_writes" />
      <stat name="float_regfile_writes" value="stats.system.cpu0.fp_regfile_writes" />
      
      <stat name="function_calls" value="stats.system.cpu0.commit.function_calls" />
      <stat name="context_switches" value="stats.system.cpu0.workload.num_syscalls" />
      
      
      <stat name="ialu_accesses" value="stats.system.cpu0.iq.int_alu_accesses+(stats.system.cpu0.l2.conversionMisses *5)+(stats.system.cpu0.l2.NumberOfConversion*3)+ (stats.system.cpu0.l2.ConversionWrtBack)*20" />     
      <stat name="fpu_accesses" value="stats.system.cpu0.iq.fp_alu_accesses" />
      <stat name="mul_accesses" value="0" />
      <stat name="cdb_alu_accesses" value="0" />
      <stat name="cdb_mul_accesses" value="0" />
      <stat name="cdb_fpu_accesses" value="0" />
      
      
      
      <stat name="IFU_duty_cycle" value="0.25" />      
      <stat name="LSU_duty_cycle" value="0.25" />
      <stat name="MemManU_I_duty_cycle" value="0.25" />
      <stat name="MemManU_D_duty_cycle" value="0.25" />
      <stat name="ALU_duty_cycle" value="1" />
      <stat name="MUL_duty_cycle" value="0.3" />
      <stat name="FPU_duty_cycle" value="0.3" />
      <stat name="ALU_cdb_duty_cycle" value="1" />
      <stat name="MUL_cdb_duty_cycle" value="0.3" />
      <stat name="FPU_cdb_duty_cycle" value="0.3" />
      <param name="number_of_BPT" value="2" />
      <component id="system.core0.predictor" name="PBT">
        
        <param name="local_predictor_size" value="10,3" />
        <param name="local_predictor_entries" value="1024" />
        <param name="global_predictor_entries" value="4096" />
        <param name="global_predictor_bits" value="2" />
        <param name="chooser_predictor_entries" value="4096" />
        <param name="chooser_predictor_bits" value="2" />
        
      </component>
      <component id="system.core0.itlb" name="itlb">
        <param name="number_entries" value="config.system.cpu.itb.size" />
        <stat name="total_accesses" value="stats.system.cpu0.itb_walker_cache.tags.tag_accesses" />
        <stat name="total_misses" value="0" />
        <stat name="conflicts" value="0" />  
        
      </component>
      <component id="system.core0.icache" name="icache">
        
        <param name="icache_config" value="config.system.cpu.icache.size,config.system.cpu.icache.tags.block_size,config.system.cpu.icache.assoc,1,1,config.system.cpu.icache.response_latency,config.system.cpu.icache.tags.block_size,0" />
        
        
        <param name="buffer_sizes" value="config.system.cpu.icache.mshrs,config.system.cpu.icache.mshrs,config.system.cpu.icache.mshrs,config.system.cpu.icache.mshrs" />
         
        <stat name="read_accesses" value="stats.system.cpu0.icache.ReadReq_accesses::total" />
        <stat name="read_misses" value="stats.system.cpu0.icache.ReadReq_misses::total" />
        <stat name="conflicts" value="stats.system.cpu0.icache.tags.replacements" />        
      </component>
      <component id="system.core0.dtlb" name="dtlb">
        <param name="number_entries" value="config.system.cpu.dtb.size+(config.system.cpu.dtb.size/2)" />
        <stat name="total_accesses" value="stats.system.cpu0.dtb_walker_cache.tags.data_accesses" />
        <stat name="total_misses" value="0" />
        <stat name="conflicts" value="0" />  
      </component>
      <component id="system.core0.dcache" name="dcache">
              
        <param name="dcache_config" value="config.system.cpu.dcache.size+2048,config.system.cpu.dcache.tags.block_size,config.system.cpu.dcache.assoc,1,1,config.system.cpu.dcache.response_latency,config.system.cpu.dcache.tags.block_size,0" />
        <param name="buffer_sizes" value="config.system.cpu.dcache.mshrs,config.system.cpu.dcache.mshrs,config.system.cpu.dcache.mshrs,config.system.cpu.dcache.mshrs" />
          
        <stat name="read_accesses" value="stats.system.cpu0.dcache.ReadReq_accesses::total" />
        <stat name="write_accesses" value="stats.system.cpu0.dcache.WriteReq_accesses::total" />
        <stat name="read_misses" value="stats.system.cpu0.dcache.ReadReq_misses::total" />
        <stat name="write_misses" value="stats.system.cpu0.dcache.WriteReq_misses::total" />
        <stat name="conflicts" value="stats.system.cpu0.dcache.tags.replacements" />  
      </component>
      <param name="number_of_BTB" value="2" />
      <component id="system.core0.BTB" name="BTB">
              
        <param name="BTB_config" value="5120,4,2,1, 1,3" /> 
        
        <stat name="read_accesses" value="stats.system.cpu0.branchPred.BTBLookups" /> 
        <stat name="write_accesses" value="stats.system.cpu0.commit.branches" />
      </component>
  </component>
    <component id="system.L1Directory0" name="L1Directory0">
        <param name="Directory_type" value="0" />
           
        <param name="Dir_config" value="4096,2,0,1,100,100, 8" />
        
          <param name="buffer_sizes" value="8, 8, 8, 8" /> 
        
          <param name="clockrate" value="3000" />
          <param name="vdd" value="0" />
          <param name="power_gating_vcc" value="-1" />
        <param name="ports" value="1,1,1" />
        
        <param name="device_type" value="0" />
        
        <stat name="read_accesses" value="800000" />
        <stat name="write_accesses" value="27276" />
        <stat name="read_misses" value="1632" />
        <stat name="write_misses" value="183" />
        <stat name="conflicts" value="20" /> 
    </component>
    <component id="system.L2Directory0" name="L2Directory0">
        <param name="Directory_type" value="1" />
           
        <param name="Dir_config" value="1048576,16,16,1,2, 100" />
        
          <param name="buffer_sizes" value="8, 8, 8, 8" /> 
        
          <param name="clockrate" value="3000" />
          <param name="vdd" value="0" />
          <param name="power_gating_vcc" value="-1" />
          <param name="ports" value="1,1,1" />
        
        <param name="device_type" value="0" />
        
        <stat name="read_accesses" value="58824" />
        <stat name="write_accesses" value="27276" />
        <stat name="read_misses" value="1632" />
        <stat name="write_misses" value="183" />
        <stat name="conflicts" value="100" />  
    </component>
    <component id="system.L20" name="L20">
      
	
	<param name="L2_config" value="config.system.cpu.l2.size,config.system.cpu.l2.tags.block_size,config.system.cpu.l2.assoc,1,1,config.system.cpu.l2.response_latency,config.system.cpu.l2.tags.block_size,0" />
        
        <param name="buffer_sizes" value="16, 16, 16, 16" />
          
        <param name="clockrate" value="3400" />
        <param name="vdd" value="0" />
        <param name="power_gating_vcc" value="-1" />
        <param name="ports" value="1,1,1" />
        
        <param name="device_type" value="0" />
        <stat name="read_accesses" value="stats.system.cpu0.l2.overall_accesses::total" />
        <stat name="write_accesses" value="stats.system.cpu0.l2.WritebackDirty_hits::total" />
        <stat name="read_misses" value="stats.system.cpu0.l2.overall_misses::total" />
        <stat name="write_misses" value="0" />
        <stat name="conflicts" value="stats.system.cpu0.l2.tags.replacements" />
          <stat name="duty_cycle" value="0.5" /> 
    </component>
    

<component id="system.L30" name="L30">
	<param name="L3_config" value="config.system.l3.size,config.system.l3.tags.block_size,config.system.l3.assoc, 16, 16, config.system.l3.response_latency,1" />
        
        
        
	<param name="clockrate" value="3400" />
        <param name="ports" value="1,1,1" />
        
        <param name="device_type" value="0" />
        <param name="vdd" value="0" />
        <param name="power_gating_vcc" value="-1" />
        <param name="buffer_sizes" value="16, 16, 16, 16" />
          
        <stat name="read_accesses" value="stats.system.l3.overall_accesses::total" />
        <stat name="write_accesses" value="stats.system.l3.WritebackDirty_hits::total" />
        <stat name="read_misses" value="stats.system.l3.overall_misses::total" />
        <stat name="write_misses" value="0" />
        <stat name="conflicts" value="stats.system.l3.tags.replacements" />  
        <stat name="duty_cycle" value="1" /> 
    </component>

    <component id="system.NoC0" name="noc0">
      <param name="clockrate" value="3400" />
      <param name="vdd" value="0" />
      <param name="power_gating_vcc" value="-1" />
      <param name="type" value="0" />
      
      <param name="horizontal_nodes" value="1" />
      <param name="vertical_nodes" value="1" />
      <param name="has_global_link" value="0" />
      
      <param name="link_throughput" value="1" />
      <param name="link_latency" value="1" />
      
      
      <param name="input_ports" value="1" />
      <param name="output_ports" value="1" />
      
      <param name="flit_bits" value="512" />
      <param name="chip_coverage" value="1" />
      
      <param name="link_routing_over_percentage" value="0.5" />
      
      
      <stat name="total_accesses" value="stats.system.membus.pkt_count::total+stats.system.tol3bus.pkt_count::total+(stats.system.cpu1.tol2bus.pkt_count::total*4)" />
      
      <stat name="duty_cycle" value="1" />
    </component>    

    <component id="system.mc" name="mc">
      
      
      <param name="type" value="0" /> 
      <param name="mc_clock" value="200" /> 
      <param name="vdd" value="0" />
      <param name="power_gating_vcc" value="-1" />
      <param name="peak_transfer_rate" value="12800" />
      <param name="block_size" value="64" />
      <param name="number_mcs" value="2" />
      
      <param name="memory_channels_per_mc" value="1" />
      <param name="number_ranks" value="2" />
      <param name="withPHY" value="1" />
      
      <param name="req_window_size_per_channel" value="32" />
      <param name="IO_buffer_size_per_channel" value="32" />
      <param name="databus_width" value="128" />
      <param name="addressbus_width" value="51" />
      
	<stat name="memory_accesses" value="stats.system.mem_ctrls0.readReqs+stats.system.mem_ctrls0.writeReqs+stats.system.mem_ctrls1.readReqs+stats.system.mem_ctrls1.writeReqs" /> 
      
      <stat name="memory_reads" value="stats.system.mem_ctrls0.readReqs+stats.system.mem_ctrls1.readReqs" />
      <stat name="memory_writes" value="stats.system.mem_ctrls0.writeReqs+stats.system.mem_ctrls1.writeReqs" />
             
    </component>

    <component id="system.niu" name="niu">
      
      
      <param name="type" value="0" /> 
      <param name="clockrate" value="350" />
      <param name="vdd" value="0" />
      <param name="power_gating_vcc" value="-1" />
      <param name="number_units" value="0" /> 
      <stat name="duty_cycle" value="1.0" /> 
      <stat name="total_load_perc" value="0.7" /> 
              
    </component>

    <component id="system.pcie" name="pcie">
      
      
      <param name="type" value="0" /> 
      <param name="withPHY" value="1" />
      <param name="clockrate" value="350" />
      <param name="vdd" value="0" />
      <param name="power_gating_vcc" value="-1" />
      <param name="number_units" value="0" />
      <param name="num_channels" value="8" /> 
      <stat name="duty_cycle" value="1.0" /> 
      <stat name="total_load_perc" value="0.7" /> 
              
    </component>

    <component id="system.flashc" name="flashc">
        <param name="number_flashcs" value="0" />
      <param name="type" value="1" /> 
            <param name="withPHY" value="1" />
      <param name="peak_transfer_rate" value="200" />
      <param name="vdd" value="0" />
      <param name="power_gating_vcc" value="-1" />
      <stat name="duty_cycle" value="1.0" /> 
      <stat name="total_load_perc" value="0.7" /> 
              
    </component>


    </component>
</component>