# Routing ÅšcieÅ¼ek - Techniki Prowadzenia

## ğŸ¯ Wprowadzenie

Routing Å›cieÅ¼ek to proces tworzenia fizycznych poÅ‚Ä…czeÅ„ elektrycznych miÄ™dzy komponentami na PCB. To jeden z najwaÅ¼niejszych i najbardziej wymagajÄ…cych etapÃ³w projektowania PCB, ktÃ³ry bezpoÅ›rednio wpÅ‚ywa na wydajnoÅ›Ä‡, niezawodnoÅ›Ä‡ i EMI ukÅ‚adu.

## ğŸ›¤ï¸ Podstawy routingu

### Co to jest routing?

#### Definicja
- **Routing**: tworzenie Å›cieÅ¼ek miedzianych (traces) Å‚Ä…czÄ…cych komponenty
- **Net**: logiczne poÅ‚Ä…czenie miÄ™dzy pinami
- **Track/Trace**: fizyczna Å›cieÅ¼ka miedziana na PCB
- **Via**: poÅ‚Ä…czenie miÄ™dzy warstwami

#### Cele routingu
- **Connectivity**: wszystkie nets poÅ‚Ä…czone
- **Signal integrity**: zachowanie jakoÅ›ci sygnaÅ‚Ã³w
- **EMI compliance**: minimalizacja zakÅ‚Ã³ceÅ„
- **Manufacturing**: zgodnoÅ›Ä‡ z zasadami produkcji

### Typy poÅ‚Ä…czeÅ„

#### Point-to-point
```
Component A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Component B
```
- **Zastosowanie**: pojedyncze sygnaÅ‚y
- **Optymalizacja**: minimalna dÅ‚ugoÅ›Ä‡

#### Multi-point (Star)
```
        Component A
             â”‚
Component B â”€â”¼â”€ Component C
             â”‚
        Component D
```
- **Zastosowanie**: sygnaÅ‚y zasilania, clock
- **Kontrola**: impedancja, timing

#### Daisy chain
```
Comp A â”€â”€â–º Comp B â”€â”€â–º Comp C â”€â”€â–º Comp D
```
- **Zastosowanie**: magistrale danych
- **Uwaga**: propagation delay

## ğŸ“ SzerokoÅ›ci Å›cieÅ¼ek

### Obliczanie szerokoÅ›ci

#### WzÃ³r podstawowy (IPC-2221)
```
Area [milÂ²] = (Current [A] / (k Ã— Î”T[Â°C]^b))^(1/c)

gdzie:
k = 0.048 (external), 0.024 (internal)
b = 0.44
c = 0.725
Î”T = przyrost temperatury
```

#### PrzykÅ‚adowe szerokoÅ›ci
```
PrÄ…d [A]  External [mm]  Internal [mm]  Uwagi
0.1       0.08           0.11           SygnaÅ‚y cyfrowe
0.5       0.20           0.30           GPIO, I/O
1.0       0.40           0.65           Zasilanie lokalne
2.0       0.80           1.30           Zasilanie gÅ‚Ã³wne
5.0       2.0            3.0            High power
```

### Praktyczne guidelines

#### Minimalne szerokoÅ›ci
- **Signal traces**: 0.1mm (4 mil) minimum
- **Power traces**: calculate based on current
- **Ground**: use plane when possible
- **High-frequency**: impedance controlled

#### Standardowe wartoÅ›ci
```
0.1mm (4 mil)   - minimum, light signals
0.15mm (6 mil)  - safe minimum, general I/O  
0.2mm (8 mil)   - preferred minimum
0.25mm (10 mil) - comfortable for hand routing
0.3mm (12 mil)  - power distribution
0.5mm+ (20 mil) - high current paths
```

## ğŸ¯ Strategie routingu

### Hierarchia routingu

#### 1. Critical nets first
```
Priority 1: Power, Ground
Priority 2: Clocks, Reset
Priority 3: High-speed signals  
Priority 4: Analog signals
Priority 5: General I/O
```

#### 2. Routing order
1. **Power distribution**: planes and heavy traces
2. **Ground connections**: return paths
3. **Clock signals**: timing-critical
4. **High-speed digital**: fast edges
5. **Analog signals**: sensitive to noise
6. **Low-speed digital**: remaining connections

### Routing techniques

#### Manual routing
- **Full control**: designer controls every trace
- **Optimization**: optimal for critical signals
- **Time**: labor-intensive
- **Skill**: requires experience

#### Auto-routing
- **Speed**: fast completion
- **Consistency**: uniform approach
- **Limitations**: may not be optimal
- **Post-processing**: usually needs cleanup

#### Interactive routing
- **Balance**: human guidance + tool assistance
- **Modern approach**: current best practice
- **Flexibility**: adjust strategy as needed

## ğŸ“ Design rules dla routingu

### Spacing rules

#### Minimum clearances
```
Feature              Minimum [mm]
Trace to trace       0.1
Trace to pad         0.1  
Via to via          0.2
Via to trace        0.1
Pad to board edge   0.2
```

#### High-voltage clearances
```
Voltage [V]    Air Gap [mm]    PCB Surface [mm]
12             0.1             0.1
24             0.2             0.2
48             0.4             0.4
110            1.0             1.6
230            2.0             3.2
```

### Via rules

#### Standard vias
- **Drill size**: 0.15mm minimum, 0.2mm preferred
- **Pad size**: drill + 0.1mm minimum annular ring
- **Aspect ratio**: depth:diameter < 8:1

#### Via placement
- **Via in pad**: avoid for THT components
- **Via tenting**: cover with solder mask
- **Via fill**: filled vias for high-frequency

## âš¡ High-speed routing

### Signal integrity considerations

#### Trace impedance
```
Zâ‚€ = 87/âˆš(Îµáµ£+1.41) Ã— ln(5.98h/(0.8w+t))

dla microstrip na zewnÄ™trznej warstwie
```

#### Critical parameters
- **Rise time**: faster edges more sensitive
- **Trace length**: electrical length matters
- **Impedance**: maintain characteristic impedance
- **Termination**: proper line termination

### Length matching

#### When needed
- **Clock distribution**: minimize skew
- **High-speed data**: synchronous interfaces
- **Differential pairs**: maintain pair matching
- **Memory interfaces**: DDR, QDR signals

#### Techniques
```
Serpentine routing:
â•â•â•â•â•â•—     â•”â•â•â•â•â•
     â•‘     â•‘
     â•šâ•â•â•â•â•â•

Trombone routing:
â•â•â•â•— â•”â•â•— â•”â•â•â•
   â•šâ•â• â•šâ•â•
```

#### Tolerances
```
Application         Tolerance
Audio              Â±25%
Low-speed digital  Â±10%
High-speed digital Â±5%
DDR memory         Â±0.05mm
RF/microwave       Â±0.01mm
```

## ğŸ”„ Differential pairs

### Basics
- **Differential signaling**: sygnaÅ‚ przesyÅ‚any jako rÃ³Å¼nica
- **Common mode rejection**: odpornoÅ›Ä‡ na zakÅ‚Ã³cenia
- **Applications**: USB, Ethernet, HDMI, SATA

### Routing rules

#### Trace parameters
```
Differential impedance: typically 90Î©, 100Î©
Single trace impedance: ~45Î©, 50Î©
Trace spacing: 3Ã— trace width minimum
```

#### Layout guidelines
- **Keep pairs together**: minimize separation
- **Equal lengths**: match within 0.1mm
- **Avoid vias**: minimize via usage
- **Reference plane**: continuous ground beneath

#### Via handling
```
Good: Symmetric via placement
P â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â—‹ P
N â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â—‹ N

Bad: Asymmetric vias  
P â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€ P
N â—‹â”€â”€â”€â”€â—‹â”€â”€â”€â”€ N
```

## ğŸŒ Power routing

### Power distribution strategies

#### Power planes
- **Dedicated layers**: most efficient for high current
- **Uniform distribution**: even voltage across board
- **Low impedance**: minimized voltage drop
- **Thermal**: heat spreading

#### Power traces
- **Point-to-point**: specific power delivery
- **Star distribution**: from central point
- **Tree structure**: branching distribution
- **Mesh**: redundant paths

### Current calculations

#### Voltage drop
```
V_drop = I Ã— R Ã— L / A

gdzie:
I = current [A]
R = resistivity [Î©â‹…mmÂ²/m]
L = length [mm]  
A = cross-sectional area [mmÂ²]
```

#### Temperature rise
```
Copper resistivity increases ~0.4%/Â°C
Account for temperature in calculations
Use derating factors for safety
```

### Decoupling strategy

#### Capacitor placement
- **Close to IC**: minimize inductance
- **Multiple values**: different frequency ranges
- **Via placement**: direct connection to planes

```
Decoupling hierarchy:
10Î¼F - bulk decoupling (low frequency)
1Î¼F - intermediate frequency
100nF - high frequency (close to IC)
10nF - very high frequency  
1nF - ultra high frequency
```

## ğŸ“¡ Analog routing

### Analog-specific considerations

#### Sensitive signals
- **Keep short**: minimize noise pickup
- **Shield**: ground planes or guard traces
- **Separate**: from digital switching signals
- **Layout**: star ground configuration

#### Ground separation
```
Digital Ground â‰  Analog Ground

Connection strategy:
- Single point connection
- Ferrite bead isolation
- Separate planes with bridge
```

### Noise reduction

#### Shielding techniques
```
Guard traces:
Signal â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
GND   â•â•â•â•â•â•â•â•â•â•â•â•â•  â† Guard trace
GND   â•â•â•â•â•â•â•â•â•â•â•â•â•
```

#### Filtering
- **RC filters**: simple noise reduction
- **Ferrite beads**: high-frequency suppression
- **Common mode chokes**: differential filtering

## ğŸ› ï¸ Routing tools i techniques

### CAD tool features

#### Modern routing engines
- **Push and shove**: dynamic obstacle avoidance
- **Length tuning**: automatic serpentine
- **Differential pairs**: paired routing
- **Interactive**: real-time feedback

#### Routing strategies
```
Settings example:
- Via cost: high (minimize usage)
- Layer changes: medium cost  
- Direction preference: horizontal/vertical
- Trace width: optimize for current
```

### Manual optimization

#### Post-routing cleanup
- **Minimize vias**: reduce layer changes
- **Smooth traces**: remove unnecessary bends
- **Optimize length**: shortest practical routes
- **Check clearances**: verify design rules

#### Visual inspection
- **45Â° angles**: avoid 90Â° bends where possible
- **Trace consistency**: uniform appearance
- **Symmetry**: balanced layouts
- **Accessibility**: test points, debug access

## ğŸ” Verification i testing

### Design Rule Check (DRC)

#### Electrical verification
- **Connectivity**: all nets connected
- **Clearances**: minimum spacings maintained
- **Via rules**: proper via specifications
- **Current capacity**: adequate trace widths

#### Manufacturing verification
- **Minimum features**: achievable by fab
- **Drill sizes**: available tooling
- **Aspect ratios**: manufacturable vias
- **Registration**: alignment tolerances

### Signal integrity analysis

#### Pre-layout planning
- **Stackup design**: impedance targets
- **Critical nets**: identify sensitive signals
- **Constraints**: timing, length, impedance

#### Post-layout verification
- **Impedance**: verify controlled impedance
- **Crosstalk**: check coupling between traces
- **Timing**: signal arrival times
- **EMI**: potential radiation issues

## ğŸ¯ Best practices

### General guidelines

#### Planning
- **Start with constraints**: define rules first
- **Critical nets first**: route important signals early
- **Layer assignment**: plan signal layers
- **Power first**: establish power distribution

#### Execution
- **Grid alignment**: use design grid
- **45Â° routing**: prefer over 90Â° angles
- **Via minimization**: reduce layer changes
- **Symmetry**: balanced layouts

#### Optimization
- **Length optimization**: minimize trace length
- **Via optimization**: consolidate layer changes
- **Clearance maximization**: exceed minimums where possible
- **Test accessibility**: provide test points

### Common mistakes

#### Electrical
- **Inadequate trace width**: voltage drop, heating
- **Poor grounding**: noise, EMI issues
- **Missing termination**: signal integrity problems
- **Crosstalk**: insufficient spacing

#### Manufacturing
- **Acid traps**: acute angles in copper
- **Via in pad**: assembly issues
- **Minimum features**: unmanufacturable designs
- **Poor registration**: overlay misalignment

## ğŸ”— PowiÄ…zane tematy
- [[pcb_projekt_layoutu|Projekt Layoutu]] - ogÃ³lny proces layoutu
- [[pcb_warstwy_pcb|Warstwy PCB]] - struktura wielowarstwowa
- [[pcb_via_i_drillholes|Via i Otwory]] - poÅ‚Ä…czenia miÄ™dzy warstwami
- [[pcb_plane_zasilania|PÅ‚aszczyzny Zasilania]] - power distribution
- [[pcb_plane_masy|PÅ‚aszczyzny Masy]] - ground distribution
- [[pcb_impedancja_kontrolowana|Impedancja Kontrolowana]] - kontrola impedancji
- [[pcb_emi_emc|EMI/EMC]] - zagadnienia elektromagnetyczne
- [[pcb_najlepsze_praktyki|Najlepsze Praktyki]] - sprawdzone metody

---

**ğŸ¯ Co dalej?**
Po opanowaniu routingu, przejdÅº do [[pcb_via_i_drillholes|Via i OtworÃ³w]] aby zrozumieÄ‡ poÅ‚Ä…czenia miÄ™dzy warstwami, lub [[pcb_impedancja_kontrolowana|Impedancji Kontrolowanej]] dla zaawansowanych aplikacji.