

================================================================
== Vitis HLS Report for 'norm1'
================================================================
* Date:           Sun Jan 26 19:56:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   140313|   140313|  1.403 ms|  1.403 ms|  140313|  140313|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inp_image = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 13 'alloca' 'inp_image' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inp_image_1 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 14 'alloca' 'inp_image_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inp_image_2 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 15 'alloca' 'inp_image_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inp_image_3 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 16 'alloca' 'inp_image_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inp_image_4 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 17 'alloca' 'inp_image_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inp_image_5 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 18 'alloca' 'inp_image_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inp_image_6 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 19 'alloca' 'inp_image_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inp_image_7 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 20 'alloca' 'inp_image_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inp_image_8 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 21 'alloca' 'inp_image_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inp_image_9 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 22 'alloca' 'inp_image_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inp_image_10 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 23 'alloca' 'inp_image_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inp_image_11 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 24 'alloca' 'inp_image_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inp_image_12 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 25 'alloca' 'inp_image_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inp_image_13 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 26 'alloca' 'inp_image_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inp_image_14 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 27 'alloca' 'inp_image_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inp_image_15 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 28 'alloca' 'inp_image_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inp_image_16 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 29 'alloca' 'inp_image_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inp_image_17 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 30 'alloca' 'inp_image_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inp_image_18 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 31 'alloca' 'inp_image_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inp_image_19 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 32 'alloca' 'inp_image_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inp_image_20 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 33 'alloca' 'inp_image_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inp_image_21 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 34 'alloca' 'inp_image_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inp_image_22 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 35 'alloca' 'inp_image_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inp_image_23 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 36 'alloca' 'inp_image_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inp_image_24 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 37 'alloca' 'inp_image_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inp_image_25 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 38 'alloca' 'inp_image_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inp_image_26 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 39 'alloca' 'inp_image_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inp_image_27 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 40 'alloca' 'inp_image_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inp_image_28 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 41 'alloca' 'inp_image_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inp_image_29 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 42 'alloca' 'inp_image_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inp_image_30 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 43 'alloca' 'inp_image_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inp_image_31 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 44 'alloca' 'inp_image_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inp_image_32 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 45 'alloca' 'inp_image_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inp_image_33 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 46 'alloca' 'inp_image_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inp_image_34 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 47 'alloca' 'inp_image_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inp_image_35 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 48 'alloca' 'inp_image_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inp_image_36 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 49 'alloca' 'inp_image_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inp_image_37 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 50 'alloca' 'inp_image_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inp_image_38 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 51 'alloca' 'inp_image_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inp_image_39 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 52 'alloca' 'inp_image_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inp_image_40 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 53 'alloca' 'inp_image_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inp_image_41 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 54 'alloca' 'inp_image_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inp_image_42 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 55 'alloca' 'inp_image_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inp_image_43 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 56 'alloca' 'inp_image_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inp_image_44 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 57 'alloca' 'inp_image_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inp_image_45 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 58 'alloca' 'inp_image_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inp_image_46 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 59 'alloca' 'inp_image_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inp_image_47 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 60 'alloca' 'inp_image_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inp_image_48 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 61 'alloca' 'inp_image_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%inp_image_49 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 62 'alloca' 'inp_image_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inp_image_50 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 63 'alloca' 'inp_image_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inp_image_51 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 64 'alloca' 'inp_image_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%inp_image_52 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 65 'alloca' 'inp_image_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%inp_image_53 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 66 'alloca' 'inp_image_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inp_image_54 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 67 'alloca' 'inp_image_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inp_image_55 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 68 'alloca' 'inp_image_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inp_image_56 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 69 'alloca' 'inp_image_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inp_image_57 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 70 'alloca' 'inp_image_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inp_image_58 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 71 'alloca' 'inp_image_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%inp_image_59 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 72 'alloca' 'inp_image_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inp_image_60 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 73 'alloca' 'inp_image_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%inp_image_61 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 74 'alloca' 'inp_image_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inp_image_62 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 75 'alloca' 'inp_image_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inp_image_63 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 76 'alloca' 'inp_image_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%inp_image_64 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 77 'alloca' 'inp_image_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%inp_image_65 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 78 'alloca' 'inp_image_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%inp_image_66 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 79 'alloca' 'inp_image_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%inp_image_67 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 80 'alloca' 'inp_image_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%inp_image_68 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 81 'alloca' 'inp_image_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%inp_image_69 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 82 'alloca' 'inp_image_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%inp_image_70 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 83 'alloca' 'inp_image_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%inp_image_71 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 84 'alloca' 'inp_image_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%inp_image_72 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 85 'alloca' 'inp_image_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%inp_image_73 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 86 'alloca' 'inp_image_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%inp_image_74 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 87 'alloca' 'inp_image_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%inp_image_75 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 88 'alloca' 'inp_image_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%inp_image_76 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 89 'alloca' 'inp_image_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%inp_image_77 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 90 'alloca' 'inp_image_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%inp_image_78 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 91 'alloca' 'inp_image_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%inp_image_79 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 92 'alloca' 'inp_image_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%inp_image_80 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 93 'alloca' 'inp_image_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%inp_image_81 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 94 'alloca' 'inp_image_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%inp_image_82 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 95 'alloca' 'inp_image_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%inp_image_83 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 96 'alloca' 'inp_image_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%inp_image_84 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 97 'alloca' 'inp_image_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%inp_image_85 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 98 'alloca' 'inp_image_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%inp_image_86 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 99 'alloca' 'inp_image_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%inp_image_87 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 100 'alloca' 'inp_image_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%inp_image_88 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 101 'alloca' 'inp_image_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%inp_image_89 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 102 'alloca' 'inp_image_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%inp_image_90 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 103 'alloca' 'inp_image_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%inp_image_91 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 104 'alloca' 'inp_image_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%inp_image_92 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 105 'alloca' 'inp_image_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%inp_image_93 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 106 'alloca' 'inp_image_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%inp_image_94 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 107 'alloca' 'inp_image_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%inp_image_95 = alloca i64 1" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43]   --->   Operation 108 'alloca' 'inp_image_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %inp_img"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %inp_img"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L2_L3, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L2_L3, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L5_L6, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L5_L6, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L8_L9_L10, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L8_L9_L10, i32 %inp_image, i32 %inp_image_1, i32 %inp_image_2, i32 %inp_image_3, i32 %inp_image_4, i32 %inp_image_5, i32 %inp_image_6, i32 %inp_image_7, i32 %inp_image_8, i32 %inp_image_9, i32 %inp_image_10, i32 %inp_image_11, i32 %inp_image_12, i32 %inp_image_13, i32 %inp_image_14, i32 %inp_image_15, i32 %inp_image_16, i32 %inp_image_17, i32 %inp_image_18, i32 %inp_image_19, i32 %inp_image_20, i32 %inp_image_21, i32 %inp_image_22, i32 %inp_image_23, i32 %inp_image_24, i32 %inp_image_25, i32 %inp_image_26, i32 %inp_image_27, i32 %inp_image_28, i32 %inp_image_29, i32 %inp_image_30, i32 %inp_image_31, i32 %inp_image_32, i32 %inp_image_33, i32 %inp_image_34, i32 %inp_image_35, i32 %inp_image_36, i32 %inp_image_37, i32 %inp_image_38, i32 %inp_image_39, i32 %inp_image_40, i32 %inp_image_41, i32 %inp_image_42, i32 %inp_image_43, i32 %inp_image_44, i32 %inp_image_45, i32 %inp_image_46, i32 %inp_image_47, i32 %inp_image_48, i32 %inp_image_49, i32 %inp_image_50, i32 %inp_image_51, i32 %inp_image_52, i32 %inp_image_53, i32 %inp_image_54, i32 %inp_image_55, i32 %inp_image_56, i32 %inp_image_57, i32 %inp_image_58, i32 %inp_image_59, i32 %inp_image_60, i32 %inp_image_61, i32 %inp_image_62, i32 %inp_image_63, i32 %inp_image_64, i32 %inp_image_65, i32 %inp_image_66, i32 %inp_image_67, i32 %inp_image_68, i32 %inp_image_69, i32 %inp_image_70, i32 %inp_image_71, i32 %inp_image_72, i32 %inp_image_73, i32 %inp_image_74, i32 %inp_image_75, i32 %inp_image_76, i32 %inp_image_77, i32 %inp_image_78, i32 %inp_image_79, i32 %inp_image_80, i32 %inp_image_81, i32 %inp_image_82, i32 %inp_image_83, i32 %inp_image_84, i32 %inp_image_85, i32 %inp_image_86, i32 %inp_image_87, i32 %inp_image_88, i32 %inp_image_89, i32 %inp_image_90, i32 %inp_image_91, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L12_L13, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L12_L13, i32 %inp_image_92, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L15_L16, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @norm1_Pipeline_L15_L16, i32 %inp_image_93, i32 %inp_image_94, i32 %inp_image_95, i32 %out_img, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:135]   --->   Operation 121 'ret' 'ret_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
