Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      182 LCs used as LUT4 only
Info:      131 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      153 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 284)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 284)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_O [cen] (fanout 50)
Info: promoting start$SB_IO_IN [cen] (fanout 34)
Info: promoting busy_SB_LUT4_O_I3[0] [cen] (fanout 32)
Info: promoting busy_SB_LUT4_O_I3_SB_LUT4_I1_1_I3_SB_LUT4_I3_O [cen] (fanout 21)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x2b14dc14

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x39ac66cc

Info: Device utilisation:
Info: 	         ICESTORM_LC:   474/ 7680     6%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 378 cells, random placement wirelen = 15152.
Info:     at initial placer iter 0, wirelen = 2110
Info:     at initial placer iter 1, wirelen = 1836
Info:     at initial placer iter 2, wirelen = 1810
Info:     at initial placer iter 3, wirelen = 1801
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1798, spread = 3067, legal = 3420; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 1841, spread = 2846, legal = 3272; time = 0.10s
Info:     at iteration #3, type ALL: wirelen solved = 1861, spread = 2811, legal = 3090; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 1923, spread = 2885, legal = 3173; time = 0.34s
Info:     at iteration #5, type ALL: wirelen solved = 1963, spread = 3016, legal = 3279; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 1996, spread = 2891, legal = 3153; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 2045, spread = 2817, legal = 3149; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 2070, spread = 2827, legal = 3151; time = 0.01s
Info: HeAP Placer Time: 0.61s
Info:   of which solving equations: 0.13s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.43s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 70, wirelen = 3090
Info:   at iteration #5: temp = 0.000000, timing cost = 95, wirelen = 2433
Info:   at iteration #10: temp = 0.000000, timing cost = 58, wirelen = 2356
Info:   at iteration #15: temp = 0.000000, timing cost = 48, wirelen = 2273
Info:   at iteration #20: temp = 0.000000, timing cost = 48, wirelen = 2212
Info:   at iteration #22: temp = 0.000000, timing cost = 44, wirelen = 2206 
Info: SA placement time 0.35s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 140.77 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 7.13 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.42 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 76201,  76485) |**********+
Info: [ 76485,  76769) |*********************+
Info: [ 76769,  77053) |***+
Info: [ 77053,  77337) |******+
Info: [ 77337,  77621) |*****+
Info: [ 77621,  77905) |*+
Info: [ 77905,  78189) |*****+
Info: [ 78189,  78473) |********************+
Info: [ 78473,  78757) |***********+
Info: [ 78757,  79041) |***********************************************************+
Info: [ 79041,  79325) |************************************************************ 
Info: [ 79325,  79609) |********************************+
Info: [ 79609,  79893) |***********+
Info: [ 79893,  80177) |***********+
Info: [ 80177,  80461) |****************+
Info: [ 80461,  80745) |*************+
Info: [ 80745,  81029) |************************************+
Info: [ 81029,  81313) |****************************************************+
Info: [ 81313,  81597) |+
Info: [ 81597,  81881) |*********************************************************+
Info: Checksum: 0xa62d63b4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1611 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       98        823 |   98   823 |       738|       0.19       0.19|
Info:       1994 |      289       1621 |  191   798 |         0|       0.35       0.54|
Info: Routing complete.
Info: Router1 time 0.54s
Info: Checksum: 0x5faeee41

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_16_LC.O
Info:  0.6  1.1    Net calc_sum_p1_p2_SB_LUT4_O_7_I1[0] budget 16.163000 ns (16,17) -> (16,16)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  1.5  Source calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  2.1    Net calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I2[3] budget 16.163000 ns (16,16) -> (16,16)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.4  Source calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  0.6  3.0    Net calc_sum_p1_p2_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2] budget 16.163000 ns (16,16) -> (16,16)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_11_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.4  Source calc_sum_p1_p2_SB_LUT4_O_11_I1_SB_LUT4_O_LC.O
Info:  0.6  4.0    Net calc_sum_p1_p2_SB_LUT4_O_11_I1[1] budget 16.162001 ns (16,16) -> (15,16)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  4.2  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_14_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.2    Net calc_sum_p1_p2_SB_LUT4_O_12_I1[3] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.3  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.3    Net calc_sum_p1_p2_SB_LUT4_O_13_I1[3] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.5  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  4.5    Net calc_sum_p1_p2_SB_LUT4_O_14_I1[3] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.6  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_2_LC.COUT
Info:  0.0  4.6    Net calc_sum_p1_p2_SB_LUT4_O_15_I1[3] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.7  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.COUT
Info:  0.0  4.7    Net calc_sum_p1_p2_SB_LUT4_O_16_I1[3] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.9  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_LC.COUT
Info:  0.2  5.0    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_I1[3] budget 0.190000 ns (15,16) -> (15,17)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.2  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_5_LC.COUT
Info:  0.0  5.2    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_I1[3] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.3  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_6_LC.COUT
Info:  0.0  5.3    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_I3 budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.1  5.4  Source sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_4_LC.COUT
Info:  0.3  5.7    Net sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_I3 budget 0.260000 ns (15,17) -> (15,17)
Info:                Sink sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_LC.I3
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:168.17-172.6
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:70.47-70.103
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  6.0  Setup sign_mode_SB_DFFER_D_1_Q_SB_LUT4_I2_1_O_SB_LUT4_O_7_LC.I3
Info: 3.2 ns logic, 2.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source start$sb_io.D_IN_0
Info:  3.1  3.1    Net start$SB_IO_IN budget 41.307999 ns (20,33) -> (16,0)
Info:                Sink $gbuf_start$SB_IO_IN_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:110.41-110.46
Info:  0.6  3.7  Source $gbuf_start$SB_IO_IN_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.6  4.3    Net start$SB_IO_IN_$glb_ce budget 41.307999 ns (16,0) -> (10,14)
Info:                Sink calc_sum_p1_p2_SB_LUT4_O_11_I2_SB_LUT4_I1_O_SB_DFFER_Q_DFFLC.CEN
Info:  0.1  4.4  Setup calc_sum_p1_p2_SB_LUT4_O_11_I2_SB_LUT4_I1_O_SB_DFFER_Q_DFFLC.CEN
Info: 0.7 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source pipe_valid_SB_DFFR_Q_DFFLC.O
Info:  1.9  2.4    Net busy_SB_LUT4_O_I3[0] budget 41.208000 ns (10,21) -> (20,22)
Info:                Sink busy_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:189.23-189.33
Info:  0.4  2.8  Source busy_SB_LUT4_O_LC.O
Info:  1.7  4.5    Net busy$SB_IO_OUT budget 41.207001 ns (20,22) -> (20,33)
Info:                Sink busy$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_7_linear_155.v:116.41-116.45
Info: 0.9 ns logic, 3.6 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 166.09 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 4.40 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.49 ns

Info: Slack histogram:
Info:  legend: * represents 5 endpoint(s)
Info:          + represents [1,5) endpoint(s)
Info: [ 77312,  77540) |*+
Info: [ 77540,  77768) |*+
Info: [ 77768,  77996) | 
Info: [ 77996,  78224) |**+
Info: [ 78224,  78452) |*****+
Info: [ 78452,  78680) |****************+
Info: [ 78680,  78908) |********+
Info: [ 78908,  79136) |**************+
Info: [ 79136,  79364) |***+
Info: [ 79364,  79592) |*********+
Info: [ 79592,  79820) |********+
Info: [ 79820,  80048) |***+
Info: [ 80048,  80276) |******+
Info: [ 80276,  80504) |***+
Info: [ 80504,  80732) |****+
Info: [ 80732,  80960) |************************************************************ 
Info: [ 80960,  81188) |*********************+
Info: [ 81188,  81416) |*********+
Info: [ 81416,  81644) |****+
Info: [ 81644,  81872) |****************************+
1 warning, 0 errors

Info: Program finished normally.
