digraph logic1D31628031313D30 {
graph [label="logic1D31628031313D30", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic1D31628031313D30_buffer_full_early1 [label="buffer_full_early1", shape=invhouse, color="#e4f1b2"];
logic1D31628031313D30_valid_Write [label="valid_Write", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic1D31628031313D30_addr_q13_out [label="addr_q13_out", shape=house, color="#e4f1b2"];
}
N_183BE3A0 [label="N_183BE3A0\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1\n Attributes ::\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q1 ]\n\n#0:1\n", color="#bbebff"];
logic1D31628031313D30_buffer_full_early1 -> N_183BE3A0 [label="1", taillabel=<buffer_full_early1>, headlabel=<B>, headlabel=<#0:1>];
logic1D31628031313D30_valid_Write -> N_183BE3A0 [label="1", taillabel=<valid_Write>, headlabel=<A>, headlabel=<#0:1>];
N_183BE3A0 -> logic1D31628031313D30_addr_q13_out [label="1", taillabel=<out[addr_q13_out]>, headlabel=<addr_q13_out>, headlabel=<#0:1>];
}
