# Jeriscv
Jerry's RISC-V
Working in progress
This branch contains the single cycle version RISC-V processor designed using Verilog HDL and Spinal HDL.

## Acknowledgement
https://liangkangnan.gitee.io/2020/04/29/从零开始写RISC-V处理器/
https://ysyx.org
