<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OdtwarzaczWAV.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="WAV_reader.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="WAV_reader.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="WAV_reader.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="WAV_reader.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="WAV_reader.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="WAV_reader.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="WAV_reader.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="WAV_reader.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="WAV_reader.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="WAV_reader.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="WAV_reader.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WAV_reader.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="WAV_reader.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="WAV_reader.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="WAV_reader.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="WAV_reader.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="WAV_reader.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="WAV_reader.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="WAV_reader.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="WAV_reader.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="WAV_reader.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="WAV_reader.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WAV_reader_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="WAV_reader_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="WAV_reader_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="WAV_reader_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="WAV_reader_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="WAV_reader_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WAV_reader_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WAV_reader_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="WAV_reader_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="WAV_reader_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WAV_reader_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WAV_reader_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="WAV_reader_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="WAV_reader_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WAV_reader_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WAV_reader_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="baseSchema.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="baseSchema.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="baseSchema.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="baseSchema.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="baseSchema.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="baseSchema.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="baseSchema.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="baseSchema.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="baseSchema.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="baseSchema.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="baseSchema.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="baseSchema.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="baseSchema.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="baseSchema.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="baseSchema.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="baseSchema.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="baseSchema.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="baseSchema.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="baseSchema.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="baseSchema.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="baseSchema.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="baseSchema.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="baseSchema.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="baseSchema_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="baseSchema_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="baseSchema_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="baseSchema_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="baseSchema_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="baseSchema_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="baseSchema_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baseSchema_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baseSchema_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="baseSchema_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="baseSchema_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baseSchema_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="baseSchema_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="baseSchema_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="baseSchema_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="baseSchema_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baseSchema_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="baseschema.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="baseschema.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="baseschema.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="naszregister.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="naszregister.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="naszregister.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="naszregister.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="naszregister.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="naszregister_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="naszregister_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registerTest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registerTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerTest.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registerTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registerTest.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerTest_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registerTest_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registerTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="registerTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registerTest_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerTest_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registerTest_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wav_reader.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="wav_reader.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="wav_reader.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1711742653" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1711742653">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1713281372" xil_pn:in_ck="1452225005644695978" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1713281372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="registerTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1711884125" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5104108117607832165" xil_pn:start_ts="1711884125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1713278502" xil_pn:in_ck="6547767186206437956" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2254176765693557853" xil_pn:start_ts="1713278502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712223811" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5146113909253303957" xil_pn:start_ts="1712223811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1713281372" xil_pn:in_ck="1452225005644695978" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1713281372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="registerTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1713281373" xil_pn:in_ck="1452225005644695978" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4111118252404282360" xil_pn:start_ts="1713281372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="registerTest_beh.prj"/>
      <outfile xil_pn:name="registerTest_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1713281373" xil_pn:in_ck="4284169368734419396" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7527268608104439643" xil_pn:start_ts="1713281373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="registerTest_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1711019615" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1711019615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712231406" xil_pn:in_ck="6547767186206437956" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8668741088416787889" xil_pn:start_ts="1712231404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="WAV_reader.vhf"/>
      <outfile xil_pn:name="baseSchema.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1712223294" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5146113909253303957" xil_pn:start_ts="1712223294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711019617" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1711019617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712223294" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7045368970416462669" xil_pn:start_ts="1712223294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711020359" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1711020359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712223294" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4297868852503834017" xil_pn:start_ts="1712223294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712231896" xil_pn:in_ck="-3932182213864650438" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6752166790434060160" xil_pn:start_ts="1712231887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="WAV_reader.jhd"/>
      <outfile xil_pn:name="WAV_reader.lso"/>
      <outfile xil_pn:name="WAV_reader.ngc"/>
      <outfile xil_pn:name="WAV_reader.ngr"/>
      <outfile xil_pn:name="WAV_reader.prj"/>
      <outfile xil_pn:name="WAV_reader.stx"/>
      <outfile xil_pn:name="WAV_reader.syr"/>
      <outfile xil_pn:name="WAV_reader.xst"/>
      <outfile xil_pn:name="WAV_reader_vhdl.prj"/>
      <outfile xil_pn:name="WAV_reader_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1712223399" xil_pn:in_ck="-7225803389109225829" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766578520924749538" xil_pn:start_ts="1712223399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712231900" xil_pn:in_ck="-5255804421080387750" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2137630350464058690" xil_pn:start_ts="1712231896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="WAV_reader.bld"/>
      <outfile xil_pn:name="WAV_reader.ngd"/>
      <outfile xil_pn:name="WAV_reader_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1712231904" xil_pn:in_ck="-5881690348346281534" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1712231900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="WAV_reader.pcf"/>
      <outfile xil_pn:name="WAV_reader_map.map"/>
      <outfile xil_pn:name="WAV_reader_map.mrp"/>
      <outfile xil_pn:name="WAV_reader_map.ncd"/>
      <outfile xil_pn:name="WAV_reader_map.ngm"/>
      <outfile xil_pn:name="WAV_reader_map.xrpt"/>
      <outfile xil_pn:name="WAV_reader_summary.xml"/>
      <outfile xil_pn:name="WAV_reader_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1712231919" xil_pn:in_ck="-8103239512125746725" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1712231904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="WAV_reader.ncd"/>
      <outfile xil_pn:name="WAV_reader.pad"/>
      <outfile xil_pn:name="WAV_reader.par"/>
      <outfile xil_pn:name="WAV_reader.ptwx"/>
      <outfile xil_pn:name="WAV_reader.unroutes"/>
      <outfile xil_pn:name="WAV_reader.xpi"/>
      <outfile xil_pn:name="WAV_reader_pad.csv"/>
      <outfile xil_pn:name="WAV_reader_pad.txt"/>
      <outfile xil_pn:name="WAV_reader_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1712231925" xil_pn:in_ck="-5412749317278578845" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1712231919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="WAV_reader.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="wav_reader.bgn"/>
      <outfile xil_pn:name="wav_reader.bit"/>
      <outfile xil_pn:name="wav_reader.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1712229045" xil_pn:in_ck="3087471136472245645" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1712229043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1712231919" xil_pn:in_ck="-5881690348346281666" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1712231916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="WAV_reader.twr"/>
      <outfile xil_pn:name="WAV_reader.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
