Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Jan 12 01:06:47 2022
| Host         : TFG-VirtualBox running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file AES256_system_design6_wrapper_methodology_drc_routed.rpt -pb AES256_system_design6_wrapper_methodology_drc_routed.pb -rpx AES256_system_design6_wrapper_methodology_drc_routed.rpx
| Design       : AES256_system_design6_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_sw_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[0] cannot be properly analyzed as its control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[1] cannot be properly analyzed as its control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[2] cannot be properly analyzed as its control pin AES256_system_design6_i/AES256_device_IP_0/inst/AES256_device_IP_v1_0_S00_AXI_inst/device/keygen/cond_getWord_reg[2]/G is not reached by a timing clock
Related violations: <none>


