.TH "CMSIS_DCB" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_DCB \- Debug Control Block
.PP
 \- Type definitions for the Debug Control Block Registers\&.  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBDebug Identification Block\fP"
.br
.RI "Type definitions for the Debug Identification Block Registers\&. "
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBDCB_Type\fP"
.br
.RI "Structure type to access the Debug Control Block Registers (DCB)\&. "
.in -1c
.in +1c
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESTART_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RESET_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_RETIRE_ST_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_LOCKUP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SLEEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_REGRDY_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_SNAPSTALL_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_MASKINTS_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_STEP_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_HALT_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_DEBUGEN_Msk\fP   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGWnR_Msk\fP   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRSR_REGSEL_Msk\fP   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DCRDR_DBGTMP_Msk\fP   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_TRCENA_Msk\fP   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MONPRKEY_Msk\fP   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_UMON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_SDME_Msk\fP   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_STEP_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_MON_EN_Msk\fP   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_SFERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_HARDERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_INTERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_BUSERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_STATERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CHKERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_NOCPERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_MMERR_Msk\fP   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DEMCR_VC_CORERESET_Msk\fP   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPNIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPNIDENSEL_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_INTSPIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_SPIDENSEL_Msk\fP   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDSKEY_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_CDS_Msk\fP   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSEL_Msk\fP   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBDCB_DSCSR_SBRSELEN_Msk\fP   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Type definitions for the Debug Control Block Registers\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define DCB_DAUTHCTRL_FSDMA_Msk   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask 
.PP
Definition at line \fB2944\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Msk   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask 
.PP
Definition at line \fB3440\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Msk   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask 
.PP
Definition at line \fB3345\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Pos   8U"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position 
.PP
Definition at line \fB2943\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Pos   8U"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position 
.PP
Definition at line \fB3439\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Pos   8U"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position 
.PP
Definition at line \fB3344\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB2953\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1172\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1995\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1247\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB2070\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB2070\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB3449\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB3354\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure invasive debug enable Mask 
.PP
Definition at line \fB1997\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB2952\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1171\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1994\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1246\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB2069\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB2069\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB3448\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB3353\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPIDEN_Pos   1U"
DCB DAUTHCTRL: Internal Secure invasive debug enable Position 
.PP
Definition at line \fB1996\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB2947\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1166\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1989\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1241\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB2064\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB2064\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB3443\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB3348\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask 
.PP
Definition at line \fB1991\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB2946\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1165\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1988\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1240\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB2063\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB2063\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB3442\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB3347\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_INTSPNIDEN_Pos   3U"
DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position 
.PP
Definition at line \fB1990\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2956\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB1175\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB1998\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB1250\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2073\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2073\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB3452\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB3357\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Msk   (0x1UL /*<< \fBDCB_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
DCB DAUTHCTRL: Secure invasive debug enable select Mask 
.PP
Definition at line \fB2000\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB2955\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1174\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1997\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1249\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB2072\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB2072\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB3451\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB3356\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPIDENSEL_Pos   0U"
DCB DAUTHCTRL: Secure invasive debug enable select Position 
.PP
Definition at line \fB1999\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB2950\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1169\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1992\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1244\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB2067\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB2067\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB3446\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB3351\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Msk   (0x1UL << \fBDCB_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
DCB DAUTHCTRL: Secure non-invasive debug enable select Mask 
.PP
Definition at line \fB1994\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB2949\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1168\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1991\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1243\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB2066\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB2066\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB3445\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB3350\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_SPNIDENSEL_Pos   2U"
DCB DAUTHCTRL: Secure non-invasive debug enable select Position 
.PP
Definition at line \fB1993\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask 
.PP
Definition at line \fB2941\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask 
.PP
Definition at line \fB3437\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask 
.PP
Definition at line \fB3342\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Pos   9U"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position 
.PP
Definition at line \fB2940\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Pos   9U"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position 
.PP
Definition at line \fB3436\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Pos   9U"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position 
.PP
Definition at line \fB3341\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask 
.PP
Definition at line \fB2938\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask 
.PP
Definition at line \fB3434\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask 
.PP
Definition at line \fB3339\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Pos   10U"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position 
.PP
Definition at line \fB2937\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Pos   10U"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position 
.PP
Definition at line \fB3433\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Pos   10U"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position 
.PP
Definition at line \fB3338\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB2869\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1152\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1933\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1227\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB2008\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB2008\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB3365\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB3270\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Msk   (0xFFFFFFFFUL /*<< \fBDCB_DCRDR_DBGTMP_Pos\fP*/)"
DCB DCRDR: Data temporary buffer Mask 
.PP
Definition at line \fB1935\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB2868\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1151\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1932\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1226\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB2007\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB2007\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB3364\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB3269\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRDR_DBGTMP_Pos   0U"
DCB DCRDR: Data temporary buffer Position 
.PP
Definition at line \fB1934\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB2865\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1148\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1929\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1223\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB2004\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB2004\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB3361\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB3266\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Msk   (0x7FUL /*<< \fBDCB_DCRSR_REGSEL_Pos\fP*/)"
DCB DCRSR: Register selector Mask 
.PP
Definition at line \fB1931\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB2864\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1147\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1928\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1222\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB2003\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB2003\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB3360\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB3265\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGSEL_Pos   0U"
DCB DCRSR: Register selector Position 
.PP
Definition at line \fB1930\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB2862\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1145\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1926\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1220\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB2001\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB2001\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB3358\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB3263\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Msk   (0x1UL << \fBDCB_DCRSR_REGWnR_Pos\fP)"
DCB DCRSR: Register write/not-read Mask 
.PP
Definition at line \fB1928\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB2861\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1144\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1925\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1219\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB2000\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB2000\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB3357\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB3262\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DCRSR_REGWnR_Pos   16U"
DCB DCRSR: Register write/not-read Position 
.PP
Definition at line \fB1927\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB2894\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB1958\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB2033\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB2033\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB3390\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB3295\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Msk   (0x1UL << \fBDCB_DEMCR_MON_EN_Pos\fP)"
DCB DEMCR: Monitor enable Mask 
.PP
Definition at line \fB1960\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB2893\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB1957\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB2032\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB2032\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB3389\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB3294\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_EN_Pos   16U"
DCB DEMCR: Monitor enable Position 
.PP
Definition at line \fB1959\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB2891\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB1955\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB2030\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB2030\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB3387\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB3292\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Msk   (0x1UL << \fBDCB_DEMCR_MON_PEND_Pos\fP)"
DCB DEMCR: Monitor pend Mask 
.PP
Definition at line \fB1957\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB2890\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB1954\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB2029\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB2029\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB3386\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB3291\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_PEND_Pos   17U"
DCB DEMCR: Monitor pend Position 
.PP
Definition at line \fB1956\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB2885\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB1949\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB2024\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB2024\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB3381\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB3286\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Msk   (0x1UL << \fBDCB_DEMCR_MON_REQ_Pos\fP)"
DCB DEMCR: Monitor request Mask 
.PP
Definition at line \fB1951\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB2884\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB1948\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB2023\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB2023\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB3380\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB3285\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_REQ_Pos   19U"
DCB DEMCR: Monitor request Position 
.PP
Definition at line \fB1950\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB2888\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB1952\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB2027\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB2027\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB3384\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB3289\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Msk   (0x1UL << \fBDCB_DEMCR_MON_STEP_Pos\fP)"
DCB DEMCR: Monitor step Mask 
.PP
Definition at line \fB1954\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB2887\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB1951\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB2026\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB2026\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB3383\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB3288\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MON_STEP_Pos   18U"
DCB DEMCR: Monitor step Position 
.PP
Definition at line \fB1953\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB2876\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB1940\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB2015\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB2015\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB3372\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB3277\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Msk   (0x1UL << \fBDCB_DEMCR_MONPRKEY_Pos\fP)"
DCB DEMCR: Monitor pend req key Mask 
.PP
Definition at line \fB1942\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB2875\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB1939\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB2014\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB2014\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB3371\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB3276\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_MONPRKEY_Pos   23U"
DCB DEMCR: Monitor pend req key Position 
.PP
Definition at line \fB1941\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB2882\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB1946\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB2021\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB2021\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB3378\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB3283\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Msk   (0x1UL << \fBDCB_DEMCR_SDME_Pos\fP)"
DCB DEMCR: Secure DebugMonitor enable Mask 
.PP
Definition at line \fB1948\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB2881\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB1945\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB2020\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB2020\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB3377\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB3282\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_SDME_Pos   20U"
DCB DEMCR: Secure DebugMonitor enable Position 
.PP
Definition at line \fB1947\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB2873\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1156\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1937\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1231\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB2012\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB2012\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB3369\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB3274\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Msk   (0x1UL << \fBDCB_DEMCR_TRCENA_Pos\fP)"
DCB DEMCR: Trace enable Mask 
.PP
Definition at line \fB1939\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB2872\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1155\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1936\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1230\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB2011\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB2011\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB3368\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB3273\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_TRCENA_Pos   24U"
DCB DEMCR: Trace enable Position 
.PP
Definition at line \fB1938\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB2879\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB1943\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB2018\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB2018\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB3375\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB3280\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Msk   (0x1UL << \fBDCB_DEMCR_UMON_EN_Pos\fP)"
DCB DEMCR: Unprivileged monitor enable Mask 
.PP
Definition at line \fB1945\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB2878\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB1942\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB2017\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB2017\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB3374\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB3279\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_UMON_EN_Pos   21U"
DCB DEMCR: Unprivileged monitor enable Position 
.PP
Definition at line \fB1944\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB2906\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB1970\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB2045\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB2045\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB3402\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB3307\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_BUSERR_Pos\fP)"
DCB DEMCR: Vector Catch BusFault errors Mask 
.PP
Definition at line \fB1972\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB2905\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB1969\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB2044\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB2044\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB3401\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB3306\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_BUSERR_Pos   8U"
DCB DEMCR: Vector Catch BusFault errors Position 
.PP
Definition at line \fB1971\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB2912\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB1976\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB2051\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB2051\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB3408\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB3313\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_CHKERR_Pos\fP)"
DCB DEMCR: Vector Catch check errors Mask 
.PP
Definition at line \fB1978\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB2911\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB1975\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB2050\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB2050\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB3407\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB3312\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CHKERR_Pos   6U"
DCB DEMCR: Vector Catch check errors Position 
.PP
Definition at line \fB1977\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB2921\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1162\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1985\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1237\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB2060\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB2060\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB3417\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB3322\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Msk   (0x1UL /*<< \fBDCB_DEMCR_VC_CORERESET_Pos\fP*/)"
DCB DEMCR: Vector Catch Core reset Mask 
.PP
Definition at line \fB1987\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB2920\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1161\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1984\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1236\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB2059\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB2059\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB3416\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB3321\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_CORERESET_Pos   0U"
DCB DEMCR: Vector Catch Core reset Position 
.PP
Definition at line \fB1986\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB2900\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1159\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1964\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1234\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB2039\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB2039\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB3396\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB3301\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_HARDERR_Pos\fP)"
DCB DEMCR: Vector Catch HardFault errors Mask 
.PP
Definition at line \fB1966\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB2899\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1158\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1963\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1233\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB2038\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB2038\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB3395\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB3300\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_HARDERR_Pos   10U"
DCB DEMCR: Vector Catch HardFault errors Position 
.PP
Definition at line \fB1965\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB2903\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB1967\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB2042\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB2042\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB3399\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB3304\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_INTERR_Pos\fP)"
DCB DEMCR: Vector Catch interrupt errors Mask 
.PP
Definition at line \fB1969\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB2902\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB1966\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB2041\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB2041\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB3398\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB3303\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_INTERR_Pos   9U"
DCB DEMCR: Vector Catch interrupt errors Position 
.PP
Definition at line \fB1968\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB2918\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB1982\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB2057\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB2057\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB3414\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB3319\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_MMERR_Pos\fP)"
DCB DEMCR: Vector Catch MemManage errors Mask 
.PP
Definition at line \fB1984\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB2917\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB1981\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB2056\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB2056\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB3413\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB3318\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_MMERR_Pos   4U"
DCB DEMCR: Vector Catch MemManage errors Position 
.PP
Definition at line \fB1983\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB2915\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB1979\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB2054\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB2054\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB3411\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB3316\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_NOCPERR_Pos\fP)"
DCB DEMCR: Vector Catch NOCP errors Mask 
.PP
Definition at line \fB1981\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB2914\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB1978\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB2053\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB2053\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB3410\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB3315\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_NOCPERR_Pos   5U"
DCB DEMCR: Vector Catch NOCP errors Position 
.PP
Definition at line \fB1980\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB2897\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB1961\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB2036\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB2036\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB3393\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB3298\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_SFERR_Pos\fP)"
DCB DEMCR: Vector Catch SecureFault Mask 
.PP
Definition at line \fB1963\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB2896\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB1960\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB2035\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB2035\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB3392\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB3297\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_SFERR_Pos   11U"
DCB DEMCR: Vector Catch SecureFault Position 
.PP
Definition at line \fB1962\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB2909\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB1973\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB2048\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB2048\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB3405\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB3310\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Msk   (0x1UL << \fBDCB_DEMCR_VC_STATERR_Pos\fP)"
DCB DEMCR: Vector Catch state errors Mask 
.PP
Definition at line \fB1975\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB2908\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB1972\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB2047\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB2047\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB3404\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB3309\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DEMCR_VC_STATERR_Pos   7U"
DCB DEMCR: Vector Catch state errors Position 
.PP
Definition at line \fB1974\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB2858\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1141\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1922\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1216\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1997\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1997\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB3354\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB3259\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Msk   (0x1UL /*<< \fBDCB_DHCSR_C_DEBUGEN_Pos\fP*/)"
DCB DHCSR: Debug enable control Mask 
.PP
Definition at line \fB1924\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB2857\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1140\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1921\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1215\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1996\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1996\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB3353\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB3258\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_DEBUGEN_Pos   0U"
DCB DHCSR: Debug enable control Position 
.PP
Definition at line \fB1923\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB2855\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1138\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1919\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1213\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1994\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1994\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB3351\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB3256\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Msk   (0x1UL << \fBDCB_DHCSR_C_HALT_Pos\fP)"
DCB DHCSR: Halt control Mask 
.PP
Definition at line \fB1921\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB2854\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1137\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1918\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1212\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1993\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1993\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB3350\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB3255\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_HALT_Pos   1U"
DCB DHCSR: Halt control Position 
.PP
Definition at line \fB1920\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB2849\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1132\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1913\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1207\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1988\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1988\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB3345\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB3250\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Msk   (0x1UL << \fBDCB_DHCSR_C_MASKINTS_Pos\fP)"
DCB DHCSR: Mask interrupts control Mask 
.PP
Definition at line \fB1915\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB2848\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1131\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1912\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1206\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1987\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1987\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB3344\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB3249\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_MASKINTS_Pos   3U"
DCB DHCSR: Mask interrupts control Position 
.PP
Definition at line \fB1914\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Msk   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
DCB DHCSR: Halt on PMU overflow control Mask 
.PP
Definition at line \fB2843\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Msk   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
DCB DHCSR: Halt on PMU overflow control Mask 
.PP
Definition at line \fB3339\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Msk   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
DCB DHCSR: Halt on PMU overflow control Mask 
.PP
Definition at line \fB3244\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Pos   6U"
DCB DHCSR: Halt on PMU overflow control Position 
.PP
Definition at line \fB2842\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Pos   6U"
DCB DHCSR: Halt on PMU overflow control Position 
.PP
Definition at line \fB3338\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Pos   6U"
DCB DHCSR: Halt on PMU overflow control Position 
.PP
Definition at line \fB3243\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB2846\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1910\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1985\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1985\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB3342\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB3247\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Msk   (0x1UL << \fBDCB_DHCSR_C_SNAPSTALL_Pos\fP)"
DCB DHCSR: Snap stall control Mask 
.PP
Definition at line \fB1912\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB2845\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1909\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1984\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1984\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB3341\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB3246\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_SNAPSTALL_Pos   5U"
DCB DHCSR: Snap stall control Position 
.PP
Definition at line \fB1911\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB2852\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1135\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1916\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1210\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1991\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1991\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB3348\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB3253\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Msk   (0x1UL << \fBDCB_DHCSR_C_STEP_Pos\fP)"
DCB DHCSR: Step control Mask 
.PP
Definition at line \fB1918\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB2851\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1134\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1915\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1209\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1990\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1990\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB3347\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB3252\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_STEP_Pos   2U"
DCB DHCSR: Step control Position 
.PP
Definition at line \fB1917\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB2807\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1105\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1883\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1180\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1958\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1958\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB3303\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB3208\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Msk   (0xFFFFUL << \fBDCB_DHCSR_DBGKEY_Pos\fP)"
DCB DHCSR: Debug key Mask 
.PP
Definition at line \fB1885\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB2806\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1104\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1882\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1179\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1957\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1957\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB3302\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB3207\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_DBGKEY_Pos   16U"
DCB DHCSR: Debug key Position 
.PP
Definition at line \fB1884\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Msk   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
DCB DHCSR: Floating-point registers Debuggable Mask 
.PP
Definition at line \fB2819\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Msk   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
DCB DHCSR: Floating-point registers Debuggable Mask 
.PP
Definition at line \fB3315\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Msk   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
DCB DHCSR: Floating-point registers Debuggable Mask 
.PP
Definition at line \fB3220\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Pos   23U"
DCB DHCSR: Floating-point registers Debuggable Position 
.PP
Definition at line \fB2818\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Pos   23U"
DCB DHCSR: Floating-point registers Debuggable Position 
.PP
Definition at line \fB3314\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Pos   23U"
DCB DHCSR: Floating-point registers Debuggable Position 
.PP
Definition at line \fB3219\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB2837\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1126\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1904\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1979\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1979\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB3333\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB3238\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Msk   (0x1UL << \fBDCB_DHCSR_S_HALT_Pos\fP)"
DCB DHCSR: Halted status Mask 
.PP
Definition at line \fB1906\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB2836\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1125\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1903\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1200\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1978\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1978\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB3332\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB3237\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_HALT_Pos   17U"
DCB DHCSR: Halted status Position 
.PP
Definition at line \fB1905\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB2831\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1120\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1898\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1195\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1973\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1973\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB3327\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB3232\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Msk   (0x1UL << \fBDCB_DHCSR_S_LOCKUP_Pos\fP)"
DCB DHCSR: Lockup status Mask 
.PP
Definition at line \fB1900\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB2830\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1119\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1897\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1194\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1972\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1972\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB3326\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB3231\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_LOCKUP_Pos   19U"
DCB DHCSR: Lockup status Position 
.PP
Definition at line \fB1899\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
DCB DHCSR: Non-secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB2825\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
DCB DHCSR: Non-secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3321\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
DCB DHCSR: Non-secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3226\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Pos   21U"
DCB DHCSR: Non-secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB2824\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Pos   21U"
DCB DHCSR: Non-secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3320\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Pos   21U"
DCB DHCSR: Non-secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3225\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB2840\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1129\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1907\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1982\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1982\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB3336\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB3241\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Msk   (0x1UL << \fBDCB_DHCSR_S_REGRDY_Pos\fP)"
DCB DHCSR: Register ready status Mask 
.PP
Definition at line \fB1909\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB2839\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1128\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1906\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1203\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1981\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1981\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB3335\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB3240\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_REGRDY_Pos   16U"
DCB DHCSR: Register ready status Position 
.PP
Definition at line \fB1908\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB2813\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1111\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1889\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1186\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1964\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1964\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB3309\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB3214\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESET_ST_Pos\fP)"
DCB DHCSR: Reset sticky status Mask 
.PP
Definition at line \fB1891\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB2812\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1110\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1888\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1185\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1963\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1963\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB3308\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB3213\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESET_ST_Pos   25U"
DCB DHCSR: Reset sticky status Position 
.PP
Definition at line \fB1890\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB2810\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1108\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1886\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1183\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1961\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1961\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB3306\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB3211\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RESTART_ST_Pos\fP)"
DCB DHCSR: Restart sticky status Mask 
.PP
Definition at line \fB1888\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB2809\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1107\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1885\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1182\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1960\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1960\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB3305\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB3210\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RESTART_ST_Pos   26U"
DCB DHCSR: Restart sticky status Position 
.PP
Definition at line \fB1887\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB2816\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1114\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1892\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1189\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1967\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1967\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB3312\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB3217\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Msk   (0x1UL << \fBDCB_DHCSR_S_RETIRE_ST_Pos\fP)"
DCB DHCSR: Retire sticky status Mask 
.PP
Definition at line \fB1894\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB2815\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1113\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1891\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1188\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1966\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1966\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB3311\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB3216\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_RETIRE_ST_Pos   24U"
DCB DHCSR: Retire sticky status Position 
.PP
Definition at line \fB1893\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB2828\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1117\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1895\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1192\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1970\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1970\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB3324\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB3229\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SDE_Pos\fP)"
DCB DHCSR: Secure debug enabled Mask 
.PP
Definition at line \fB1897\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB2827\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1116\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1894\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1191\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1969\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1969\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB3323\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB3228\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SDE_Pos   20U"
DCB DHCSR: Secure debug enabled Position 
.PP
Definition at line \fB1896\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB2834\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1123\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1901\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1976\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1976\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB3330\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB3235\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Msk   (0x1UL << \fBDCB_DHCSR_S_SLEEP_Pos\fP)"
DCB DHCSR: Sleeping status Mask 
.PP
Definition at line \fB1903\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB2833\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1122\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1900\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1197\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1975\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1975\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB3329\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB3234\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SLEEP_Pos   18U"
DCB DHCSR: Sleeping status Position 
.PP
Definition at line \fB1902\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
DCB DHCSR: Secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB2822\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
DCB DHCSR: Secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3318\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
DCB DHCSR: Secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3223\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Pos   22U"
DCB DHCSR: Secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB2821\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Pos   22U"
DCB DHCSR: Secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3317\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Pos   22U"
DCB DHCSR: Secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3222\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
DCB DSCEMCR: Clear monitor pend Mask 
.PP
Definition at line \fB2928\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
DCB DSCEMCR: Clear monitor pend Mask 
.PP
Definition at line \fB3424\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
DCB DSCEMCR: Clear monitor pend Mask 
.PP
Definition at line \fB3329\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Pos   17U"
DCB DSCEMCR: Clear monitor pend Position 
.PP
Definition at line \fB2927\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Pos   17U"
DCB DSCEMCR: Clear monitor pend Position 
.PP
Definition at line \fB3423\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Pos   17U"
DCB DSCEMCR: Clear monitor pend Position 
.PP
Definition at line \fB3328\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
DCB DSCEMCR: Clear monitor request Mask 
.PP
Definition at line \fB2925\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
DCB DSCEMCR: Clear monitor request Mask 
.PP
Definition at line \fB3421\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
DCB DSCEMCR: Clear monitor request Mask 
.PP
Definition at line \fB3326\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Pos   19U"
DCB DSCEMCR: Clear monitor request Position 
.PP
Definition at line \fB2924\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Pos   19U"
DCB DSCEMCR: Clear monitor request Position 
.PP
Definition at line \fB3420\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Pos   19U"
DCB DSCEMCR: Clear monitor request Position 
.PP
Definition at line \fB3325\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
DCB DSCEMCR: Set monitor pend Mask 
.PP
Definition at line \fB2934\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
DCB DSCEMCR: Set monitor pend Mask 
.PP
Definition at line \fB3430\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
DCB DSCEMCR: Set monitor pend Mask 
.PP
Definition at line \fB3335\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Pos   1U"
DCB DSCEMCR: Set monitor pend Position 
.PP
Definition at line \fB2933\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Pos   1U"
DCB DSCEMCR: Set monitor pend Position 
.PP
Definition at line \fB3429\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Pos   1U"
DCB DSCEMCR: Set monitor pend Position 
.PP
Definition at line \fB3334\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
DCB DSCEMCR: Set monitor request Mask 
.PP
Definition at line \fB2931\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
DCB DSCEMCR: Set monitor request Mask 
.PP
Definition at line \fB3427\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
DCB DSCEMCR: Set monitor request Mask 
.PP
Definition at line \fB3332\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Pos   3U"
DCB DSCEMCR: Set monitor request Position 
.PP
Definition at line \fB2930\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Pos   3U"
DCB DSCEMCR: Set monitor request Position 
.PP
Definition at line \fB3426\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Pos   3U"
DCB DSCEMCR: Set monitor request Position 
.PP
Definition at line \fB3331\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2963\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB1182\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2005\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB1257\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2080\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2080\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB3459\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB3364\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Msk   (0x1UL << \fBDCB_DSCSR_CDS_Pos\fP)"
DCB DSCSR: Current domain Secure Mask 
.PP
Definition at line \fB2007\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2962\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB1181\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2004\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB1256\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2079\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2079\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB3458\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB3363\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDS_Pos   16U"
DCB DSCSR: Current domain Secure Position 
.PP
Definition at line \fB2006\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2960\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB1179\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2002\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB1254\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2077\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2077\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB3456\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB3361\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Msk   (0x1UL << \fBDCB_DSCSR_CDSKEY_Pos\fP)"
DCB DSCSR: CDS write-enable key Mask 
.PP
Definition at line \fB2004\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2959\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB1178\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2001\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB1253\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2076\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2076\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB3455\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB3360\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_CDSKEY_Pos   17U"
DCB DSCSR: CDS write-enable key Position 
.PP
Definition at line \fB2003\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2966\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB1185\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2008\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB1260\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2083\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2083\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB3462\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB3367\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Msk   (0x1UL << \fBDCB_DSCSR_SBRSEL_Pos\fP)"
DCB DSCSR: Secure banked register select Mask 
.PP
Definition at line \fB2010\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2965\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB1184\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2007\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB1259\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2082\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2082\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB3461\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB3366\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSEL_Pos   1U"
DCB DSCSR: Secure banked register select Position 
.PP
Definition at line \fB2009\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2969\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB1188\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2011\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB1263\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2086\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2086\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB3465\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB3370\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Msk   (0x1UL /*<< \fBDCB_DSCSR_SBRSELEN_Pos\fP*/)"
DCB DSCSR: Secure banked register select enable Mask 
.PP
Definition at line \fB2013\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2968\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB1187\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2010\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB1262\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2085\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2085\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB3464\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB3369\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCSR_SBRSELEN_Pos   0U"
DCB DSCSR: Secure banked register select enable Position 
.PP
Definition at line \fB2012\fP of file \fBcore_starmc1\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
