// Seed: 4062787437
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_4;
  supply1 id_7 = -1;
  wire [1 'b0 : 1] id_8 = id_4;
  assign id_7#(
      .id_5(1),
      .id_3(1)
  ) = 1;
  wire id_9;
  assign id_8 = id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd59
) (
    input tri1 id_0
    , id_2
);
  wire _id_3;
  parameter id_4 = ~1;
  logic [(  -1 'b0 ) : id_3] id_5;
  assign id_3 = id_4;
  assign id_3 = id_2;
  logic id_6 = -1;
  wire  id_7;
  ;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4
  );
  wire id_8;
  wire id_9;
  ;
  logic ["" : -1] id_10;
  assign id_5 = id_3;
endmodule
