#BLIF generated by VPR  from post-place-and-route implementation
.model fabric_mac_32
.inputs $iopadmap$a[0] $iopadmap$a[1] $iopadmap$a[2] $iopadmap$a[3] $iopadmap$a[4] $iopadmap$a[5] $iopadmap$a[6] $iopadmap$a[7] $iopadmap$a[8] $iopadmap$a[9] $iopadmap$a[10] $iopadmap$a[11] $iopadmap$a[12] $iopadmap$a[13] $iopadmap$a[14] $iopadmap$a[15] $iopadmap$b[0] $iopadmap$b[1] $iopadmap$b[2] $iopadmap$b[3] $iopadmap$b[4] $iopadmap$b[5] $iopadmap$b[6] $iopadmap$b[7] $iopadmap$b[8] $iopadmap$b[9] $iopadmap$b[10] $iopadmap$b[11] $iopadmap$b[12] $iopadmap$b[13] $iopadmap$b[14] $iopadmap$b[15] $auto$clkbufmap.cc:294:execute$4275 $iopadmap$reset $iopadmap$id[1] 
.outputs $iopadmap$out[0] $iopadmap$out[1] $iopadmap$out[2] $iopadmap$out[3] $iopadmap$out[4] $iopadmap$out[5] $iopadmap$out[6] $iopadmap$out[7] $iopadmap$out[8] $iopadmap$out[9] $iopadmap$out[10] $iopadmap$out[11] $iopadmap$out[12] $iopadmap$out[13] $iopadmap$out[14] $iopadmap$out[15] $iopadmap$out[16] $iopadmap$out[17] $iopadmap$out[18] $iopadmap$out[19] $iopadmap$out[20] $iopadmap$out[21] $iopadmap$out[22] $iopadmap$out[23] $iopadmap$out[24] $iopadmap$out[25] $iopadmap$out[26] $iopadmap$out[27] $iopadmap$out[28] $iopadmap$out[29] $iopadmap$out[30] $iopadmap$out[31] 

#IO assignments
.names $iopadmap$out[0]_input_0_0 $iopadmap$out[0]
1 1
.names $iopadmap$out[1]_input_0_0 $iopadmap$out[1]
1 1
.names $iopadmap$out[2]_input_0_0 $iopadmap$out[2]
1 1
.names $iopadmap$out[3]_input_0_0 $iopadmap$out[3]
1 1
.names $iopadmap$out[4]_input_0_0 $iopadmap$out[4]
1 1
.names $iopadmap$out[5]_input_0_0 $iopadmap$out[5]
1 1
.names $iopadmap$out[6]_input_0_0 $iopadmap$out[6]
1 1
.names $iopadmap$out[7]_input_0_0 $iopadmap$out[7]
1 1
.names $iopadmap$out[8]_input_0_0 $iopadmap$out[8]
1 1
.names $iopadmap$out[9]_input_0_0 $iopadmap$out[9]
1 1
.names $iopadmap$out[10]_input_0_0 $iopadmap$out[10]
1 1
.names $iopadmap$out[11]_input_0_0 $iopadmap$out[11]
1 1
.names $iopadmap$out[12]_input_0_0 $iopadmap$out[12]
1 1
.names $iopadmap$out[13]_input_0_0 $iopadmap$out[13]
1 1
.names $iopadmap$out[14]_input_0_0 $iopadmap$out[14]
1 1
.names $iopadmap$out[15]_input_0_0 $iopadmap$out[15]
1 1
.names $iopadmap$out[16]_input_0_0 $iopadmap$out[16]
1 1
.names $iopadmap$out[17]_input_0_0 $iopadmap$out[17]
1 1
.names $iopadmap$out[18]_input_0_0 $iopadmap$out[18]
1 1
.names $iopadmap$out[19]_input_0_0 $iopadmap$out[19]
1 1
.names $iopadmap$out[20]_input_0_0 $iopadmap$out[20]
1 1
.names $iopadmap$out[21]_input_0_0 $iopadmap$out[21]
1 1
.names $iopadmap$out[22]_input_0_0 $iopadmap$out[22]
1 1
.names $iopadmap$out[23]_input_0_0 $iopadmap$out[23]
1 1
.names $iopadmap$out[24]_input_0_0 $iopadmap$out[24]
1 1
.names $iopadmap$out[25]_input_0_0 $iopadmap$out[25]
1 1
.names $iopadmap$out[26]_input_0_0 $iopadmap$out[26]
1 1
.names $iopadmap$out[27]_input_0_0 $iopadmap$out[27]
1 1
.names $iopadmap$out[28]_input_0_0 $iopadmap$out[28]
1 1
.names $iopadmap$out[29]_input_0_0 $iopadmap$out[29]
1 1
.names $iopadmap$out[30]_input_0_0 $iopadmap$out[30]
1 1
.names $iopadmap$out[31]_input_0_0 $iopadmap$out[31]
1 1
.names $iopadmap$a[0] $iopadmap$a[0]_output_0_0
1 1
.names $iopadmap$a[1] $iopadmap$a[1]_output_0_0
1 1
.names $iopadmap$a[2] $iopadmap$a[2]_output_0_0
1 1
.names $iopadmap$a[3] $iopadmap$a[3]_output_0_0
1 1
.names $iopadmap$a[4] $iopadmap$a[4]_output_0_0
1 1
.names $iopadmap$a[5] $iopadmap$a[5]_output_0_0
1 1
.names $iopadmap$a[6] $iopadmap$a[6]_output_0_0
1 1
.names $iopadmap$a[7] $iopadmap$a[7]_output_0_0
1 1
.names $iopadmap$a[8] $iopadmap$a[8]_output_0_0
1 1
.names $iopadmap$a[9] $iopadmap$a[9]_output_0_0
1 1
.names $iopadmap$a[10] $iopadmap$a[10]_output_0_0
1 1
.names $iopadmap$a[11] $iopadmap$a[11]_output_0_0
1 1
.names $iopadmap$a[12] $iopadmap$a[12]_output_0_0
1 1
.names $iopadmap$a[13] $iopadmap$a[13]_output_0_0
1 1
.names $iopadmap$a[14] $iopadmap$a[14]_output_0_0
1 1
.names $iopadmap$a[15] $iopadmap$a[15]_output_0_0
1 1
.names $iopadmap$b[0] $iopadmap$b[0]_output_0_0
1 1
.names $iopadmap$b[1] $iopadmap$b[1]_output_0_0
1 1
.names $iopadmap$b[2] $iopadmap$b[2]_output_0_0
1 1
.names $iopadmap$b[3] $iopadmap$b[3]_output_0_0
1 1
.names $iopadmap$b[4] $iopadmap$b[4]_output_0_0
1 1
.names $iopadmap$b[5] $iopadmap$b[5]_output_0_0
1 1
.names $iopadmap$b[6] $iopadmap$b[6]_output_0_0
1 1
.names $iopadmap$b[7] $iopadmap$b[7]_output_0_0
1 1
.names $iopadmap$b[8] $iopadmap$b[8]_output_0_0
1 1
.names $iopadmap$b[9] $iopadmap$b[9]_output_0_0
1 1
.names $iopadmap$b[10] $iopadmap$b[10]_output_0_0
1 1
.names $iopadmap$b[11] $iopadmap$b[11]_output_0_0
1 1
.names $iopadmap$b[12] $iopadmap$b[12]_output_0_0
1 1
.names $iopadmap$b[13] $iopadmap$b[13]_output_0_0
1 1
.names $iopadmap$b[14] $iopadmap$b[14]_output_0_0
1 1
.names $iopadmap$b[15] $iopadmap$b[15]_output_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275 $auto$clkbufmap.cc:294:execute$4275_output_0_0
1 1
.names $iopadmap$reset $iopadmap$reset_output_0_0
1 1
.names $iopadmap$id[1] $iopadmap$id[1]_output_0_0
1 1

#Interconnect
.names $iopadmap$a[0]_output_0_0 lut_genblk1[1].a0.a[0]_input_0_1
1 1
.names $iopadmap$a[0]_output_0_0 lut_genblk1[0].a0.a[0]_input_0_1
1 1
.names $iopadmap$a[1]_output_0_0 lut_genblk1[1].a0.a[1]_input_0_1
1 1
.names $iopadmap$a[1]_output_0_0 lut_genblk1[0].a0.a[1]_input_0_1
1 1
.names $iopadmap$a[2]_output_0_0 lut_genblk1[1].a0.a[2]_input_0_2
1 1
.names $iopadmap$a[2]_output_0_0 lut_genblk1[0].a0.a[2]_input_0_2
1 1
.names $iopadmap$a[3]_output_0_0 lut_genblk1[0].a0.a[3]_input_0_3
1 1
.names $iopadmap$a[3]_output_0_0 lut_genblk1[1].a0.a[3]_input_0_3
1 1
.names $iopadmap$a[4]_output_0_0 lut_genblk1[1].a0.a[4]_input_0_0
1 1
.names $iopadmap$a[4]_output_0_0 lut_genblk1[0].a0.a[4]_input_0_0
1 1
.names $iopadmap$a[5]_output_0_0 lut_genblk1[1].a0.a[5]_input_0_3
1 1
.names $iopadmap$a[5]_output_0_0 lut_genblk1[0].a0.a[5]_input_0_3
1 1
.names $iopadmap$a[6]_output_0_0 lut_genblk1[1].a0.a[6]_input_0_0
1 1
.names $iopadmap$a[6]_output_0_0 lut_genblk1[0].a0.a[6]_input_0_0
1 1
.names $iopadmap$a[7]_output_0_0 lut_genblk1[1].a0.a[7]_input_0_4
1 1
.names $iopadmap$a[7]_output_0_0 lut_genblk1[0].a0.a[7]_input_0_4
1 1
.names $iopadmap$a[8]_output_0_0 lut_genblk1[1].a0.a[8]_input_0_1
1 1
.names $iopadmap$a[8]_output_0_0 lut_genblk1[0].a0.a[8]_input_0_1
1 1
.names $iopadmap$a[9]_output_0_0 lut_genblk1[1].a0.a[9]_input_0_1
1 1
.names $iopadmap$a[9]_output_0_0 lut_genblk1[0].a0.a[9]_input_0_1
1 1
.names $iopadmap$a[10]_output_0_0 lut_genblk1[0].a0.a[10]_input_0_4
1 1
.names $iopadmap$a[10]_output_0_0 lut_genblk1[1].a0.a[10]_input_0_4
1 1
.names $iopadmap$a[11]_output_0_0 lut_genblk1[0].a0.a[11]_input_0_0
1 1
.names $iopadmap$a[11]_output_0_0 lut_genblk1[1].a0.a[11]_input_0_0
1 1
.names $iopadmap$a[12]_output_0_0 lut_genblk1[0].a0.a[12]_input_0_3
1 1
.names $iopadmap$a[12]_output_0_0 lut_genblk1[1].a0.a[12]_input_0_3
1 1
.names $iopadmap$a[13]_output_0_0 lut_genblk1[0].a0.a[13]_input_0_3
1 1
.names $iopadmap$a[13]_output_0_0 lut_genblk1[1].a0.a[13]_input_0_3
1 1
.names $iopadmap$a[14]_output_0_0 lut_genblk1[0].a0.a[14]_input_0_0
1 1
.names $iopadmap$a[14]_output_0_0 lut_genblk1[1].a0.a[14]_input_0_0
1 1
.names $iopadmap$a[15]_output_0_0 lut_genblk1[1].a0.a[15]_input_0_1
1 1
.names $iopadmap$a[15]_output_0_0 lut_genblk1[0].a0.a[15]_input_0_1
1 1
.names $iopadmap$b[0]_output_0_0 lut_genblk1[0].a0.b[0]_input_0_4
1 1
.names $iopadmap$b[0]_output_0_0 lut_genblk1[1].a0.b[0]_input_0_4
1 1
.names $iopadmap$b[1]_output_0_0 lut_genblk1[0].a0.b[1]_input_0_1
1 1
.names $iopadmap$b[1]_output_0_0 lut_genblk1[1].a0.b[1]_input_0_1
1 1
.names $iopadmap$b[2]_output_0_0 lut_genblk1[1].a0.b[2]_input_0_4
1 1
.names $iopadmap$b[2]_output_0_0 lut_genblk1[0].a0.b[2]_input_0_4
1 1
.names $iopadmap$b[3]_output_0_0 lut_genblk1[1].a0.b[3]_input_0_0
1 1
.names $iopadmap$b[3]_output_0_0 lut_genblk1[0].a0.b[3]_input_0_0
1 1
.names $iopadmap$b[4]_output_0_0 lut_genblk1[1].a0.b[4]_input_0_2
1 1
.names $iopadmap$b[4]_output_0_0 lut_genblk1[0].a0.b[4]_input_0_2
1 1
.names $iopadmap$b[5]_output_0_0 lut_genblk1[1].a0.b[5]_input_0_2
1 1
.names $iopadmap$b[5]_output_0_0 lut_genblk1[0].a0.b[5]_input_0_2
1 1
.names $iopadmap$b[6]_output_0_0 lut_genblk1[1].a0.b[6]_input_0_0
1 1
.names $iopadmap$b[6]_output_0_0 lut_genblk1[0].a0.b[6]_input_0_0
1 1
.names $iopadmap$b[7]_output_0_0 lut_genblk1[1].a0.b[7]_input_0_4
1 1
.names $iopadmap$b[7]_output_0_0 lut_genblk1[0].a0.b[7]_input_0_4
1 1
.names $iopadmap$b[8]_output_0_0 lut_genblk1[1].a0.b[8]_input_0_1
1 1
.names $iopadmap$b[8]_output_0_0 lut_genblk1[0].a0.b[8]_input_0_1
1 1
.names $iopadmap$b[9]_output_0_0 lut_genblk1[0].a0.b[9]_input_0_4
1 1
.names $iopadmap$b[9]_output_0_0 lut_genblk1[1].a0.b[9]_input_0_4
1 1
.names $iopadmap$b[10]_output_0_0 lut_genblk1[0].a0.b[10]_input_0_0
1 1
.names $iopadmap$b[10]_output_0_0 lut_genblk1[1].a0.b[10]_input_0_0
1 1
.names $iopadmap$b[11]_output_0_0 lut_genblk1[0].a0.b[11]_input_0_4
1 1
.names $iopadmap$b[11]_output_0_0 lut_genblk1[1].a0.b[11]_input_0_4
1 1
.names $iopadmap$b[12]_output_0_0 lut_genblk1[0].a0.b[12]_input_0_3
1 1
.names $iopadmap$b[12]_output_0_0 lut_genblk1[1].a0.b[12]_input_0_3
1 1
.names $iopadmap$b[13]_output_0_0 lut_genblk1[0].a0.b[13]_input_0_0
1 1
.names $iopadmap$b[13]_output_0_0 lut_genblk1[1].a0.b[13]_input_0_0
1 1
.names $iopadmap$b[14]_output_0_0 lut_genblk1[0].a0.b[14]_input_0_4
1 1
.names $iopadmap$b[14]_output_0_0 lut_genblk1[1].a0.b[14]_input_0_4
1 1
.names $iopadmap$b[15]_output_0_0 lut_genblk1[1].a0.b[15]_input_0_1
1 1
.names $iopadmap$b[15]_output_0_0 lut_genblk1[0].a0.b[15]_input_0_1
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[31]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[30]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[23]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[24]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[29]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[28]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[27]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[26]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[14]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[25]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[22]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[21]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[20]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[19]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[18]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[17]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[15]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[16]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[13]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[12]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[11]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[10]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[9]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[8]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[1].a0.out[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$4275_output_0_0 dffre_genblk1[0].a0.out[1]_clock_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li31_li31_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li30_li30_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li55_li55_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li63_li63_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li57_li57_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li56_li56_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li62_li62_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li23_li23_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li24_li24_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li29_li29_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li61_li61_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li28_li28_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li60_li60_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li27_li27_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li14_li14_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li58_li58_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li59_li59_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li26_li26_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li46_li46_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li25_li25_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li22_li22_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li54_li54_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li21_li21_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li53_li53_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li20_li20_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li50_li50_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li17_li17_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li51_li51_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li52_li52_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li19_li19_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li18_li18_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li49_li49_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li47_li47_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li15_li15_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li48_li48_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li16_li16_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li33_li33_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li34_li34_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li05_li05_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li37_li37_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li02_li02_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li13_li13_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li45_li45_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li12_li12_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li44_li44_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li11_li11_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li41_li41_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li08_li08_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li42_li42_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li43_li43_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li10_li10_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li09_li09_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li40_li40_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li39_li39_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li07_li07_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li32_li32_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li00_li00_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li03_li03_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li04_li04_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li38_li38_input_0_4
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li06_li06_input_0_2
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li36_li36_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li35_li35_input_0_0
1 1
.names $iopadmap$reset_output_0_0 lut_$abc$1042$li01_li01_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[31]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[30]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[25]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[23]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[24]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[29]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[28]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[27]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[14]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[26]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[22]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[21]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[20]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[19]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[18]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[17]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[15]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[16]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[1]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[5]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[2]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[13]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[12]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[11]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[10]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[9]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[8]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[7]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[0]_input_0_3
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[3]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[6]_input_0_1
1 1
.names $iopadmap$id[1]_output_0_0 lut_$iopadmap$out[4]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[13]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[13]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[9]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[9]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[5]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[5]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[11]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[11]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[3]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[3]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[6]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[6]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[15]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[15]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[0]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[0]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[8]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[8]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[6]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[6]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[4]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[4]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[12]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[12]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[0]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[0]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[2]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[2]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[14]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[14]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[1]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[1]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[8]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[8]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[4]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[4]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[2]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[2]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[13]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[13]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[10]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[10]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[7]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[7]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[11]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[11]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.a[15]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.a[15]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[1]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[1]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[3]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[3]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[5]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[5]_input_0_4
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[12]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[12]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[9]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[9]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[7]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[7]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[10]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[10]_input_0_2
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[0].a0.b[14]_input_0_0
1 1
.names $iopadmap$id[1]_output_0_0 lut_genblk1[1].a0.b[14]_input_0_0
1 1
.names lut_$iopadmap$out[0]_output_0_0 $iopadmap$out[0]_input_0_0
1 1
.names lut_$iopadmap$out[1]_output_0_0 $iopadmap$out[1]_input_0_0
1 1
.names lut_$iopadmap$out[2]_output_0_0 $iopadmap$out[2]_input_0_0
1 1
.names lut_$iopadmap$out[3]_output_0_0 $iopadmap$out[3]_input_0_0
1 1
.names lut_$iopadmap$out[4]_output_0_0 $iopadmap$out[4]_input_0_0
1 1
.names lut_$iopadmap$out[5]_output_0_0 $iopadmap$out[5]_input_0_0
1 1
.names lut_$iopadmap$out[6]_output_0_0 $iopadmap$out[6]_input_0_0
1 1
.names lut_$iopadmap$out[7]_output_0_0 $iopadmap$out[7]_input_0_0
1 1
.names lut_$iopadmap$out[8]_output_0_0 $iopadmap$out[8]_input_0_0
1 1
.names lut_$iopadmap$out[9]_output_0_0 $iopadmap$out[9]_input_0_0
1 1
.names lut_$iopadmap$out[10]_output_0_0 $iopadmap$out[10]_input_0_0
1 1
.names lut_$iopadmap$out[11]_output_0_0 $iopadmap$out[11]_input_0_0
1 1
.names lut_$iopadmap$out[12]_output_0_0 $iopadmap$out[12]_input_0_0
1 1
.names lut_$iopadmap$out[13]_output_0_0 $iopadmap$out[13]_input_0_0
1 1
.names lut_$iopadmap$out[14]_output_0_0 $iopadmap$out[14]_input_0_0
1 1
.names lut_$iopadmap$out[15]_output_0_0 $iopadmap$out[15]_input_0_0
1 1
.names lut_$iopadmap$out[16]_output_0_0 $iopadmap$out[16]_input_0_0
1 1
.names lut_$iopadmap$out[17]_output_0_0 $iopadmap$out[17]_input_0_0
1 1
.names lut_$iopadmap$out[18]_output_0_0 $iopadmap$out[18]_input_0_0
1 1
.names lut_$iopadmap$out[19]_output_0_0 $iopadmap$out[19]_input_0_0
1 1
.names lut_$iopadmap$out[20]_output_0_0 $iopadmap$out[20]_input_0_0
1 1
.names lut_$iopadmap$out[21]_output_0_0 $iopadmap$out[21]_input_0_0
1 1
.names lut_$iopadmap$out[22]_output_0_0 $iopadmap$out[22]_input_0_0
1 1
.names lut_$iopadmap$out[23]_output_0_0 $iopadmap$out[23]_input_0_0
1 1
.names lut_$iopadmap$out[24]_output_0_0 $iopadmap$out[24]_input_0_0
1 1
.names lut_$iopadmap$out[25]_output_0_0 $iopadmap$out[25]_input_0_0
1 1
.names lut_$iopadmap$out[26]_output_0_0 $iopadmap$out[26]_input_0_0
1 1
.names lut_$iopadmap$out[27]_output_0_0 $iopadmap$out[27]_input_0_0
1 1
.names lut_$iopadmap$out[28]_output_0_0 $iopadmap$out[28]_input_0_0
1 1
.names lut_$iopadmap$out[29]_output_0_0 $iopadmap$out[29]_input_0_0
1 1
.names lut_$iopadmap$out[30]_output_0_0 $iopadmap$out[30]_input_0_0
1 1
.names lut_$iopadmap$out[31]_output_0_0 $iopadmap$out[31]_input_0_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2
1 1
.names lut_$false_output_0_0 adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_1_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_1_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_1_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[1].a0.out[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_genblk1[0].a0.out[1]_input_2_0
1 1
.names lut_$abc$1042$li00_li00_output_0_0 dffre_genblk1[0].a0.out[0]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_2
1 1
.names dffre_genblk1[0].a0.out[0]_output_0_0 lut_$iopadmap$out[0]_input_0_2
1 1
.names lut_$abc$1042$li01_li01_output_0_0 dffre_genblk1[0].a0.out[1]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[1]_output_0_0 lut_$iopadmap$out[1]_input_0_0
1 1
.names lut_$abc$1042$li02_li02_output_0_0 dffre_genblk1[0].a0.out[2]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[2]_output_0_0 lut_$iopadmap$out[2]_input_0_4
1 1
.names lut_$abc$1042$li03_li03_output_0_0 dffre_genblk1[0].a0.out[3]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[3]_output_0_0 lut_$iopadmap$out[3]_input_0_3
1 1
.names lut_$abc$1042$li04_li04_output_0_0 dffre_genblk1[0].a0.out[4]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[4]_output_0_0 lut_$iopadmap$out[4]_input_0_3
1 1
.names lut_$abc$1042$li05_li05_output_0_0 dffre_genblk1[0].a0.out[5]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_1
1 1
.names dffre_genblk1[0].a0.out[5]_output_0_0 lut_$iopadmap$out[5]_input_0_4
1 1
.names lut_$abc$1042$li06_li06_output_0_0 dffre_genblk1[0].a0.out[6]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[6]_output_0_0 lut_$iopadmap$out[6]_input_0_0
1 1
.names lut_$abc$1042$li07_li07_output_0_0 dffre_genblk1[0].a0.out[7]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_1
1 1
.names dffre_genblk1[0].a0.out[7]_output_0_0 lut_$iopadmap$out[7]_input_0_1
1 1
.names lut_$abc$1042$li08_li08_output_0_0 dffre_genblk1[0].a0.out[8]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[8]_output_0_0 lut_$iopadmap$out[8]_input_0_1
1 1
.names lut_$abc$1042$li09_li09_output_0_0 dffre_genblk1[0].a0.out[9]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[9]_output_0_0 lut_$iopadmap$out[9]_input_0_1
1 1
.names lut_$abc$1042$li10_li10_output_0_0 dffre_genblk1[0].a0.out[10]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_1
1 1
.names dffre_genblk1[0].a0.out[10]_output_0_0 lut_$iopadmap$out[10]_input_0_4
1 1
.names lut_$abc$1042$li11_li11_output_0_0 dffre_genblk1[0].a0.out[11]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_1
1 1
.names dffre_genblk1[0].a0.out[11]_output_0_0 lut_$iopadmap$out[11]_input_0_2
1 1
.names lut_$abc$1042$li12_li12_output_0_0 dffre_genblk1[0].a0.out[12]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_2
1 1
.names dffre_genblk1[0].a0.out[12]_output_0_0 lut_$iopadmap$out[12]_input_0_2
1 1
.names lut_$abc$1042$li13_li13_output_0_0 dffre_genblk1[0].a0.out[13]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_2
1 1
.names dffre_genblk1[0].a0.out[13]_output_0_0 lut_$iopadmap$out[13]_input_0_3
1 1
.names lut_$abc$1042$li14_li14_output_0_0 dffre_genblk1[0].a0.out[14]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_4
1 1
.names dffre_genblk1[0].a0.out[14]_output_0_0 lut_$iopadmap$out[14]_input_0_3
1 1
.names lut_$abc$1042$li15_li15_output_0_0 dffre_genblk1[0].a0.out[15]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_1
1 1
.names dffre_genblk1[0].a0.out[15]_output_0_0 lut_$iopadmap$out[15]_input_0_1
1 1
.names lut_$abc$1042$li16_li16_output_0_0 dffre_genblk1[0].a0.out[16]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[16]_output_0_0 lut_$iopadmap$out[16]_input_0_2
1 1
.names lut_$abc$1042$li17_li17_output_0_0 dffre_genblk1[0].a0.out[17]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[17]_output_0_0 lut_$iopadmap$out[17]_input_0_1
1 1
.names lut_$abc$1042$li18_li18_output_0_0 dffre_genblk1[0].a0.out[18]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_1
1 1
.names dffre_genblk1[0].a0.out[18]_output_0_0 lut_$iopadmap$out[18]_input_0_1
1 1
.names lut_$abc$1042$li19_li19_output_0_0 dffre_genblk1[0].a0.out[19]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_1
1 1
.names dffre_genblk1[0].a0.out[19]_output_0_0 lut_$iopadmap$out[19]_input_0_4
1 1
.names lut_$abc$1042$li20_li20_output_0_0 dffre_genblk1[0].a0.out[20]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[20]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_2
1 1
.names dffre_genblk1[0].a0.out[20]_output_0_0 lut_$iopadmap$out[20]_input_0_2
1 1
.names lut_$abc$1042$li21_li21_output_0_0 dffre_genblk1[0].a0.out[21]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[21]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_2
1 1
.names dffre_genblk1[0].a0.out[21]_output_0_0 lut_$iopadmap$out[21]_input_0_2
1 1
.names lut_$abc$1042$li22_li22_output_0_0 dffre_genblk1[0].a0.out[22]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[22]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_4
1 1
.names dffre_genblk1[0].a0.out[22]_output_0_0 lut_$iopadmap$out[22]_input_0_3
1 1
.names lut_$abc$1042$li23_li23_output_0_0 dffre_genblk1[0].a0.out[23]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[23]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[23]_output_0_0 lut_$iopadmap$out[23]_input_0_4
1 1
.names lut_$abc$1042$li24_li24_output_0_0 dffre_genblk1[0].a0.out[24]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[24]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_4
1 1
.names dffre_genblk1[0].a0.out[24]_output_0_0 lut_$iopadmap$out[24]_input_0_4
1 1
.names lut_$abc$1042$li25_li25_output_0_0 dffre_genblk1[0].a0.out[25]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[25]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_2
1 1
.names dffre_genblk1[0].a0.out[25]_output_0_0 lut_$iopadmap$out[25]_input_0_0
1 1
.names lut_$abc$1042$li26_li26_output_0_0 dffre_genblk1[0].a0.out[26]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[26]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_2
1 1
.names dffre_genblk1[0].a0.out[26]_output_0_0 lut_$iopadmap$out[26]_input_0_4
1 1
.names lut_$abc$1042$li27_li27_output_0_0 dffre_genblk1[0].a0.out[27]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[27]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_4
1 1
.names dffre_genblk1[0].a0.out[27]_output_0_0 lut_$iopadmap$out[27]_input_0_2
1 1
.names lut_$abc$1042$li28_li28_output_0_0 dffre_genblk1[0].a0.out[28]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[28]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_3
1 1
.names dffre_genblk1[0].a0.out[28]_output_0_0 lut_$iopadmap$out[28]_input_0_2
1 1
.names lut_$abc$1042$li29_li29_output_0_0 dffre_genblk1[0].a0.out[29]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[29]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_4
1 1
.names dffre_genblk1[0].a0.out[29]_output_0_0 lut_$iopadmap$out[29]_input_0_1
1 1
.names lut_$abc$1042$li30_li30_output_0_0 dffre_genblk1[0].a0.out[30]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[30]_output_0_0 lut_$abc$1042$li31_li31_input_0_0
1 1
.names dffre_genblk1[0].a0.out[30]_output_0_0 lut_$abc$1042$li30_li30_input_0_0
1 1
.names dffre_genblk1[0].a0.out[30]_output_0_0 lut_$iopadmap$out[30]_input_0_0
1 1
.names lut_$abc$1042$li31_li31_output_0_0 dffre_genblk1[0].a0.out[31]_input_0_0
1 1
.names dffre_genblk1[0].a0.out[31]_output_0_0 lut_$abc$1042$li31_li31_input_0_1
1 1
.names dffre_genblk1[0].a0.out[31]_output_0_0 lut_$iopadmap$out[31]_input_0_1
1 1
.names lut_$abc$1042$li32_li32_output_0_0 dffre_genblk1[1].a0.out[0]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[0]_output_0_0 lut_$iopadmap$out[0]_input_0_1
1 1
.names lut_$abc$1042$li33_li33_output_0_0 dffre_genblk1[1].a0.out[1]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[1]_output_0_0 lut_$iopadmap$out[1]_input_0_3
1 1
.names lut_$abc$1042$li34_li34_output_0_0 dffre_genblk1[1].a0.out[2]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[2]_output_0_0 lut_$iopadmap$out[2]_input_0_3
1 1
.names lut_$abc$1042$li35_li35_output_0_0 dffre_genblk1[1].a0.out[3]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[3]_output_0_0 lut_$iopadmap$out[3]_input_0_0
1 1
.names lut_$abc$1042$li36_li36_output_0_0 dffre_genblk1[1].a0.out[4]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[4]_output_0_0 lut_$iopadmap$out[4]_input_0_4
1 1
.names lut_$abc$1042$li37_li37_output_0_0 dffre_genblk1[1].a0.out[5]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_1
1 1
.names dffre_genblk1[1].a0.out[5]_output_0_0 lut_$iopadmap$out[5]_input_0_0
1 1
.names lut_$abc$1042$li38_li38_output_0_0 dffre_genblk1[1].a0.out[6]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[6]_output_0_0 lut_$iopadmap$out[6]_input_0_4
1 1
.names lut_$abc$1042$li39_li39_output_0_0 dffre_genblk1[1].a0.out[7]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_1
1 1
.names dffre_genblk1[1].a0.out[7]_output_0_0 lut_$iopadmap$out[7]_input_0_0
1 1
.names lut_$abc$1042$li40_li40_output_0_0 dffre_genblk1[1].a0.out[8]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[8]_output_0_0 lut_$iopadmap$out[8]_input_0_0
1 1
.names lut_$abc$1042$li41_li41_output_0_0 dffre_genblk1[1].a0.out[9]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[9]_output_0_0 lut_$iopadmap$out[9]_input_0_3
1 1
.names lut_$abc$1042$li42_li42_output_0_0 dffre_genblk1[1].a0.out[10]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_1
1 1
.names dffre_genblk1[1].a0.out[10]_output_0_0 lut_$iopadmap$out[10]_input_0_3
1 1
.names lut_$abc$1042$li43_li43_output_0_0 dffre_genblk1[1].a0.out[11]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_1
1 1
.names dffre_genblk1[1].a0.out[11]_output_0_0 lut_$iopadmap$out[11]_input_0_4
1 1
.names lut_$abc$1042$li44_li44_output_0_0 dffre_genblk1[1].a0.out[12]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[12]_output_0_0 lut_$iopadmap$out[12]_input_0_1
1 1
.names lut_$abc$1042$li45_li45_output_0_0 dffre_genblk1[1].a0.out[13]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[13]_output_0_0 lut_$iopadmap$out[13]_input_0_0
1 1
.names lut_$abc$1042$li46_li46_output_0_0 dffre_genblk1[1].a0.out[14]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_4
1 1
.names dffre_genblk1[1].a0.out[14]_output_0_0 lut_$iopadmap$out[14]_input_0_0
1 1
.names lut_$abc$1042$li47_li47_output_0_0 dffre_genblk1[1].a0.out[15]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_1
1 1
.names dffre_genblk1[1].a0.out[15]_output_0_0 lut_$iopadmap$out[15]_input_0_0
1 1
.names lut_$abc$1042$li48_li48_output_0_0 dffre_genblk1[1].a0.out[16]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[16]_output_0_0 lut_$iopadmap$out[16]_input_0_1
1 1
.names lut_$abc$1042$li49_li49_output_0_0 dffre_genblk1[1].a0.out[17]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[17]_output_0_0 lut_$iopadmap$out[17]_input_0_0
1 1
.names lut_$abc$1042$li50_li50_output_0_0 dffre_genblk1[1].a0.out[18]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_1
1 1
.names dffre_genblk1[1].a0.out[18]_output_0_0 lut_$iopadmap$out[18]_input_0_3
1 1
.names lut_$abc$1042$li51_li51_output_0_0 dffre_genblk1[1].a0.out[19]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_1
1 1
.names dffre_genblk1[1].a0.out[19]_output_0_0 lut_$iopadmap$out[19]_input_0_3
1 1
.names lut_$abc$1042$li52_li52_output_0_0 dffre_genblk1[1].a0.out[20]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[20]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[20]_output_0_0 lut_$iopadmap$out[20]_input_0_4
1 1
.names lut_$abc$1042$li53_li53_output_0_0 dffre_genblk1[1].a0.out[21]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[21]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[21]_output_0_0 lut_$iopadmap$out[21]_input_0_1
1 1
.names lut_$abc$1042$li54_li54_output_0_0 dffre_genblk1[1].a0.out[22]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[22]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_4
1 1
.names dffre_genblk1[1].a0.out[22]_output_0_0 lut_$iopadmap$out[22]_input_0_0
1 1
.names lut_$abc$1042$li55_li55_output_0_0 dffre_genblk1[1].a0.out[23]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[23]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[23]_output_0_0 lut_$iopadmap$out[23]_input_0_1
1 1
.names lut_$abc$1042$li56_li56_output_0_0 dffre_genblk1[1].a0.out[24]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[24]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_4
1 1
.names dffre_genblk1[1].a0.out[24]_output_0_0 lut_$iopadmap$out[24]_input_0_3
1 1
.names lut_$abc$1042$li57_li57_output_0_0 dffre_genblk1[1].a0.out[25]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[25]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[25]_output_0_0 lut_$iopadmap$out[25]_input_0_3
1 1
.names lut_$abc$1042$li58_li58_output_0_0 dffre_genblk1[1].a0.out[26]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[26]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[26]_output_0_0 lut_$iopadmap$out[26]_input_0_3
1 1
.names lut_$abc$1042$li59_li59_output_0_0 dffre_genblk1[1].a0.out[27]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[27]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_4
1 1
.names dffre_genblk1[1].a0.out[27]_output_0_0 lut_$iopadmap$out[27]_input_0_4
1 1
.names lut_$abc$1042$li60_li60_output_0_0 dffre_genblk1[1].a0.out[28]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[28]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_3
1 1
.names dffre_genblk1[1].a0.out[28]_output_0_0 lut_$iopadmap$out[28]_input_0_1
1 1
.names lut_$abc$1042$li61_li61_output_0_0 dffre_genblk1[1].a0.out[29]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[29]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_4
1 1
.names dffre_genblk1[1].a0.out[29]_output_0_0 lut_$iopadmap$out[29]_input_0_0
1 1
.names lut_$abc$1042$li62_li62_output_0_0 dffre_genblk1[1].a0.out[30]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[30]_output_0_0 lut_$iopadmap$out[30]_input_0_4
1 1
.names dffre_genblk1[1].a0.out[30]_output_0_0 lut_$abc$1042$li63_li63_input_0_4
1 1
.names dffre_genblk1[1].a0.out[30]_output_0_0 lut_$abc$1042$li62_li62_input_0_4
1 1
.names lut_$abc$1042$li63_li63_output_0_0 dffre_genblk1[1].a0.out[31]_input_0_0
1 1
.names dffre_genblk1[1].a0.out[31]_output_0_0 lut_$iopadmap$out[31]_input_0_2
1 1
.names dffre_genblk1[1].a0.out[31]_output_0_0 lut_$abc$1042$li63_li63_input_0_2
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 lut_$abc$1042$li63_li63_input_0_3
1 1
.names adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0 lut_$abc$1042$li63_li63_input_0_1
1 1
.names adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0 lut_$abc$1042$li62_li62_input_0_2
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 lut_$abc$1042$li63_li63_input_0_5
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 lut_$abc$1042$li62_li62_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_0_0 lut_$abc$1042$li61_li61_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_0_0 lut_$abc$1042$li60_li60_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_0_0 lut_$abc$1042$li59_li59_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_0_0 lut_$abc$1042$li58_li58_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_0_0 lut_$abc$1042$li57_li57_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_0_0 lut_$abc$1042$li56_li56_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_0_0 lut_$abc$1042$li55_li55_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_0_0 lut_$abc$1042$li54_li54_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_0_0 lut_$abc$1042$li53_li53_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_0_0 lut_$abc$1042$li52_li52_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_0_0 lut_$abc$1042$li51_li51_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_0_0 lut_$abc$1042$li50_li50_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_0_0 lut_$abc$1042$li49_li49_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_0_0 lut_$abc$1042$li48_li48_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_0_0 lut_$abc$1042$li47_li47_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_0_0 lut_$abc$1042$li46_li46_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_0_0 lut_$abc$1042$li45_li45_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_0_0 lut_$abc$1042$li44_li44_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_0_0 lut_$abc$1042$li43_li43_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_0_0 lut_$abc$1042$li42_li42_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_0_0 lut_$abc$1042$li41_li41_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_0_0 lut_$abc$1042$li40_li40_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_0_0 lut_$abc$1042$li39_li39_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_0_0 lut_$abc$1042$li38_li38_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_0_0 lut_$abc$1042$li37_li37_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_0_0 lut_$abc$1042$li36_li36_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_0_0 lut_$abc$1042$li35_li35_input_0_3
1 1
.names lut_genblk1[0].a0.b[13]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13
1 1
.names lut_genblk1[0].a0.b[14]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14
1 1
.names lut_genblk1[1].a0.a[0]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0
1 1
.names lut_genblk1[1].a0.a[1]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1
1 1
.names lut_genblk1[1].a0.a[2]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2
1 1
.names lut_genblk1[1].a0.a[4]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4
1 1
.names lut_genblk1[1].a0.a[7]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7
1 1
.names lut_genblk1[1].a0.a[10]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10
1 1
.names lut_genblk1[1].a0.a[13]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13
1 1
.names lut_genblk1[1].a0.b[0]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0
1 1
.names lut_genblk1[1].a0.b[3]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3
1 1
.names lut_genblk1[1].a0.b[6]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6
1 1
.names lut_genblk1[1].a0.b[9]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9
1 1
.names lut_genblk1[1].a0.b[12]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12
1 1
.names lut_genblk1[1].a0.b[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15
1 1
.names lut_genblk1[1].a0.b[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16
1 1
.names lut_genblk1[1].a0.b[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_4
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_2
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_2
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_4
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_3
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_4
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_3
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_2
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_4
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_3
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_3
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_4
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_3
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_2
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_3
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_2
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_2
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_1
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_3
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_2
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_4
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_0
1 1
.names RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_4
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_2
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_2
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_4
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_2
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_0_0
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_1_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_0_0
1 1
.names lut_genblk1[1].a0.b[13]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13
1 1
.names lut_genblk1[1].a0.b[14]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14
1 1
.names lut_genblk1[1].a0.b[10]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10
1 1
.names lut_genblk1[1].a0.b[11]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11
1 1
.names lut_genblk1[1].a0.b[7]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7
1 1
.names lut_genblk1[1].a0.b[8]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8
1 1
.names lut_genblk1[1].a0.b[4]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4
1 1
.names lut_genblk1[1].a0.b[5]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5
1 1
.names lut_genblk1[1].a0.b[1]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1
1 1
.names lut_genblk1[1].a0.b[2]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2
1 1
.names lut_genblk1[1].a0.a[14]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14
1 1
.names lut_genblk1[1].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15
1 1
.names lut_genblk1[1].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16
1 1
.names lut_genblk1[1].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17
1 1
.names lut_genblk1[1].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18
1 1
.names lut_genblk1[1].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19
1 1
.names lut_genblk1[1].a0.a[11]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11
1 1
.names lut_genblk1[1].a0.a[12]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12
1 1
.names lut_genblk1[1].a0.a[8]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8
1 1
.names lut_genblk1[1].a0.a[9]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9
1 1
.names lut_genblk1[1].a0.a[5]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5
1 1
.names lut_genblk1[1].a0.a[6]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6
1 1
.names lut_genblk1[1].a0.a[3]_output_0_0 RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3
1 1
.names lut_genblk1[0].a0.b[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15
1 1
.names lut_genblk1[0].a0.b[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16
1 1
.names lut_genblk1[0].a0.b[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17
1 1
.names lut_genblk1[0].a0.b[12]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12
1 1
.names lut_genblk1[0].a0.b[11]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11
1 1
.names lut_genblk1[0].a0.b[10]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10
1 1
.names lut_genblk1[0].a0.b[9]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9
1 1
.names lut_genblk1[0].a0.b[8]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8
1 1
.names lut_genblk1[0].a0.b[7]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7
1 1
.names lut_genblk1[0].a0.b[6]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6
1 1
.names lut_genblk1[0].a0.b[5]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5
1 1
.names lut_genblk1[0].a0.b[4]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4
1 1
.names lut_genblk1[0].a0.b[3]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3
1 1
.names lut_genblk1[0].a0.b[2]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2
1 1
.names lut_genblk1[0].a0.b[1]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1
1 1
.names lut_genblk1[0].a0.b[0]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0
1 1
.names lut_genblk1[0].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15
1 1
.names lut_genblk1[0].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16
1 1
.names lut_genblk1[0].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17
1 1
.names lut_genblk1[0].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18
1 1
.names lut_genblk1[0].a0.a[15]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19
1 1
.names lut_genblk1[0].a0.a[14]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14
1 1
.names lut_genblk1[0].a0.a[13]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13
1 1
.names lut_genblk1[0].a0.a[12]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12
1 1
.names lut_genblk1[0].a0.a[11]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11
1 1
.names lut_genblk1[0].a0.a[10]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10
1 1
.names lut_genblk1[0].a0.a[9]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9
1 1
.names lut_genblk1[0].a0.a[8]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8
1 1
.names lut_genblk1[0].a0.a[7]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7
1 1
.names lut_genblk1[0].a0.a[6]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6
1 1
.names lut_genblk1[0].a0.a[5]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5
1 1
.names lut_genblk1[0].a0.a[4]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4
1 1
.names lut_genblk1[0].a0.a[3]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3
1 1
.names lut_genblk1[0].a0.a[2]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2
1 1
.names lut_genblk1[0].a0.a[1]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1
1 1
.names lut_genblk1[0].a0.a[0]_output_0_0 RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_0_0 lut_$abc$1042$li00_li00_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_0_0 lut_$abc$1042$li01_li01_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_0_0 lut_$abc$1042$li02_li02_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_0_0 lut_$abc$1042$li03_li03_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_0_0 lut_$abc$1042$li04_li04_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_0_0 lut_$abc$1042$li05_li05_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_0_0 lut_$abc$1042$li06_li06_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_0_0 lut_$abc$1042$li07_li07_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_0_0 lut_$abc$1042$li08_li08_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_0_0 lut_$abc$1042$li09_li09_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_0_0 lut_$abc$1042$li10_li10_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_0_0 lut_$abc$1042$li11_li11_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_0_0 lut_$abc$1042$li12_li12_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_0_0 lut_$abc$1042$li13_li13_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_0_0 lut_$abc$1042$li14_li14_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_0_0 lut_$abc$1042$li15_li15_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_0_0 lut_$abc$1042$li16_li16_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_0_0 lut_$abc$1042$li17_li17_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_0_0 lut_$abc$1042$li18_li18_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_0_0 lut_$abc$1042$li19_li19_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_0_0 lut_$abc$1042$li20_li20_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_0_0 lut_$abc$1042$li21_li21_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_0_0 lut_$abc$1042$li22_li22_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_0_0 lut_$abc$1042$li23_li23_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_0_0 lut_$abc$1042$li24_li24_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_0_0 lut_$abc$1042$li25_li25_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_0_0 lut_$abc$1042$li26_li26_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_0_0 lut_$abc$1042$li27_li27_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_0_0 lut_$abc$1042$li28_li28_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_0_0 lut_$abc$1042$li29_li29_input_0_2
1 1
.names adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0 lut_$abc$1042$li31_li31_input_0_2
1 1
.names adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0 lut_$abc$1042$li30_li30_input_0_1
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 lut_$abc$1042$li31_li31_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 lut_$abc$1042$li30_li30_input_0_3
1 1
.names RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 lut_$abc$1042$li31_li31_input_0_5
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_0_0 lut_$abc$1042$li32_li32_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_0_0 lut_$abc$1042$li33_li33_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_0_0 lut_$abc$1042$li34_li34_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_1_0 adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_1_0 adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_2_0
1 1

#Cell instances
.subckt RS_DSP_MULT \
    a[0]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 \
    a[1]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 \
    a[2]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 \
    a[3]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 \
    a[4]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 \
    a[5]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 \
    a[6]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 \
    a[7]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 \
    a[8]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 \
    a[9]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 \
    a[10]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 \
    a[11]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 \
    a[12]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 \
    a[13]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 \
    a[14]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 \
    a[15]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 \
    a[16]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 \
    a[17]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 \
    a[18]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 \
    a[19]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 \
    b[0]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 \
    b[1]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 \
    b[2]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 \
    b[3]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 \
    b[4]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 \
    b[5]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 \
    b[6]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 \
    b[7]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 \
    b[8]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 \
    b[9]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 \
    b[10]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 \
    b[11]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 \
    b[12]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 \
    b[13]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 \
    b[14]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 \
    b[15]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 \
    b[16]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 \
    b[17]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 \
    feedback[0]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 \
    feedback[1]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 \
    feedback[2]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 \
    unsigned_a=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 \
    unsigned_b=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 \
    z[0]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 \
    z[1]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 \
    z[2]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 \
    z[3]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 \
    z[4]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 \
    z[5]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 \
    z[6]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 \
    z[7]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 \
    z[8]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 \
    z[9]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 \
    z[10]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 \
    z[11]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 \
    z[12]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 \
    z[13]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 \
    z[14]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 \
    z[15]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 \
    z[16]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 \
    z[17]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 \
    z[18]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 \
    z[19]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 \
    z[20]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 \
    z[21]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 \
    z[22]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 \
    z[23]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 \
    z[24]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 \
    z[25]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 \
    z[26]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 \
    z[27]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 \
    z[28]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 \
    z[29]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 \
    z[30]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 \
    z[31]=RS_DSP_MULT_$techmap49$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 \
    z[32]=__vpr__unconn0 \
    z[33]=__vpr__unconn1 \
    z[34]=__vpr__unconn2 \
    z[35]=__vpr__unconn3 \
    z[36]=__vpr__unconn4 \
    z[37]=__vpr__unconn5
.param MODE_BITS 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000

.subckt RS_DSP_MULT \
    a[0]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_0 \
    a[1]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_1 \
    a[2]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_2 \
    a[3]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_3 \
    a[4]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_4 \
    a[5]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_5 \
    a[6]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_6 \
    a[7]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_7 \
    a[8]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_8 \
    a[9]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_9 \
    a[10]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_10 \
    a[11]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_11 \
    a[12]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_12 \
    a[13]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_13 \
    a[14]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_14 \
    a[15]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_15 \
    a[16]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_16 \
    a[17]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_17 \
    a[18]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_18 \
    a[19]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_0_19 \
    b[0]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_0 \
    b[1]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_1 \
    b[2]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_2 \
    b[3]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_3 \
    b[4]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_4 \
    b[5]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_5 \
    b[6]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_6 \
    b[7]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_7 \
    b[8]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_8 \
    b[9]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_9 \
    b[10]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_10 \
    b[11]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_11 \
    b[12]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_12 \
    b[13]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_13 \
    b[14]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_14 \
    b[15]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_15 \
    b[16]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_16 \
    b[17]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_1_17 \
    feedback[0]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_0 \
    feedback[1]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_1 \
    feedback[2]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_4_2 \
    unsigned_a=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_2_0 \
    unsigned_b=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_input_3_0 \
    z[0]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_0 \
    z[1]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_1 \
    z[2]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_2 \
    z[3]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_3 \
    z[4]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_4 \
    z[5]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_5 \
    z[6]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_6 \
    z[7]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_7 \
    z[8]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_8 \
    z[9]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_9 \
    z[10]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_10 \
    z[11]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_11 \
    z[12]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_12 \
    z[13]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_13 \
    z[14]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_14 \
    z[15]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_15 \
    z[16]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_16 \
    z[17]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_17 \
    z[18]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_18 \
    z[19]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_19 \
    z[20]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_20 \
    z[21]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_21 \
    z[22]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_22 \
    z[23]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_23 \
    z[24]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_24 \
    z[25]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_25 \
    z[26]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_26 \
    z[27]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_27 \
    z[28]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_28 \
    z[29]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_29 \
    z[30]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_30 \
    z[31]=RS_DSP_MULT_$techmap48$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.Y[37]_output_0_31 \
    z[32]=__vpr__unconn6 \
    z[33]=__vpr__unconn7 \
    z[34]=__vpr__unconn8 \
    z[35]=__vpr__unconn9 \
    z[36]=__vpr__unconn10 \
    z[37]=__vpr__unconn11
.param MODE_BITS 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_input_0_1 __vpr__unconn12 __vpr__unconn13 __vpr__unconn14 lut_$auto$alumacc.cc:485:replace_alu$54.S[23]_output_0_0 
10000 1
01000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[24]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_0 __vpr__unconn15 __vpr__unconn16 __vpr__unconn17 lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[24]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[25]_output_0_0

.names __vpr__unconn18 lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_input_0_2 __vpr__unconn19 __vpr__unconn20 lut_$auto$alumacc.cc:485:replace_alu$54.S[25]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[26]_output_0_0

.names __vpr__unconn21 __vpr__unconn22 lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_2 __vpr__unconn23 lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[26]_output_0_0 
00100 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[27]_output_0_0

.names __vpr__unconn24 __vpr__unconn25 __vpr__unconn26 lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[27]_output_0_0 
00010 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[28]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_0 __vpr__unconn27 __vpr__unconn28 lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_input_0_3 __vpr__unconn29 lut_$auto$alumacc.cc:485:replace_alu$54.S[28]_output_0_0 
10000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[29]_output_0_0

.names __vpr__unconn30 __vpr__unconn31 __vpr__unconn32 lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[29]_output_0_0 
00010 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[30]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_2_0 \
    g=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_1_0 \
    p=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_input_0_0 \
    cout=__vpr__unconn33 \
    sumout=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$54.co_output_0_0

.names __vpr__unconn34 lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_1 __vpr__unconn35 lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_input_0_3 __vpr__unconn36 lut_$auto$alumacc.cc:485:replace_alu$54.S[15]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[16]_output_0_0

.names __vpr__unconn37 __vpr__unconn38 lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_input_0_3 __vpr__unconn39 lut_$auto$alumacc.cc:485:replace_alu$54.S[16]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[17]_output_0_0

.names __vpr__unconn40 lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_1 __vpr__unconn41 lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_input_0_3 __vpr__unconn42 lut_$auto$alumacc.cc:485:replace_alu$54.S[17]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[18]_output_0_0

.names __vpr__unconn43 lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_1 __vpr__unconn44 __vpr__unconn45 lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[18]_output_0_0 
01000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[19]_output_0_0

.names __vpr__unconn46 lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_input_0_2 __vpr__unconn47 __vpr__unconn48 lut_$auto$alumacc.cc:485:replace_alu$54.S[19]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[20]_output_0_0

.names __vpr__unconn49 lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_input_0_2 __vpr__unconn50 __vpr__unconn51 lut_$auto$alumacc.cc:485:replace_alu$54.S[20]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[21]_output_0_0

.names __vpr__unconn52 __vpr__unconn53 lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_input_0_3 __vpr__unconn54 lut_$auto$alumacc.cc:485:replace_alu$54.S[21]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[22]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_0 __vpr__unconn55 __vpr__unconn56 __vpr__unconn57 lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[22]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[23]_output_0_0

.names __vpr__unconn58 lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_1 __vpr__unconn59 lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_input_0_3 __vpr__unconn60 lut_$auto$alumacc.cc:485:replace_alu$54.S[7]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[8]_output_0_0

.names __vpr__unconn61 __vpr__unconn62 lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_input_0_3 __vpr__unconn63 lut_$auto$alumacc.cc:485:replace_alu$54.S[8]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[9]_output_0_0

.names __vpr__unconn64 lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_1 __vpr__unconn65 lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_input_0_3 __vpr__unconn66 lut_$auto$alumacc.cc:485:replace_alu$54.S[9]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[10]_output_0_0

.names __vpr__unconn67 lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_1 __vpr__unconn68 __vpr__unconn69 lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[10]_output_0_0 
01000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[11]_output_0_0

.names __vpr__unconn70 lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_input_0_2 __vpr__unconn71 __vpr__unconn72 lut_$auto$alumacc.cc:485:replace_alu$54.S[11]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[12]_output_0_0

.names __vpr__unconn73 lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_input_0_2 __vpr__unconn74 __vpr__unconn75 lut_$auto$alumacc.cc:485:replace_alu$54.S[12]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[13]_output_0_0

.names __vpr__unconn76 __vpr__unconn77 lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_input_0_3 __vpr__unconn78 lut_$auto$alumacc.cc:485:replace_alu$54.S[13]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[14]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_0 __vpr__unconn79 __vpr__unconn80 __vpr__unconn81 lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[14]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[15]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_input_0_1 __vpr__unconn82 __vpr__unconn83 __vpr__unconn84 lut_$auto$alumacc.cc:485:replace_alu$57.S[23]_output_0_0 
10000 1
01000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[24]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_0 __vpr__unconn85 __vpr__unconn86 __vpr__unconn87 lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[24]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[25]_output_0_0

.names __vpr__unconn88 lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_input_0_2 __vpr__unconn89 __vpr__unconn90 lut_$auto$alumacc.cc:485:replace_alu$57.S[25]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[26]_output_0_0

.names __vpr__unconn91 __vpr__unconn92 lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_2 __vpr__unconn93 lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[26]_output_0_0 
00100 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[27]_output_0_0

.names __vpr__unconn94 __vpr__unconn95 __vpr__unconn96 lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[27]_output_0_0 
00010 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[28]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_0 __vpr__unconn97 __vpr__unconn98 lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_input_0_3 __vpr__unconn99 lut_$auto$alumacc.cc:485:replace_alu$57.S[28]_output_0_0 
10000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[29]_output_0_0

.names __vpr__unconn100 __vpr__unconn101 __vpr__unconn102 lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[29]_output_0_0 
00010 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[30]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_2_0 \
    g=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_1_0 \
    p=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_input_0_0 \
    cout=__vpr__unconn103 \
    sumout=adder_carry_$abc$1042$abc$683$auto$alumacc.cc:485:replace_alu$57.co_output_0_0

.names __vpr__unconn104 lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_1 __vpr__unconn105 lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_input_0_3 __vpr__unconn106 lut_$auto$alumacc.cc:485:replace_alu$57.S[15]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[16]_output_0_0

.names __vpr__unconn107 __vpr__unconn108 lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_input_0_3 __vpr__unconn109 lut_$auto$alumacc.cc:485:replace_alu$57.S[16]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[17]_output_0_0

.names __vpr__unconn110 lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_1 __vpr__unconn111 lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_input_0_3 __vpr__unconn112 lut_$auto$alumacc.cc:485:replace_alu$57.S[17]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[18]_output_0_0

.names __vpr__unconn113 lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_1 __vpr__unconn114 __vpr__unconn115 lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[18]_output_0_0 
01000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[19]_output_0_0

.names __vpr__unconn116 lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_input_0_2 __vpr__unconn117 __vpr__unconn118 lut_$auto$alumacc.cc:485:replace_alu$57.S[19]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[20]_output_0_0

.names __vpr__unconn119 lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_input_0_2 __vpr__unconn120 __vpr__unconn121 lut_$auto$alumacc.cc:485:replace_alu$57.S[20]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[21]_output_0_0

.names __vpr__unconn122 __vpr__unconn123 lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_input_0_3 __vpr__unconn124 lut_$auto$alumacc.cc:485:replace_alu$57.S[21]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[22]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_0 __vpr__unconn125 __vpr__unconn126 __vpr__unconn127 lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[22]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[23]_output_0_0

.names __vpr__unconn128 lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_1 __vpr__unconn129 lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_input_0_3 __vpr__unconn130 lut_$auto$alumacc.cc:485:replace_alu$57.S[7]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[8]_output_0_0

.names __vpr__unconn131 __vpr__unconn132 lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_input_0_3 __vpr__unconn133 lut_$auto$alumacc.cc:485:replace_alu$57.S[8]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[9]_output_0_0

.names __vpr__unconn134 lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_1 __vpr__unconn135 lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_input_0_3 __vpr__unconn136 lut_$auto$alumacc.cc:485:replace_alu$57.S[9]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[10]_output_0_0

.names __vpr__unconn137 lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_1 __vpr__unconn138 __vpr__unconn139 lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[10]_output_0_0 
01000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[11]_output_0_0

.names __vpr__unconn140 lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_input_0_2 __vpr__unconn141 __vpr__unconn142 lut_$auto$alumacc.cc:485:replace_alu$57.S[11]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[12]_output_0_0

.names __vpr__unconn143 lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_input_0_2 __vpr__unconn144 __vpr__unconn145 lut_$auto$alumacc.cc:485:replace_alu$57.S[12]_output_0_0 
01000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[13]_output_0_0

.names __vpr__unconn146 __vpr__unconn147 lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_input_0_3 __vpr__unconn148 lut_$auto$alumacc.cc:485:replace_alu$57.S[13]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[14]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_0 __vpr__unconn149 __vpr__unconn150 __vpr__unconn151 lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[14]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[15]_output_0_0

.subckt adder_carry \
    cin=__vpr__unconn152 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[0]_output_1_0 \
    sumout=__vpr__unconn153

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_0 __vpr__unconn154 lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_input_0_2 __vpr__unconn155 __vpr__unconn156 lut_$auto$alumacc.cc:485:replace_alu$54.S[0]_output_0_0 
10000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[1]_output_0_0

.names __vpr__unconn157 lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_1 __vpr__unconn158 lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_input_0_3 __vpr__unconn159 lut_$auto$alumacc.cc:485:replace_alu$54.S[1]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[2]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_0 __vpr__unconn160 __vpr__unconn161 __vpr__unconn162 lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$54.S[2]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[3]_output_0_0

.names __vpr__unconn163 __vpr__unconn164 lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_input_0_3 __vpr__unconn165 lut_$auto$alumacc.cc:485:replace_alu$54.S[3]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[4]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_0 __vpr__unconn166 __vpr__unconn167 lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_input_0_3 __vpr__unconn168 lut_$auto$alumacc.cc:485:replace_alu$54.S[4]_output_0_0 
10000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[5]_output_0_0

.names __vpr__unconn169 lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_1 __vpr__unconn170 lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_input_0_3 __vpr__unconn171 lut_$auto$alumacc.cc:485:replace_alu$54.S[5]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[6]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_input_0_1 __vpr__unconn172 __vpr__unconn173 __vpr__unconn174 lut_$auto$alumacc.cc:485:replace_alu$54.S[6]_output_0_0 
10000 1
01000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$54.C[7]_output_0_0

.subckt adder_carry \
    cin=__vpr__unconn175 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[0]_output_1_0 \
    sumout=__vpr__unconn176

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_0 __vpr__unconn177 lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_input_0_2 __vpr__unconn178 __vpr__unconn179 lut_$auto$alumacc.cc:485:replace_alu$57.S[0]_output_0_0 
10000 1
00100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[1]_output_0_0

.names __vpr__unconn180 lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_1 __vpr__unconn181 lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_input_0_3 __vpr__unconn182 lut_$auto$alumacc.cc:485:replace_alu$57.S[1]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[2]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_0 __vpr__unconn183 __vpr__unconn184 __vpr__unconn185 lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$57.S[2]_output_0_0 
10000 1
00001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[3]_output_0_0

.names __vpr__unconn186 __vpr__unconn187 lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_input_0_3 __vpr__unconn188 lut_$auto$alumacc.cc:485:replace_alu$57.S[3]_output_0_0 
00100 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[4]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_0 __vpr__unconn189 __vpr__unconn190 lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_input_0_3 __vpr__unconn191 lut_$auto$alumacc.cc:485:replace_alu$57.S[4]_output_0_0 
10000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[5]_output_0_0

.names __vpr__unconn192 lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_1 __vpr__unconn193 lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_input_0_3 __vpr__unconn194 lut_$auto$alumacc.cc:485:replace_alu$57.S[5]_output_0_0 
01000 1
00010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[6]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_input_0_1 __vpr__unconn195 __vpr__unconn196 __vpr__unconn197 lut_$auto$alumacc.cc:485:replace_alu$57.S[6]_output_0_0 
10000 1
01000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$57.C[7]_output_0_0

.names lut_$abc$1042$li31_li31_input_0_0 lut_$abc$1042$li31_li31_input_0_1 lut_$abc$1042$li31_li31_input_0_2 lut_$abc$1042$li31_li31_input_0_3 lut_$abc$1042$li31_li31_input_0_4 lut_$abc$1042$li31_li31_input_0_5 lut_$abc$1042$li31_li31_output_0_0 
010000 1
110000 1
101000 1
011000 1
100100 1
010100 1
001100 1
101100 1
000001 1
100001 1
001001 1
111001 1
000101 1
110101 1
011101 1
111101 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[31]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[31]_input_0_0 \
    E=dffre_genblk1[0].a0.out[31]_input_2_0 \
    R=dffre_genblk1[0].a0.out[31]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[31]_output_0_0

.names lut_$abc$1042$li30_li30_input_0_0 lut_$abc$1042$li30_li30_input_0_1 lut_$abc$1042$li30_li30_input_0_2 lut_$abc$1042$li30_li30_input_0_3 __vpr__unconn198 lut_$abc$1042$li30_li30_output_0_0 
10000 1
01000 1
00010 1
11010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[30]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[30]_input_0_0 \
    E=dffre_genblk1[0].a0.out[30]_input_2_0 \
    R=dffre_genblk1[0].a0.out[30]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[30]_output_0_0

.names __vpr__unconn199 __vpr__unconn200 lut_$abc$1042$li55_li55_input_0_2 __vpr__unconn201 lut_$abc$1042$li55_li55_input_0_4 lut_$abc$1042$li55_li55_output_0_0 
00001 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[23]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[23]_input_0_0 \
    E=dffre_genblk1[1].a0.out[23]_input_2_0 \
    R=dffre_genblk1[1].a0.out[23]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[23]_output_0_0

.names __vpr__unconn202 lut_$iopadmap$out[31]_input_0_1 lut_$iopadmap$out[31]_input_0_2 lut_$iopadmap$out[31]_input_0_3 __vpr__unconn203 lut_$iopadmap$out[31]_output_0_0 
01000 1
01100 1
00110 1
01110 1

.names lut_$iopadmap$out[30]_input_0_0 __vpr__unconn204 __vpr__unconn205 lut_$iopadmap$out[30]_input_0_3 lut_$iopadmap$out[30]_input_0_4 lut_$iopadmap$out[30]_output_0_0 
10000 1
10001 1
00011 1
10011 1

.names lut_$abc$1042$li63_li63_input_0_0 lut_$abc$1042$li63_li63_input_0_1 lut_$abc$1042$li63_li63_input_0_2 lut_$abc$1042$li63_li63_input_0_3 lut_$abc$1042$li63_li63_input_0_4 lut_$abc$1042$li63_li63_input_0_5 lut_$abc$1042$li63_li63_output_0_0 
001000 1
011000 1
000100 1
010100 1
010010 1
001010 1
000110 1
011110 1
010001 1
001001 1
000101 1
011101 1
000011 1
010011 1
001111 1
011111 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[31]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[31]_input_0_0 \
    E=dffre_genblk1[1].a0.out[31]_input_2_0 \
    R=dffre_genblk1[1].a0.out[31]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[31]_output_0_0

.names __vpr__unconn206 __vpr__unconn207 lut_$abc$1042$li57_li57_input_0_2 __vpr__unconn208 lut_$abc$1042$li57_li57_input_0_4 lut_$abc$1042$li57_li57_output_0_0 
00001 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[25]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[25]_input_0_0 \
    E=dffre_genblk1[1].a0.out[25]_input_2_0 \
    R=dffre_genblk1[1].a0.out[25]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[25]_output_0_0

.names lut_$iopadmap$out[25]_input_0_0 lut_$iopadmap$out[25]_input_0_1 __vpr__unconn209 lut_$iopadmap$out[25]_input_0_3 __vpr__unconn210 lut_$iopadmap$out[25]_output_0_0 
10000 1
10010 1
01010 1
11010 1

.names lut_$abc$1042$li56_li56_input_0_0 __vpr__unconn211 lut_$abc$1042$li56_li56_input_0_2 __vpr__unconn212 __vpr__unconn213 lut_$abc$1042$li56_li56_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[24]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[24]_input_0_0 \
    E=dffre_genblk1[1].a0.out[24]_input_2_0 \
    R=dffre_genblk1[1].a0.out[24]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[24]_output_0_0

.names __vpr__unconn214 lut_$iopadmap$out[23]_input_0_1 __vpr__unconn215 lut_$iopadmap$out[23]_input_0_3 lut_$iopadmap$out[23]_input_0_4 lut_$iopadmap$out[23]_output_0_0 
01010 1
00001 1
01001 1
01011 1

.names lut_$abc$1042$li62_li62_input_0_0 lut_$abc$1042$li62_li62_input_0_1 lut_$abc$1042$li62_li62_input_0_2 __vpr__unconn216 lut_$abc$1042$li62_li62_input_0_4 lut_$abc$1042$li62_li62_output_0_0 
01000 1
00100 1
00001 1
01101 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[30]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[30]_input_0_0 \
    E=dffre_genblk1[1].a0.out[30]_input_2_0 \
    R=dffre_genblk1[1].a0.out[30]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[30]_output_0_0

.names lut_$abc$1042$li23_li23_input_0_0 __vpr__unconn217 __vpr__unconn218 lut_$abc$1042$li23_li23_input_0_3 __vpr__unconn219 lut_$abc$1042$li23_li23_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[23]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[23]_input_0_0 \
    E=dffre_genblk1[0].a0.out[23]_input_2_0 \
    R=dffre_genblk1[0].a0.out[23]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[23]_output_0_0

.names lut_$abc$1042$li24_li24_input_0_0 __vpr__unconn220 lut_$abc$1042$li24_li24_input_0_2 __vpr__unconn221 __vpr__unconn222 lut_$abc$1042$li24_li24_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[24]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[24]_input_0_0 \
    E=dffre_genblk1[0].a0.out[24]_input_2_0 \
    R=dffre_genblk1[0].a0.out[24]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[24]_output_0_0

.names __vpr__unconn223 lut_$iopadmap$out[24]_input_0_1 __vpr__unconn224 lut_$iopadmap$out[24]_input_0_3 lut_$iopadmap$out[24]_input_0_4 lut_$iopadmap$out[24]_output_0_0 
01010 1
00001 1
00011 1
01011 1

.names __vpr__unconn225 __vpr__unconn226 lut_$abc$1042$li29_li29_input_0_2 __vpr__unconn227 lut_$abc$1042$li29_li29_input_0_4 lut_$abc$1042$li29_li29_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[29]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[29]_input_0_0 \
    E=dffre_genblk1[0].a0.out[29]_input_2_0 \
    R=dffre_genblk1[0].a0.out[29]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[29]_output_0_0

.names lut_$iopadmap$out[29]_input_0_0 lut_$iopadmap$out[29]_input_0_1 __vpr__unconn228 lut_$iopadmap$out[29]_input_0_3 __vpr__unconn229 lut_$iopadmap$out[29]_output_0_0 
01000 1
11000 1
10010 1
11010 1

.names lut_$abc$1042$li61_li61_input_0_0 __vpr__unconn230 __vpr__unconn231 __vpr__unconn232 lut_$abc$1042$li61_li61_input_0_4 lut_$abc$1042$li61_li61_output_0_0 
10000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[29]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[29]_input_0_0 \
    E=dffre_genblk1[1].a0.out[29]_input_2_0 \
    R=dffre_genblk1[1].a0.out[29]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[29]_output_0_0

.names __vpr__unconn233 lut_$abc$1042$li28_li28_input_0_1 __vpr__unconn234 __vpr__unconn235 lut_$abc$1042$li28_li28_input_0_4 lut_$abc$1042$li28_li28_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[28]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[28]_input_0_0 \
    E=dffre_genblk1[0].a0.out[28]_input_2_0 \
    R=dffre_genblk1[0].a0.out[28]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[28]_output_0_0

.names __vpr__unconn236 lut_$iopadmap$out[28]_input_0_1 lut_$iopadmap$out[28]_input_0_2 lut_$iopadmap$out[28]_input_0_3 __vpr__unconn237 lut_$iopadmap$out[28]_output_0_0 
00100 1
01100 1
01010 1
01110 1

.names lut_$abc$1042$li60_li60_input_0_0 __vpr__unconn238 __vpr__unconn239 __vpr__unconn240 lut_$abc$1042$li60_li60_input_0_4 lut_$abc$1042$li60_li60_output_0_0 
00001 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[28]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[28]_input_0_0 \
    E=dffre_genblk1[1].a0.out[28]_input_2_0 \
    R=dffre_genblk1[1].a0.out[28]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[28]_output_0_0

.names lut_$abc$1042$li27_li27_input_0_0 lut_$abc$1042$li27_li27_input_0_1 __vpr__unconn241 __vpr__unconn242 __vpr__unconn243 lut_$abc$1042$li27_li27_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[27]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[27]_input_0_0 \
    E=dffre_genblk1[0].a0.out[27]_input_2_0 \
    R=dffre_genblk1[0].a0.out[27]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[27]_output_0_0

.names __vpr__unconn244 __vpr__unconn245 lut_$iopadmap$out[27]_input_0_2 lut_$iopadmap$out[27]_input_0_3 lut_$iopadmap$out[27]_input_0_4 lut_$iopadmap$out[27]_output_0_0 
00100 1
00101 1
00011 1
00111 1

.names lut_$iopadmap$out[14]_input_0_0 lut_$iopadmap$out[14]_input_0_1 __vpr__unconn246 lut_$iopadmap$out[14]_input_0_3 __vpr__unconn247 lut_$iopadmap$out[14]_output_0_0 
11000 1
00010 1
10010 1
11010 1

.names __vpr__unconn248 __vpr__unconn249 lut_$abc$1042$li14_li14_input_0_2 __vpr__unconn250 lut_$abc$1042$li14_li14_input_0_4 lut_$abc$1042$li14_li14_output_0_0 
00001 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[14]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[14]_input_0_0 \
    E=dffre_genblk1[0].a0.out[14]_input_2_0 \
    R=dffre_genblk1[0].a0.out[14]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[14]_output_0_0

.names lut_$abc$1042$li58_li58_input_0_0 __vpr__unconn251 lut_$abc$1042$li58_li58_input_0_2 __vpr__unconn252 __vpr__unconn253 lut_$abc$1042$li58_li58_output_0_0 
10000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[26]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[26]_input_0_0 \
    E=dffre_genblk1[1].a0.out[26]_input_2_0 \
    R=dffre_genblk1[1].a0.out[26]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[26]_output_0_0

.names __vpr__unconn254 lut_$iopadmap$out[26]_input_0_1 __vpr__unconn255 lut_$iopadmap$out[26]_input_0_3 lut_$iopadmap$out[26]_input_0_4 lut_$iopadmap$out[26]_output_0_0 
01010 1
00001 1
00011 1
01011 1

.names __vpr__unconn256 lut_$abc$1042$li59_li59_input_0_1 __vpr__unconn257 __vpr__unconn258 lut_$abc$1042$li59_li59_input_0_4 lut_$abc$1042$li59_li59_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[27]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[27]_input_0_0 \
    E=dffre_genblk1[1].a0.out[27]_input_2_0 \
    R=dffre_genblk1[1].a0.out[27]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[27]_output_0_0

.names __vpr__unconn259 __vpr__unconn260 lut_$abc$1042$li26_li26_input_0_2 __vpr__unconn261 lut_$abc$1042$li26_li26_input_0_4 lut_$abc$1042$li26_li26_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[26]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[26]_input_0_0 \
    E=dffre_genblk1[0].a0.out[26]_input_2_0 \
    R=dffre_genblk1[0].a0.out[26]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[26]_output_0_0

.names lut_$abc$1042$li46_li46_input_0_0 __vpr__unconn262 __vpr__unconn263 __vpr__unconn264 lut_$abc$1042$li46_li46_input_0_4 lut_$abc$1042$li46_li46_output_0_0 
10000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[14]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[14]_input_0_0 \
    E=dffre_genblk1[1].a0.out[14]_input_2_0 \
    R=dffre_genblk1[1].a0.out[14]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[14]_output_0_0

.names __vpr__unconn265 __vpr__unconn266 __vpr__unconn267 lut_$abc$1042$li25_li25_input_0_3 lut_$abc$1042$li25_li25_input_0_4 lut_$abc$1042$li25_li25_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[25]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[25]_input_0_0 \
    E=dffre_genblk1[0].a0.out[25]_input_2_0 \
    R=dffre_genblk1[0].a0.out[25]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[25]_output_0_0

.names __vpr__unconn268 lut_$abc$1042$li22_li22_input_0_1 lut_$abc$1042$li22_li22_input_0_2 __vpr__unconn269 __vpr__unconn270 lut_$abc$1042$li22_li22_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[22]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[22]_input_0_0 \
    E=dffre_genblk1[0].a0.out[22]_input_2_0 \
    R=dffre_genblk1[0].a0.out[22]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[22]_output_0_0

.names lut_$iopadmap$out[22]_input_0_0 __vpr__unconn271 __vpr__unconn272 lut_$iopadmap$out[22]_input_0_3 lut_$iopadmap$out[22]_input_0_4 lut_$iopadmap$out[22]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.names lut_$abc$1042$li54_li54_input_0_0 __vpr__unconn273 __vpr__unconn274 lut_$abc$1042$li54_li54_input_0_3 __vpr__unconn275 lut_$abc$1042$li54_li54_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[22]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[22]_input_0_0 \
    E=dffre_genblk1[1].a0.out[22]_input_2_0 \
    R=dffre_genblk1[1].a0.out[22]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[22]_output_0_0

.names lut_$abc$1042$li21_li21_input_0_0 lut_$abc$1042$li21_li21_input_0_1 __vpr__unconn276 __vpr__unconn277 __vpr__unconn278 lut_$abc$1042$li21_li21_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[21]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[21]_input_0_0 \
    E=dffre_genblk1[0].a0.out[21]_input_2_0 \
    R=dffre_genblk1[0].a0.out[21]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[21]_output_0_0

.names __vpr__unconn279 lut_$iopadmap$out[21]_input_0_1 lut_$iopadmap$out[21]_input_0_2 __vpr__unconn280 lut_$iopadmap$out[21]_input_0_4 lut_$iopadmap$out[21]_output_0_0 
00100 1
01100 1
01001 1
01101 1

.names lut_$abc$1042$li53_li53_input_0_0 __vpr__unconn281 __vpr__unconn282 lut_$abc$1042$li53_li53_input_0_3 __vpr__unconn283 lut_$abc$1042$li53_li53_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[21]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[21]_input_0_0 \
    E=dffre_genblk1[1].a0.out[21]_input_2_0 \
    R=dffre_genblk1[1].a0.out[21]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[21]_output_0_0

.names lut_$abc$1042$li20_li20_input_0_0 __vpr__unconn284 __vpr__unconn285 lut_$abc$1042$li20_li20_input_0_3 __vpr__unconn286 lut_$abc$1042$li20_li20_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[20]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[20]_input_0_0 \
    E=dffre_genblk1[0].a0.out[20]_input_2_0 \
    R=dffre_genblk1[0].a0.out[20]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[20]_output_0_0

.names __vpr__unconn287 lut_$iopadmap$out[20]_input_0_1 lut_$iopadmap$out[20]_input_0_2 __vpr__unconn288 lut_$iopadmap$out[20]_input_0_4 lut_$iopadmap$out[20]_output_0_0 
00100 1
01001 1
00101 1
01101 1

.names lut_$abc$1042$li50_li50_input_0_0 __vpr__unconn289 lut_$abc$1042$li50_li50_input_0_2 __vpr__unconn290 __vpr__unconn291 lut_$abc$1042$li50_li50_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[18]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[18]_input_0_0 \
    E=dffre_genblk1[1].a0.out[18]_input_2_0 \
    R=dffre_genblk1[1].a0.out[18]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[18]_output_0_0

.names lut_$abc$1042$li17_li17_input_0_0 __vpr__unconn292 __vpr__unconn293 lut_$abc$1042$li17_li17_input_0_3 __vpr__unconn294 lut_$abc$1042$li17_li17_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[17]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[17]_input_0_0 \
    E=dffre_genblk1[0].a0.out[17]_input_2_0 \
    R=dffre_genblk1[0].a0.out[17]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[17]_output_0_0

.names __vpr__unconn295 lut_$abc$1042$li51_li51_input_0_1 lut_$abc$1042$li51_li51_input_0_2 __vpr__unconn296 __vpr__unconn297 lut_$abc$1042$li51_li51_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[19]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[19]_input_0_0 \
    E=dffre_genblk1[1].a0.out[19]_input_2_0 \
    R=dffre_genblk1[1].a0.out[19]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[19]_output_0_0

.names lut_$iopadmap$out[19]_input_0_0 __vpr__unconn298 __vpr__unconn299 lut_$iopadmap$out[19]_input_0_3 lut_$iopadmap$out[19]_input_0_4 lut_$iopadmap$out[19]_output_0_0 
10010 1
00001 1
00011 1
10011 1

.names lut_$abc$1042$li52_li52_input_0_0 lut_$abc$1042$li52_li52_input_0_1 __vpr__unconn300 __vpr__unconn301 __vpr__unconn302 lut_$abc$1042$li52_li52_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[20]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[20]_input_0_0 \
    E=dffre_genblk1[1].a0.out[20]_input_2_0 \
    R=dffre_genblk1[1].a0.out[20]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[20]_output_0_0

.names lut_$abc$1042$li19_li19_input_0_0 __vpr__unconn303 lut_$abc$1042$li19_li19_input_0_2 __vpr__unconn304 __vpr__unconn305 lut_$abc$1042$li19_li19_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[19]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[19]_input_0_0 \
    E=dffre_genblk1[0].a0.out[19]_input_2_0 \
    R=dffre_genblk1[0].a0.out[19]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[19]_output_0_0

.names __vpr__unconn306 lut_$iopadmap$out[18]_input_0_1 __vpr__unconn307 lut_$iopadmap$out[18]_input_0_3 lut_$iopadmap$out[18]_input_0_4 lut_$iopadmap$out[18]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_$abc$1042$li18_li18_input_0_0 __vpr__unconn308 lut_$abc$1042$li18_li18_input_0_2 __vpr__unconn309 __vpr__unconn310 lut_$abc$1042$li18_li18_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[18]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[18]_input_0_0 \
    E=dffre_genblk1[0].a0.out[18]_input_2_0 \
    R=dffre_genblk1[0].a0.out[18]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[18]_output_0_0

.names __vpr__unconn311 __vpr__unconn312 __vpr__unconn313 lut_$abc$1042$li49_li49_input_0_3 lut_$abc$1042$li49_li49_input_0_4 lut_$abc$1042$li49_li49_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[17]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[17]_input_0_0 \
    E=dffre_genblk1[1].a0.out[17]_input_2_0 \
    R=dffre_genblk1[1].a0.out[17]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[17]_output_0_0

.names lut_$iopadmap$out[17]_input_0_0 lut_$iopadmap$out[17]_input_0_1 lut_$iopadmap$out[17]_input_0_2 __vpr__unconn314 __vpr__unconn315 lut_$iopadmap$out[17]_output_0_0 
01000 1
11000 1
10100 1
11100 1

.names __vpr__unconn316 __vpr__unconn317 lut_$abc$1042$li47_li47_input_0_2 __vpr__unconn318 lut_$abc$1042$li47_li47_input_0_4 lut_$abc$1042$li47_li47_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[15]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[15]_input_0_0 \
    E=dffre_genblk1[1].a0.out[15]_input_2_0 \
    R=dffre_genblk1[1].a0.out[15]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[15]_output_0_0

.names lut_$iopadmap$out[15]_input_0_0 lut_$iopadmap$out[15]_input_0_1 __vpr__unconn319 lut_$iopadmap$out[15]_input_0_3 __vpr__unconn320 lut_$iopadmap$out[15]_output_0_0 
01000 1
11000 1
10010 1
11010 1

.names lut_$abc$1042$li15_li15_input_0_0 __vpr__unconn321 __vpr__unconn322 lut_$abc$1042$li15_li15_input_0_3 __vpr__unconn323 lut_$abc$1042$li15_li15_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[15]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[15]_input_0_0 \
    E=dffre_genblk1[0].a0.out[15]_input_2_0 \
    R=dffre_genblk1[0].a0.out[15]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[15]_output_0_0

.names lut_$abc$1042$li48_li48_input_0_0 lut_$abc$1042$li48_li48_input_0_1 __vpr__unconn324 __vpr__unconn325 __vpr__unconn326 lut_$abc$1042$li48_li48_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[16]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[16]_input_0_0 \
    E=dffre_genblk1[1].a0.out[16]_input_2_0 \
    R=dffre_genblk1[1].a0.out[16]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[16]_output_0_0

.names __vpr__unconn327 lut_$iopadmap$out[16]_input_0_1 lut_$iopadmap$out[16]_input_0_2 lut_$iopadmap$out[16]_input_0_3 __vpr__unconn328 lut_$iopadmap$out[16]_output_0_0 
00100 1
01100 1
01010 1
01110 1

.names lut_$abc$1042$li16_li16_input_0_0 __vpr__unconn329 __vpr__unconn330 __vpr__unconn331 lut_$abc$1042$li16_li16_input_0_4 lut_$abc$1042$li16_li16_output_0_0 
00001 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[16]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[16]_input_0_0 \
    E=dffre_genblk1[0].a0.out[16]_input_2_0 \
    R=dffre_genblk1[0].a0.out[16]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[16]_output_0_0

.names __vpr__unconn332 lut_$abc$1042$li33_li33_input_0_1 lut_$abc$1042$li33_li33_input_0_2 __vpr__unconn333 __vpr__unconn334 lut_$abc$1042$li33_li33_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[1]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[1]_input_0_0 \
    E=dffre_genblk1[1].a0.out[1]_input_2_0 \
    R=dffre_genblk1[1].a0.out[1]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[1]_output_0_0

.names lut_$iopadmap$out[1]_input_0_0 __vpr__unconn335 __vpr__unconn336 lut_$iopadmap$out[1]_input_0_3 lut_$iopadmap$out[1]_input_0_4 lut_$iopadmap$out[1]_output_0_0 
10000 1
10010 1
00011 1
10011 1

.names __vpr__unconn337 __vpr__unconn338 lut_$abc$1042$li34_li34_input_0_2 __vpr__unconn339 lut_$abc$1042$li34_li34_input_0_4 lut_$abc$1042$li34_li34_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[2]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[2]_input_0_0 \
    E=dffre_genblk1[1].a0.out[2]_input_2_0 \
    R=dffre_genblk1[1].a0.out[2]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[2]_output_0_0

.names lut_$abc$1042$li05_li05_input_0_0 __vpr__unconn340 __vpr__unconn341 __vpr__unconn342 lut_$abc$1042$li05_li05_input_0_4 lut_$abc$1042$li05_li05_output_0_0 
10000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[5]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[5]_input_0_0 \
    E=dffre_genblk1[0].a0.out[5]_input_2_0 \
    R=dffre_genblk1[0].a0.out[5]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[5]_output_0_0

.names __vpr__unconn343 __vpr__unconn344 lut_$abc$1042$li37_li37_input_0_2 lut_$abc$1042$li37_li37_input_0_3 __vpr__unconn345 lut_$abc$1042$li37_li37_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[5]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[5]_input_0_0 \
    E=dffre_genblk1[1].a0.out[5]_input_2_0 \
    R=dffre_genblk1[1].a0.out[5]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[5]_output_0_0

.names lut_$iopadmap$out[5]_input_0_0 lut_$iopadmap$out[5]_input_0_1 __vpr__unconn346 __vpr__unconn347 lut_$iopadmap$out[5]_input_0_4 lut_$iopadmap$out[5]_output_0_0 
11000 1
00001 1
10001 1
11001 1

.names lut_$abc$1042$li02_li02_input_0_0 lut_$abc$1042$li02_li02_input_0_1 __vpr__unconn348 __vpr__unconn349 __vpr__unconn350 lut_$abc$1042$li02_li02_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[2]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[2]_input_0_0 \
    E=dffre_genblk1[0].a0.out[2]_input_2_0 \
    R=dffre_genblk1[0].a0.out[2]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[2]_output_0_0

.names __vpr__unconn351 __vpr__unconn352 lut_$iopadmap$out[2]_input_0_2 lut_$iopadmap$out[2]_input_0_3 lut_$iopadmap$out[2]_input_0_4 lut_$iopadmap$out[2]_output_0_0 
00110 1
00001 1
00011 1
00111 1

.names __vpr__unconn353 lut_$abc$1042$li13_li13_input_0_1 lut_$abc$1042$li13_li13_input_0_2 __vpr__unconn354 __vpr__unconn355 lut_$abc$1042$li13_li13_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[13]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[13]_input_0_0 \
    E=dffre_genblk1[0].a0.out[13]_input_2_0 \
    R=dffre_genblk1[0].a0.out[13]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[13]_output_0_0

.names lut_$iopadmap$out[13]_input_0_0 __vpr__unconn356 __vpr__unconn357 lut_$iopadmap$out[13]_input_0_3 lut_$iopadmap$out[13]_input_0_4 lut_$iopadmap$out[13]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.names lut_$abc$1042$li45_li45_input_0_0 __vpr__unconn358 __vpr__unconn359 lut_$abc$1042$li45_li45_input_0_3 __vpr__unconn360 lut_$abc$1042$li45_li45_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[13]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[13]_input_0_0 \
    E=dffre_genblk1[1].a0.out[13]_input_2_0 \
    R=dffre_genblk1[1].a0.out[13]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[13]_output_0_0

.names lut_$abc$1042$li12_li12_input_0_0 lut_$abc$1042$li12_li12_input_0_1 __vpr__unconn361 __vpr__unconn362 __vpr__unconn363 lut_$abc$1042$li12_li12_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[12]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[12]_input_0_0 \
    E=dffre_genblk1[0].a0.out[12]_input_2_0 \
    R=dffre_genblk1[0].a0.out[12]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[12]_output_0_0

.names __vpr__unconn364 lut_$iopadmap$out[12]_input_0_1 lut_$iopadmap$out[12]_input_0_2 __vpr__unconn365 lut_$iopadmap$out[12]_input_0_4 lut_$iopadmap$out[12]_output_0_0 
00100 1
01100 1
01001 1
01101 1

.names lut_$abc$1042$li44_li44_input_0_0 __vpr__unconn366 __vpr__unconn367 lut_$abc$1042$li44_li44_input_0_3 __vpr__unconn368 lut_$abc$1042$li44_li44_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[12]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[12]_input_0_0 \
    E=dffre_genblk1[1].a0.out[12]_input_2_0 \
    R=dffre_genblk1[1].a0.out[12]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[12]_output_0_0

.names lut_$abc$1042$li11_li11_input_0_0 __vpr__unconn369 __vpr__unconn370 lut_$abc$1042$li11_li11_input_0_3 __vpr__unconn371 lut_$abc$1042$li11_li11_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[11]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[11]_input_0_0 \
    E=dffre_genblk1[0].a0.out[11]_input_2_0 \
    R=dffre_genblk1[0].a0.out[11]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[11]_output_0_0

.names __vpr__unconn372 lut_$iopadmap$out[11]_input_0_1 lut_$iopadmap$out[11]_input_0_2 __vpr__unconn373 lut_$iopadmap$out[11]_input_0_4 lut_$iopadmap$out[11]_output_0_0 
00100 1
01001 1
00101 1
01101 1

.names lut_$abc$1042$li41_li41_input_0_0 __vpr__unconn374 lut_$abc$1042$li41_li41_input_0_2 __vpr__unconn375 __vpr__unconn376 lut_$abc$1042$li41_li41_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[9]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[9]_input_0_0 \
    E=dffre_genblk1[1].a0.out[9]_input_2_0 \
    R=dffre_genblk1[1].a0.out[9]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[9]_output_0_0

.names lut_$abc$1042$li08_li08_input_0_0 __vpr__unconn377 __vpr__unconn378 lut_$abc$1042$li08_li08_input_0_3 __vpr__unconn379 lut_$abc$1042$li08_li08_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[8]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[8]_input_0_0 \
    E=dffre_genblk1[0].a0.out[8]_input_2_0 \
    R=dffre_genblk1[0].a0.out[8]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[8]_output_0_0

.names __vpr__unconn380 lut_$abc$1042$li42_li42_input_0_1 lut_$abc$1042$li42_li42_input_0_2 __vpr__unconn381 __vpr__unconn382 lut_$abc$1042$li42_li42_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[10]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[10]_input_0_0 \
    E=dffre_genblk1[1].a0.out[10]_input_2_0 \
    R=dffre_genblk1[1].a0.out[10]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[10]_output_0_0

.names lut_$iopadmap$out[10]_input_0_0 __vpr__unconn383 __vpr__unconn384 lut_$iopadmap$out[10]_input_0_3 lut_$iopadmap$out[10]_input_0_4 lut_$iopadmap$out[10]_output_0_0 
10010 1
00001 1
00011 1
10011 1

.names lut_$abc$1042$li43_li43_input_0_0 lut_$abc$1042$li43_li43_input_0_1 __vpr__unconn385 __vpr__unconn386 __vpr__unconn387 lut_$abc$1042$li43_li43_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[11]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[11]_input_0_0 \
    E=dffre_genblk1[1].a0.out[11]_input_2_0 \
    R=dffre_genblk1[1].a0.out[11]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[11]_output_0_0

.names lut_$abc$1042$li10_li10_input_0_0 __vpr__unconn388 lut_$abc$1042$li10_li10_input_0_2 __vpr__unconn389 __vpr__unconn390 lut_$abc$1042$li10_li10_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[10]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[10]_input_0_0 \
    E=dffre_genblk1[0].a0.out[10]_input_2_0 \
    R=dffre_genblk1[0].a0.out[10]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[10]_output_0_0

.names __vpr__unconn391 lut_$iopadmap$out[9]_input_0_1 __vpr__unconn392 lut_$iopadmap$out[9]_input_0_3 lut_$iopadmap$out[9]_input_0_4 lut_$iopadmap$out[9]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_$abc$1042$li09_li09_input_0_0 __vpr__unconn393 lut_$abc$1042$li09_li09_input_0_2 __vpr__unconn394 __vpr__unconn395 lut_$abc$1042$li09_li09_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[9]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[9]_input_0_0 \
    E=dffre_genblk1[0].a0.out[9]_input_2_0 \
    R=dffre_genblk1[0].a0.out[9]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[9]_output_0_0

.names __vpr__unconn396 __vpr__unconn397 __vpr__unconn398 lut_$abc$1042$li40_li40_input_0_3 lut_$abc$1042$li40_li40_input_0_4 lut_$abc$1042$li40_li40_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[8]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[8]_input_0_0 \
    E=dffre_genblk1[1].a0.out[8]_input_2_0 \
    R=dffre_genblk1[1].a0.out[8]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[8]_output_0_0

.names lut_$iopadmap$out[8]_input_0_0 lut_$iopadmap$out[8]_input_0_1 lut_$iopadmap$out[8]_input_0_2 __vpr__unconn399 __vpr__unconn400 lut_$iopadmap$out[8]_output_0_0 
01000 1
11000 1
10100 1
11100 1

.names __vpr__unconn401 __vpr__unconn402 lut_$abc$1042$li39_li39_input_0_2 __vpr__unconn403 lut_$abc$1042$li39_li39_input_0_4 lut_$abc$1042$li39_li39_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[7]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[7]_input_0_0 \
    E=dffre_genblk1[1].a0.out[7]_input_2_0 \
    R=dffre_genblk1[1].a0.out[7]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[7]_output_0_0

.names lut_$iopadmap$out[7]_input_0_0 lut_$iopadmap$out[7]_input_0_1 __vpr__unconn404 lut_$iopadmap$out[7]_input_0_3 __vpr__unconn405 lut_$iopadmap$out[7]_output_0_0 
01000 1
11000 1
10010 1
11010 1

.names lut_$abc$1042$li07_li07_input_0_0 __vpr__unconn406 __vpr__unconn407 lut_$abc$1042$li07_li07_input_0_3 __vpr__unconn408 lut_$abc$1042$li07_li07_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[7]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[7]_input_0_0 \
    E=dffre_genblk1[0].a0.out[7]_input_2_0 \
    R=dffre_genblk1[0].a0.out[7]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[7]_output_0_0

.names lut_$abc$1042$li32_li32_input_0_0 lut_$abc$1042$li32_li32_input_0_1 __vpr__unconn409 __vpr__unconn410 __vpr__unconn411 lut_$abc$1042$li32_li32_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[0]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[0]_input_0_0 \
    E=dffre_genblk1[1].a0.out[0]_input_2_0 \
    R=dffre_genblk1[1].a0.out[0]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[0]_output_0_0

.names __vpr__unconn412 lut_$iopadmap$out[0]_input_0_1 lut_$iopadmap$out[0]_input_0_2 lut_$iopadmap$out[0]_input_0_3 __vpr__unconn413 lut_$iopadmap$out[0]_output_0_0 
00100 1
01100 1
01010 1
01110 1

.names lut_$abc$1042$li00_li00_input_0_0 __vpr__unconn414 __vpr__unconn415 __vpr__unconn416 lut_$abc$1042$li00_li00_input_0_4 lut_$abc$1042$li00_li00_output_0_0 
00001 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[0]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[0]_input_0_0 \
    E=dffre_genblk1[0].a0.out[0]_input_2_0 \
    R=dffre_genblk1[0].a0.out[0]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[0]_output_0_0

.names __vpr__unconn417 lut_$abc$1042$li03_li03_input_0_1 lut_$abc$1042$li03_li03_input_0_2 __vpr__unconn418 __vpr__unconn419 lut_$abc$1042$li03_li03_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[3]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[3]_input_0_0 \
    E=dffre_genblk1[0].a0.out[3]_input_2_0 \
    R=dffre_genblk1[0].a0.out[3]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[3]_output_0_0

.names lut_$iopadmap$out[3]_input_0_0 __vpr__unconn420 __vpr__unconn421 lut_$iopadmap$out[3]_input_0_3 lut_$iopadmap$out[3]_input_0_4 lut_$iopadmap$out[3]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.names __vpr__unconn422 __vpr__unconn423 lut_$abc$1042$li04_li04_input_0_2 __vpr__unconn424 lut_$abc$1042$li04_li04_input_0_4 lut_$abc$1042$li04_li04_output_0_0 
00100 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[4]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[4]_input_0_0 \
    E=dffre_genblk1[0].a0.out[4]_input_2_0 \
    R=dffre_genblk1[0].a0.out[4]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[4]_output_0_0

.names lut_$abc$1042$li38_li38_input_0_0 __vpr__unconn425 __vpr__unconn426 __vpr__unconn427 lut_$abc$1042$li38_li38_input_0_4 lut_$abc$1042$li38_li38_output_0_0 
10000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[6]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[6]_input_0_0 \
    E=dffre_genblk1[1].a0.out[6]_input_2_0 \
    R=dffre_genblk1[1].a0.out[6]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[6]_output_0_0

.names __vpr__unconn428 __vpr__unconn429 lut_$abc$1042$li06_li06_input_0_2 lut_$abc$1042$li06_li06_input_0_3 __vpr__unconn430 lut_$abc$1042$li06_li06_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[6]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[6]_input_0_0 \
    E=dffre_genblk1[0].a0.out[6]_input_2_0 \
    R=dffre_genblk1[0].a0.out[6]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[6]_output_0_0

.names lut_$iopadmap$out[6]_input_0_0 lut_$iopadmap$out[6]_input_0_1 __vpr__unconn431 __vpr__unconn432 lut_$iopadmap$out[6]_input_0_4 lut_$iopadmap$out[6]_output_0_0 
10000 1
10001 1
01001 1
11001 1

.names lut_$abc$1042$li36_li36_input_0_0 lut_$abc$1042$li36_li36_input_0_1 __vpr__unconn433 __vpr__unconn434 __vpr__unconn435 lut_$abc$1042$li36_li36_output_0_0 
01000 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[4]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[4]_input_0_0 \
    E=dffre_genblk1[1].a0.out[4]_input_2_0 \
    R=dffre_genblk1[1].a0.out[4]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[4]_output_0_0

.names __vpr__unconn436 __vpr__unconn437 lut_$iopadmap$out[4]_input_0_2 lut_$iopadmap$out[4]_input_0_3 lut_$iopadmap$out[4]_input_0_4 lut_$iopadmap$out[4]_output_0_0 
00010 1
00101 1
00011 1
00111 1

.names lut_$abc$1042$li35_li35_input_0_0 __vpr__unconn438 __vpr__unconn439 lut_$abc$1042$li35_li35_input_0_3 __vpr__unconn440 lut_$abc$1042$li35_li35_output_0_0 
00010 1

.subckt dffre \
    C=dffre_genblk1[1].a0.out[3]_clock_0_0 \
    D=dffre_genblk1[1].a0.out[3]_input_0_0 \
    E=dffre_genblk1[1].a0.out[3]_input_2_0 \
    R=dffre_genblk1[1].a0.out[3]_input_1_0 \
    Q=dffre_genblk1[1].a0.out[3]_output_0_0

.names lut_$abc$1042$li01_li01_input_0_0 __vpr__unconn441 __vpr__unconn442 __vpr__unconn443 lut_$abc$1042$li01_li01_input_0_4 lut_$abc$1042$li01_li01_output_0_0 
00001 1

.subckt dffre \
    C=dffre_genblk1[0].a0.out[1]_clock_0_0 \
    D=dffre_genblk1[0].a0.out[1]_input_0_0 \
    E=dffre_genblk1[0].a0.out[1]_input_2_0 \
    R=dffre_genblk1[0].a0.out[1]_input_1_0 \
    Q=dffre_genblk1[0].a0.out[1]_output_0_0

.names lut_genblk1[0].a0.b[13]_input_0_0 __vpr__unconn444 lut_genblk1[0].a0.b[13]_input_0_2 __vpr__unconn445 __vpr__unconn446 lut_genblk1[0].a0.b[13]_output_0_0 
10000 1

.names lut_genblk1[1].a0.b[13]_input_0_0 __vpr__unconn447 lut_genblk1[1].a0.b[13]_input_0_2 __vpr__unconn448 __vpr__unconn449 lut_genblk1[1].a0.b[13]_output_0_0 
10100 1

.names __vpr__unconn450 lut_genblk1[1].a0.a[9]_input_0_1 lut_genblk1[1].a0.a[9]_input_0_2 __vpr__unconn451 __vpr__unconn452 lut_genblk1[1].a0.a[9]_output_0_0 
01100 1

.names __vpr__unconn453 lut_genblk1[0].a0.a[9]_input_0_1 lut_genblk1[0].a0.a[9]_input_0_2 __vpr__unconn454 __vpr__unconn455 lut_genblk1[0].a0.a[9]_output_0_0 
01000 1

.names __vpr__unconn456 __vpr__unconn457 __vpr__unconn458 lut_genblk1[1].a0.a[5]_input_0_3 lut_genblk1[1].a0.a[5]_input_0_4 lut_genblk1[1].a0.a[5]_output_0_0 
00011 1

.names __vpr__unconn459 __vpr__unconn460 __vpr__unconn461 lut_genblk1[0].a0.a[5]_input_0_3 lut_genblk1[0].a0.a[5]_input_0_4 lut_genblk1[0].a0.a[5]_output_0_0 
00010 1

.names __vpr__unconn462 __vpr__unconn463 lut_genblk1[0].a0.b[11]_input_0_2 __vpr__unconn464 lut_genblk1[0].a0.b[11]_input_0_4 lut_genblk1[0].a0.b[11]_output_0_0 
00001 1

.names __vpr__unconn465 __vpr__unconn466 lut_genblk1[1].a0.b[11]_input_0_2 __vpr__unconn467 lut_genblk1[1].a0.b[11]_input_0_4 lut_genblk1[1].a0.b[11]_output_0_0 
00101 1

.names __vpr__unconn468 __vpr__unconn469 __vpr__unconn470 lut_genblk1[0].a0.a[3]_input_0_3 lut_genblk1[0].a0.a[3]_input_0_4 lut_genblk1[0].a0.a[3]_output_0_0 
00010 1

.names __vpr__unconn471 __vpr__unconn472 __vpr__unconn473 lut_genblk1[1].a0.a[3]_input_0_3 lut_genblk1[1].a0.a[3]_input_0_4 lut_genblk1[1].a0.a[3]_output_0_0 
00011 1

.names lut_genblk1[1].a0.a[6]_input_0_0 __vpr__unconn474 __vpr__unconn475 __vpr__unconn476 lut_genblk1[1].a0.a[6]_input_0_4 lut_genblk1[1].a0.a[6]_output_0_0 
10001 1

.names lut_genblk1[0].a0.a[6]_input_0_0 __vpr__unconn477 __vpr__unconn478 __vpr__unconn479 lut_genblk1[0].a0.a[6]_input_0_4 lut_genblk1[0].a0.a[6]_output_0_0 
10000 1

.names __vpr__unconn480 lut_genblk1[1].a0.b[15]_input_0_1 __vpr__unconn481 __vpr__unconn482 lut_genblk1[1].a0.b[15]_input_0_4 lut_genblk1[1].a0.b[15]_output_0_0 
01001 1

.names __vpr__unconn483 lut_genblk1[0].a0.b[15]_input_0_1 __vpr__unconn484 __vpr__unconn485 lut_genblk1[0].a0.b[15]_input_0_4 lut_genblk1[0].a0.b[15]_output_0_0 
01000 1

.names __vpr__unconn486 lut_genblk1[1].a0.a[0]_input_0_1 __vpr__unconn487 __vpr__unconn488 lut_genblk1[1].a0.a[0]_input_0_4 lut_genblk1[1].a0.a[0]_output_0_0 
01001 1

.names __vpr__unconn489 lut_genblk1[0].a0.a[0]_input_0_1 __vpr__unconn490 __vpr__unconn491 lut_genblk1[0].a0.a[0]_input_0_4 lut_genblk1[0].a0.a[0]_output_0_0 
01000 1

.names lut_genblk1[1].a0.b[8]_input_0_0 lut_genblk1[1].a0.b[8]_input_0_1 __vpr__unconn492 __vpr__unconn493 __vpr__unconn494 lut_genblk1[1].a0.b[8]_output_0_0 
11000 1

.names lut_genblk1[0].a0.b[8]_input_0_0 lut_genblk1[0].a0.b[8]_input_0_1 __vpr__unconn495 __vpr__unconn496 __vpr__unconn497 lut_genblk1[0].a0.b[8]_output_0_0 
01000 1

.names lut_genblk1[1].a0.b[6]_input_0_0 __vpr__unconn498 lut_genblk1[1].a0.b[6]_input_0_2 __vpr__unconn499 __vpr__unconn500 lut_genblk1[1].a0.b[6]_output_0_0 
10100 1

.names lut_genblk1[0].a0.b[6]_input_0_0 __vpr__unconn501 lut_genblk1[0].a0.b[6]_input_0_2 __vpr__unconn502 __vpr__unconn503 lut_genblk1[0].a0.b[6]_output_0_0 
10000 1

.names __vpr__unconn504 __vpr__unconn505 lut_genblk1[1].a0.b[4]_input_0_2 __vpr__unconn506 lut_genblk1[1].a0.b[4]_input_0_4 lut_genblk1[1].a0.b[4]_output_0_0 
00101 1

.names __vpr__unconn507 __vpr__unconn508 lut_genblk1[0].a0.b[4]_input_0_2 __vpr__unconn509 lut_genblk1[0].a0.b[4]_input_0_4 lut_genblk1[0].a0.b[4]_output_0_0 
00100 1

.names lut_genblk1[0].a0.a[12]_input_0_0 __vpr__unconn510 __vpr__unconn511 lut_genblk1[0].a0.a[12]_input_0_3 __vpr__unconn512 lut_genblk1[0].a0.a[12]_output_0_0 
00010 1

.names lut_genblk1[1].a0.a[12]_input_0_0 __vpr__unconn513 __vpr__unconn514 lut_genblk1[1].a0.a[12]_input_0_3 __vpr__unconn515 lut_genblk1[1].a0.a[12]_output_0_0 
10010 1

.names lut_genblk1[0].a0.b[0]_input_0_0 __vpr__unconn516 __vpr__unconn517 __vpr__unconn518 lut_genblk1[0].a0.b[0]_input_0_4 lut_genblk1[0].a0.b[0]_output_0_0 
00001 1

.names lut_genblk1[1].a0.b[0]_input_0_0 __vpr__unconn519 __vpr__unconn520 __vpr__unconn521 lut_genblk1[1].a0.b[0]_input_0_4 lut_genblk1[1].a0.b[0]_output_0_0 
10001 1

.names __vpr__unconn522 __vpr__unconn523 lut_genblk1[1].a0.b[2]_input_0_2 __vpr__unconn524 lut_genblk1[1].a0.b[2]_input_0_4 lut_genblk1[1].a0.b[2]_output_0_0 
00101 1

.names __vpr__unconn525 __vpr__unconn526 lut_genblk1[0].a0.b[2]_input_0_2 __vpr__unconn527 lut_genblk1[0].a0.b[2]_input_0_4 lut_genblk1[0].a0.b[2]_output_0_0 
00001 1

.names lut_genblk1[0].a0.a[14]_input_0_0 __vpr__unconn528 lut_genblk1[0].a0.a[14]_input_0_2 __vpr__unconn529 __vpr__unconn530 lut_genblk1[0].a0.a[14]_output_0_0 
10000 1

.names lut_genblk1[1].a0.a[14]_input_0_0 __vpr__unconn531 lut_genblk1[1].a0.a[14]_input_0_2 __vpr__unconn532 __vpr__unconn533 lut_genblk1[1].a0.a[14]_output_0_0 
10100 1

.names __vpr__unconn534 lut_genblk1[1].a0.a[1]_input_0_1 __vpr__unconn535 __vpr__unconn536 lut_genblk1[1].a0.a[1]_input_0_4 lut_genblk1[1].a0.a[1]_output_0_0 
01001 1

.names __vpr__unconn537 lut_genblk1[0].a0.a[1]_input_0_1 __vpr__unconn538 __vpr__unconn539 lut_genblk1[0].a0.a[1]_input_0_4 lut_genblk1[0].a0.a[1]_output_0_0 
01000 1

.names lut_genblk1[1].a0.a[8]_input_0_0 lut_genblk1[1].a0.a[8]_input_0_1 __vpr__unconn540 __vpr__unconn541 __vpr__unconn542 lut_genblk1[1].a0.a[8]_output_0_0 
11000 1

.names lut_genblk1[0].a0.a[8]_input_0_0 lut_genblk1[0].a0.a[8]_input_0_1 __vpr__unconn543 __vpr__unconn544 __vpr__unconn545 lut_genblk1[0].a0.a[8]_output_0_0 
01000 1

.names lut_genblk1[1].a0.a[4]_input_0_0 __vpr__unconn546 lut_genblk1[1].a0.a[4]_input_0_2 __vpr__unconn547 __vpr__unconn548 lut_genblk1[1].a0.a[4]_output_0_0 
10100 1

.names lut_genblk1[0].a0.a[4]_input_0_0 __vpr__unconn549 lut_genblk1[0].a0.a[4]_input_0_2 __vpr__unconn550 __vpr__unconn551 lut_genblk1[0].a0.a[4]_output_0_0 
10000 1

.names __vpr__unconn552 __vpr__unconn553 lut_genblk1[1].a0.a[2]_input_0_2 __vpr__unconn554 lut_genblk1[1].a0.a[2]_input_0_4 lut_genblk1[1].a0.a[2]_output_0_0 
00101 1

.names __vpr__unconn555 __vpr__unconn556 lut_genblk1[0].a0.a[2]_input_0_2 __vpr__unconn557 lut_genblk1[0].a0.a[2]_input_0_4 lut_genblk1[0].a0.a[2]_output_0_0 
00100 1

.names lut_genblk1[0].a0.a[13]_input_0_0 __vpr__unconn558 __vpr__unconn559 lut_genblk1[0].a0.a[13]_input_0_3 __vpr__unconn560 lut_genblk1[0].a0.a[13]_output_0_0 
00010 1

.names lut_genblk1[1].a0.a[13]_input_0_0 __vpr__unconn561 __vpr__unconn562 lut_genblk1[1].a0.a[13]_input_0_3 __vpr__unconn563 lut_genblk1[1].a0.a[13]_output_0_0 
10010 1

.names lut_genblk1[0].a0.a[10]_input_0_0 __vpr__unconn564 __vpr__unconn565 __vpr__unconn566 lut_genblk1[0].a0.a[10]_input_0_4 lut_genblk1[0].a0.a[10]_output_0_0 
00001 1

.names lut_genblk1[1].a0.a[10]_input_0_0 __vpr__unconn567 __vpr__unconn568 __vpr__unconn569 lut_genblk1[1].a0.a[10]_input_0_4 lut_genblk1[1].a0.a[10]_output_0_0 
10001 1

.names __vpr__unconn570 __vpr__unconn571 lut_genblk1[1].a0.a[7]_input_0_2 __vpr__unconn572 lut_genblk1[1].a0.a[7]_input_0_4 lut_genblk1[1].a0.a[7]_output_0_0 
00101 1

.names __vpr__unconn573 __vpr__unconn574 lut_genblk1[0].a0.a[7]_input_0_2 __vpr__unconn575 lut_genblk1[0].a0.a[7]_input_0_4 lut_genblk1[0].a0.a[7]_output_0_0 
00001 1

.names lut_genblk1[0].a0.a[11]_input_0_0 __vpr__unconn576 lut_genblk1[0].a0.a[11]_input_0_2 __vpr__unconn577 __vpr__unconn578 lut_genblk1[0].a0.a[11]_output_0_0 
10000 1

.names lut_genblk1[1].a0.a[11]_input_0_0 __vpr__unconn579 lut_genblk1[1].a0.a[11]_input_0_2 __vpr__unconn580 __vpr__unconn581 lut_genblk1[1].a0.a[11]_output_0_0 
10100 1

.names __vpr__unconn582 lut_genblk1[1].a0.a[15]_input_0_1 __vpr__unconn583 __vpr__unconn584 lut_genblk1[1].a0.a[15]_input_0_4 lut_genblk1[1].a0.a[15]_output_0_0 
01001 1

.names __vpr__unconn585 lut_genblk1[0].a0.a[15]_input_0_1 __vpr__unconn586 __vpr__unconn587 lut_genblk1[0].a0.a[15]_input_0_4 lut_genblk1[0].a0.a[15]_output_0_0 
01000 1

.names lut_genblk1[0].a0.b[1]_input_0_0 lut_genblk1[0].a0.b[1]_input_0_1 __vpr__unconn588 __vpr__unconn589 __vpr__unconn590 lut_genblk1[0].a0.b[1]_output_0_0 
01000 1

.names lut_genblk1[1].a0.b[1]_input_0_0 lut_genblk1[1].a0.b[1]_input_0_1 __vpr__unconn591 __vpr__unconn592 __vpr__unconn593 lut_genblk1[1].a0.b[1]_output_0_0 
11000 1

.names lut_genblk1[1].a0.b[3]_input_0_0 __vpr__unconn594 lut_genblk1[1].a0.b[3]_input_0_2 __vpr__unconn595 __vpr__unconn596 lut_genblk1[1].a0.b[3]_output_0_0 
10100 1

.names lut_genblk1[0].a0.b[3]_input_0_0 __vpr__unconn597 lut_genblk1[0].a0.b[3]_input_0_2 __vpr__unconn598 __vpr__unconn599 lut_genblk1[0].a0.b[3]_output_0_0 
10000 1

.names __vpr__unconn600 __vpr__unconn601 lut_genblk1[1].a0.b[5]_input_0_2 __vpr__unconn602 lut_genblk1[1].a0.b[5]_input_0_4 lut_genblk1[1].a0.b[5]_output_0_0 
00101 1

.names __vpr__unconn603 __vpr__unconn604 lut_genblk1[0].a0.b[5]_input_0_2 __vpr__unconn605 lut_genblk1[0].a0.b[5]_input_0_4 lut_genblk1[0].a0.b[5]_output_0_0 
00100 1

.names lut_genblk1[0].a0.b[12]_input_0_0 __vpr__unconn606 __vpr__unconn607 lut_genblk1[0].a0.b[12]_input_0_3 __vpr__unconn608 lut_genblk1[0].a0.b[12]_output_0_0 
00010 1

.names lut_genblk1[1].a0.b[12]_input_0_0 __vpr__unconn609 __vpr__unconn610 lut_genblk1[1].a0.b[12]_input_0_3 __vpr__unconn611 lut_genblk1[1].a0.b[12]_output_0_0 
10010 1

.names lut_genblk1[0].a0.b[9]_input_0_0 __vpr__unconn612 __vpr__unconn613 __vpr__unconn614 lut_genblk1[0].a0.b[9]_input_0_4 lut_genblk1[0].a0.b[9]_output_0_0 
00001 1

.names lut_genblk1[1].a0.b[9]_input_0_0 __vpr__unconn615 __vpr__unconn616 __vpr__unconn617 lut_genblk1[1].a0.b[9]_input_0_4 lut_genblk1[1].a0.b[9]_output_0_0 
10001 1

.names __vpr__unconn618 __vpr__unconn619 lut_genblk1[1].a0.b[7]_input_0_2 __vpr__unconn620 lut_genblk1[1].a0.b[7]_input_0_4 lut_genblk1[1].a0.b[7]_output_0_0 
00101 1

.names __vpr__unconn621 __vpr__unconn622 lut_genblk1[0].a0.b[7]_input_0_2 __vpr__unconn623 lut_genblk1[0].a0.b[7]_input_0_4 lut_genblk1[0].a0.b[7]_output_0_0 
00001 1

.names lut_genblk1[0].a0.b[10]_input_0_0 __vpr__unconn624 lut_genblk1[0].a0.b[10]_input_0_2 __vpr__unconn625 __vpr__unconn626 lut_genblk1[0].a0.b[10]_output_0_0 
10000 1

.names lut_genblk1[1].a0.b[10]_input_0_0 __vpr__unconn627 lut_genblk1[1].a0.b[10]_input_0_2 __vpr__unconn628 __vpr__unconn629 lut_genblk1[1].a0.b[10]_output_0_0 
10100 1

.names lut_genblk1[0].a0.b[14]_input_0_0 __vpr__unconn630 __vpr__unconn631 __vpr__unconn632 lut_genblk1[0].a0.b[14]_input_0_4 lut_genblk1[0].a0.b[14]_output_0_0 
00001 1

.names lut_genblk1[1].a0.b[14]_input_0_0 __vpr__unconn633 __vpr__unconn634 __vpr__unconn635 lut_genblk1[1].a0.b[14]_input_0_4 lut_genblk1[1].a0.b[14]_output_0_0 
10001 1

.names __vpr__unconn636 __vpr__unconn637 __vpr__unconn638 __vpr__unconn639 __vpr__unconn640 lut_$true_output_0_0 
00000 1

.names __vpr__unconn641 __vpr__unconn642 __vpr__unconn643 __vpr__unconn644 __vpr__unconn645 lut_$false_output_0_0 
----- 0


.end
