Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xf_cv_subtract_top glbl -Oenable_linking_all_libraries -prj xf_cv_subtract.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s xf_cv_subtract 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_xf_cv_subtract_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_Axi2AxiStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_Axi2AxiStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_Axi2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_Axi2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_AxiStream2Axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_AxiStream2Axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_AxiStream2Axi_Pipeline_MMIterOutLoop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_AxiStream2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_AxiStream2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_AxiStream2MatStream_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_AxiStream2MatStream_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_entry_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_entry_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_fifo_w24_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w24_d2_S
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w24_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_fifo_w32_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w32_d2_S_x
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w32_d2_S_x_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w64_d3_S
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w64_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w64_d4_S
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_fifo_w64_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_flow_control_loop_delay_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_flow_control_loop_delay_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_Mat2Axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_Mat2Axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_Mat2AxiStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_Mat2AxiStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_MatStream2AxiStream_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_MatStream2AxiStream_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_start_for_AxiStream2Axi_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_AxiStream2Axi_U0
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_AxiStream2Axi_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_start_for_AxiStream2Mat_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_AxiStream2Mat_U0
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_AxiStream2Mat_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/xf_cv_subtract_xfMat2Array_32_16_1920_1080_1_2_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xf_cv_subtract_xfMat2Array_32_16_1920_1080_1_2_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.xf_cv_subtract_control_s_axi
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_mem(M...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_store...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_mem(M...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_load(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_burst...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_throt...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_write...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi_read(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem0_m_axi(CONSE...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_mem(M...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_store...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_mem(M...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_load(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_burst...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_throt...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_write...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi_read(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem1_m_axi(CONSE...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_mem(M...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_store...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_mem(M...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_load(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_burst...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_throt...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_write...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_reg_s...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_srl(D...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_fifo(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi_read(...
Compiling module xil_defaultlib.xf_cv_subtract_gmem2_m_axi(CONSE...
Compiling module xil_defaultlib.xf_cv_subtract_entry_proc1
Compiling module xil_defaultlib.xf_cv_subtract_flow_control_loop...
Compiling module xil_defaultlib.xf_cv_subtract_Axi2AxiStream_Pip...
Compiling module xil_defaultlib.xf_cv_subtract_Axi2AxiStream
Compiling module xil_defaultlib.xf_cv_subtract_flow_control_loop...
Compiling module xil_defaultlib.xf_cv_subtract_AxiStream2MatStre...
Compiling module xil_defaultlib.xf_cv_subtract_AxiStream2Mat
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w32_d2_S_Shi...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w32_d2_S_def...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_AxiStre...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_AxiStre...
Compiling module xil_defaultlib.xf_cv_subtract_Axi2Mat
Compiling module xil_defaultlib.xf_cv_subtract_Array2xfMat_32_16...
Compiling module xil_defaultlib.xf_cv_subtract_Array2xfMat_32_16...
Compiling module xil_defaultlib.xf_cv_subtract_subtract_0_16_192...
Compiling module xil_defaultlib.xf_cv_subtract_subtract_0_16_192...
Compiling module xil_defaultlib.xf_cv_subtract_entry_proc
Compiling module xil_defaultlib.xf_cv_subtract_MatStream2AxiStre...
Compiling module xil_defaultlib.xf_cv_subtract_MatStream2AxiStre...
Compiling module xil_defaultlib.xf_cv_subtract_Mat2AxiStream
Compiling module xil_defaultlib.xf_cv_subtract_AxiStream2Axi_Pip...
Compiling module xil_defaultlib.xf_cv_subtract_AxiStream2Axi
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w64_d3_S_Shi...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w64_d3_S_def...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w32_d2_S_x_S...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w32_d2_S_x_d...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_AxiStre...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_AxiStre...
Compiling module xil_defaultlib.xf_cv_subtract_Mat2Axi
Compiling module xil_defaultlib.xf_cv_subtract_xfMat2Array_32_16...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w64_d4_S_Shi...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w64_d4_S_def...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w24_d2_S_Shi...
Compiling module xil_defaultlib.xf_cv_subtract_fifo_w24_d2_S_def...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_xfMat2A...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_xfMat2A...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_subtrac...
Compiling module xil_defaultlib.xf_cv_subtract_start_for_subtrac...
Compiling module xil_defaultlib.xf_cv_subtract
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_xf_cv_subtract_top
Compiling module work.glbl
Built simulation snapshot xf_cv_subtract
