0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/prath/Documents/Verilog projects/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/prath/Documents/Verilog projects/ALU/ALU.srcs/sim_1/new/alu4bit_tb.v,1750529320,verilog,,,,alu_tb,,,,,,,,
C:/Users/prath/Documents/Verilog projects/ALU/ALU.srcs/sources_1/new/alu4bit.v,1750530931,verilog,,C:/Users/prath/Documents/Verilog projects/ALU/ALU.srcs/sim_1/new/alu4bit_tb.v,,alu4bit,,,,,,,,
