{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 14:39:37 2024 " "Info: Processing started: Wed Jun 26 14:39:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off compare -c compare --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compare -c compare --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y\$latch " "Warning: Node \"Y\$latch\" is a latch" {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[0\] " "Info: Assuming node \"B\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[0\] " "Info: Assuming node \"A\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B\[1\] " "Info: Assuming node \"B\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "A\[1\] " "Info: Assuming node \"A\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LessThan0~49 " "Info: Detected gated clock \"LessThan0~49\" as buffer" {  } { { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Y\$latch B\[1\] B\[0\] 2.893 ns register " "Info: tsu for register \"Y\$latch\" (data pin = \"B\[1\]\", clock pin = \"B\[0\]\") is 2.893 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.252 ns + Longest pin register " "Info: + Longest pin to register delay is 4.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns B\[1\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.420 ns) 3.581 ns X~21 2 COMB LCCOMB_X64_Y19_N18 2 " "Info: 2: + IC(2.162 ns) + CELL(0.420 ns) = 3.581 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'X~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { B[1] X~21 } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 4.252 ns Y\$latch 3 REG LCCOMB_X64_Y19_N28 1 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 4.252 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { X~21 Y$latch } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.839 ns ( 43.25 % ) " "Info: Total cell delay = 1.839 ns ( 43.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.413 ns ( 56.75 % ) " "Info: Total interconnect delay = 2.413 ns ( 56.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { B[1] X~21 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.252 ns" { B[1] {} B[1]~combout {} X~21 {} Y$latch {} } { 0.000ns 0.000ns 2.162ns 0.251ns } { 0.000ns 0.999ns 0.420ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.665 ns + " "Info: + Micro setup delay of destination is 0.665 ns" {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B\[0\] destination 2.024 ns - Shortest register " "Info: - Shortest clock path from clock \"B\[0\]\" to destination register is 2.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns B\[0\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'B\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.150 ns) 1.498 ns LessThan0~49 2 COMB LCCOMB_X64_Y19_N8 2 " "Info: 2: + IC(0.349 ns) + CELL(0.150 ns) = 1.498 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 2; COMB Node = 'LessThan0~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { B[0] LessThan0~49 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 2.024 ns Y\$latch 3 REG LCCOMB_X64_Y19_N28 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 2.024 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { LessThan0~49 Y$latch } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 70.16 % ) " "Info: Total cell delay = 1.420 ns ( 70.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.604 ns ( 29.84 % ) " "Info: Total interconnect delay = 0.604 ns ( 29.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { B[0] LessThan0~49 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.024 ns" { B[0] {} B[0]~combout {} LessThan0~49 {} Y$latch {} } { 0.000ns 0.000ns 0.349ns 0.255ns } { 0.000ns 0.999ns 0.150ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { B[1] X~21 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.252 ns" { B[1] {} B[1]~combout {} X~21 {} Y$latch {} } { 0.000ns 0.000ns 2.162ns 0.251ns } { 0.000ns 0.999ns 0.420ns 0.420ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { B[0] LessThan0~49 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.024 ns" { B[0] {} B[0]~combout {} LessThan0~49 {} Y$latch {} } { 0.000ns 0.000ns 0.349ns 0.255ns } { 0.000ns 0.999ns 0.150ns 0.271ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "B\[1\] Y Y\$latch 8.611 ns register " "Info: tco from clock \"B\[1\]\" to destination pin \"Y\" through register \"Y\$latch\" is 8.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B\[1\] source 3.886 ns + Longest register " "Info: + Longest clock path from clock \"B\[1\]\" to source register is 3.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns B\[1\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.419 ns) 3.360 ns LessThan0~49 2 COMB LCCOMB_X64_Y19_N8 2 " "Info: 2: + IC(1.942 ns) + CELL(0.419 ns) = 3.360 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 2; COMB Node = 'LessThan0~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { B[1] LessThan0~49 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.886 ns Y\$latch 3 REG LCCOMB_X64_Y19_N28 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.886 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { LessThan0~49 Y$latch } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 43.46 % ) " "Info: Total cell delay = 1.689 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 56.54 % ) " "Info: Total interconnect delay = 2.197 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { B[1] LessThan0~49 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { B[1] {} B[1]~combout {} LessThan0~49 {} Y$latch {} } { 0.000ns 0.000ns 1.942ns 0.255ns } { 0.000ns 0.999ns 0.419ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns + Longest register pin " "Info: + Longest register to pin delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y\$latch 1 REG LCCOMB_X64_Y19_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y$latch } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(2.818 ns) 4.725 ns Y 2 PIN PIN_AE23 0 " "Info: 2: + IC(1.907 ns) + CELL(2.818 ns) = 4.725 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { Y$latch Y } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 59.64 % ) " "Info: Total cell delay = 2.818 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.907 ns ( 40.36 % ) " "Info: Total interconnect delay = 1.907 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { Y$latch Y } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { Y$latch {} Y {} } { 0.000ns 1.907ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { B[1] LessThan0~49 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { B[1] {} B[1]~combout {} LessThan0~49 {} Y$latch {} } { 0.000ns 0.000ns 1.942ns 0.255ns } { 0.000ns 0.999ns 0.419ns 0.271ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { Y$latch Y } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.725 ns" { Y$latch {} Y {} } { 0.000ns 1.907ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] X 8.269 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"X\" is 8.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns B\[1\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.420 ns) 3.581 ns X~21 2 COMB LCCOMB_X64_Y19_N18 2 " "Info: 2: + IC(2.162 ns) + CELL(0.420 ns) = 3.581 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'X~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { B[1] X~21 } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(2.818 ns) 8.269 ns X 3 PIN PIN_AF23 0 " "Info: 3: + IC(1.870 ns) + CELL(2.818 ns) = 8.269 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'X'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { X~21 X } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.237 ns ( 51.24 % ) " "Info: Total cell delay = 4.237 ns ( 51.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.032 ns ( 48.76 % ) " "Info: Total interconnect delay = 4.032 ns ( 48.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { B[1] X~21 X } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { B[1] {} B[1]~combout {} X~21 {} X {} } { 0.000ns 0.000ns 2.162ns 1.870ns } { 0.000ns 0.999ns 0.420ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Y\$latch A\[1\] B\[1\] 1.699 ns register " "Info: th for register \"Y\$latch\" (data pin = \"A\[1\]\", clock pin = \"B\[1\]\") is 1.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B\[1\] destination 3.886 ns + Longest register " "Info: + Longest clock path from clock \"B\[1\]\" to destination register is 3.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns B\[1\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'B\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.419 ns) 3.360 ns LessThan0~49 2 COMB LCCOMB_X64_Y19_N8 2 " "Info: 2: + IC(1.942 ns) + CELL(0.419 ns) = 3.360 ns; Loc. = LCCOMB_X64_Y19_N8; Fanout = 2; COMB Node = 'LessThan0~49'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { B[1] LessThan0~49 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.886 ns Y\$latch 3 REG LCCOMB_X64_Y19_N28 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 3.886 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { LessThan0~49 Y$latch } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 43.46 % ) " "Info: Total cell delay = 1.689 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.197 ns ( 56.54 % ) " "Info: Total interconnect delay = 2.197 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { B[1] LessThan0~49 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { B[1] {} B[1]~combout {} LessThan0~49 {} Y$latch {} } { 0.000ns 0.000ns 1.942ns 0.255ns } { 0.000ns 0.999ns 0.419ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.187 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns A\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'A\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.150 ns) 1.516 ns X~21 2 COMB LCCOMB_X64_Y19_N18 2 " "Info: 2: + IC(0.367 ns) + CELL(0.150 ns) = 1.516 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'X~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { A[1] X~21 } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 2.187 ns Y\$latch 3 REG LCCOMB_X64_Y19_N28 1 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 2.187 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; REG Node = 'Y\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { X~21 Y$latch } "NODE_NAME" } } { "compare.vhd" "" { Text "C:/Users/hiuser/Desktop/kadai3-4/compare.vhd" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.569 ns ( 71.74 % ) " "Info: Total cell delay = 1.569 ns ( 71.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.618 ns ( 28.26 % ) " "Info: Total interconnect delay = 0.618 ns ( 28.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { A[1] X~21 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.187 ns" { A[1] {} A[1]~combout {} X~21 {} Y$latch {} } { 0.000ns 0.000ns 0.367ns 0.251ns } { 0.000ns 0.999ns 0.150ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { B[1] LessThan0~49 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.886 ns" { B[1] {} B[1]~combout {} LessThan0~49 {} Y$latch {} } { 0.000ns 0.000ns 1.942ns 0.255ns } { 0.000ns 0.999ns 0.419ns 0.271ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { A[1] X~21 Y$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.187 ns" { A[1] {} A[1]~combout {} X~21 {} Y$latch {} } { 0.000ns 0.000ns 0.367ns 0.251ns } { 0.000ns 0.999ns 0.150ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 14:39:37 2024 " "Info: Processing ended: Wed Jun 26 14:39:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
