

================================================================
== Vitis HLS Report for 'mergeSort'
================================================================
* Date:           Fri Dec  9 10:27:50 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128  |mergeSort_Pipeline_VITIS_LOOP_39_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137  |mergeSort_Pipeline_VITIS_LOOP_22_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160  |mergeSort_Pipeline_VITIS_LOOP_29_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169  |mergeSort_Pipeline_VITIS_LOOP_31_5  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179  |mergeSort_Pipeline_VITIS_LOOP_42_7  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_10_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    701|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    814|   1019|    -|
|Memory           |        0|   -|     32|     15|    0|
|Multiplexer      |        -|   -|      -|    240|    -|
|Register         |        -|   -|    600|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1446|   1975|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      4|     11|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137  |mergeSort_Pipeline_VITIS_LOOP_22_3  |        0|   0|  259|  378|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160  |mergeSort_Pipeline_VITIS_LOOP_29_4  |        0|   0|  195|  209|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169  |mergeSort_Pipeline_VITIS_LOOP_31_5  |        0|   0|  195|  209|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128  |mergeSort_Pipeline_VITIS_LOOP_39_6  |        0|   0|  131|  129|    0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179  |mergeSort_Pipeline_VITIS_LOOP_42_7  |        0|   0|   34|   94|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                    |        0|   0|  814| 1019|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp_U  |mergeSort_temp_RAM_AUTO_1R1W  |        0|  32|  15|    0|    30|   32|     1|          960|
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                              |        0|  32|  15|    0|    30|   32|     1|          960|
    +--------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_223_p2                |         +|   0|  0|  39|          32|           2|
    |add_ln29_fu_319_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln31_1_fu_346_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln31_fu_350_p2                |         +|   0|  0|  32|          32|          32|
    |add_ln35_1_fu_375_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln35_fu_369_p2                |         +|   0|  0|  32|          32|          32|
    |h1_fu_271_p2                      |         +|   0|  0|  39|          32|           2|
    |h2_fu_249_p2                      |         +|   0|  0|  39|          32|          32|
    |l1_fu_381_p2                      |         +|   0|  0|  39|          32|           1|
    |l2_fu_229_p2                      |         +|   0|  0|  39|          32|          32|
    |sub7_fu_199_p2                    |         +|   0|  0|  39|          32|           2|
    |sub_ln22_fu_281_p2                |         -|   0|  0|  40|           1|          33|
    |sub_ln35_fu_364_p2                |         -|   0|  0|  39|           1|          32|
    |ap_block_state11_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |empty_fu_355_p2                   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln10_fu_234_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln15_fu_253_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln22_2_fu_328_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln22_fu_288_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln7_fu_218_p2                |      icmp|   0|  0|  18|          32|          32|
    |h2_1_fu_264_p3                    |    select|   0|  0|  32|           1|          32|
    |select_ln22_fu_338_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln35_fu_359_p3             |    select|   0|  0|  32|           1|          32|
    |xor_ln15_fu_258_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_292_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 701|         584|         621|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  65|         15|    1|         15|
    |ap_phi_mux_k_4_lcssa_phi_fu_120_p4  |   9|          2|   32|         64|
    |arr_0_fu_38                         |   9|          2|   32|         64|
    |k_4_lcssa_reg_116                   |   9|          2|   32|         64|
    |k_4_reg_106                         |   9|          2|   32|         64|
    |k_reg_82                            |   9|          2|   32|         64|
    |l1_2_reg_94                         |   9|          2|   32|         64|
    |size_fu_34                          |   9|          2|   32|         64|
    |temp_address0                       |  31|          6|    5|         30|
    |temp_ce0                            |  31|          6|    1|          6|
    |temp_d0                             |  25|          5|   32|        160|
    |temp_we0                            |  25|          5|    1|          5|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 240|         51|  264|        664|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln13_reg_456                                            |  32|   0|   32|          0|
    |add_ln35_1_reg_540                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |  14|   0|   14|          0|
    |arr_0_fu_38                                                 |  32|   0|   32|          0|
    |arr_0_load11_reg_535                                        |  32|   0|   32|          0|
    |empty_reg_530                                               |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_22_3_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_29_4_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_31_5_fu_169_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_39_6_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_mergeSort_Pipeline_VITIS_LOOP_42_7_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |h1_reg_485                                                  |  32|   0|   32|          0|
    |h2_1_reg_476                                                |  32|   0|   32|          0|
    |icmp_ln22_1_loc_fu_42                                       |   1|   0|    1|          0|
    |icmp_ln22_reg_496                                           |   1|   0|    1|          0|
    |k_1_loc_fu_50                                               |  32|   0|   32|          0|
    |k_4_lcssa_reg_116                                           |  32|   0|   32|          0|
    |k_4_reg_106                                                 |  32|   0|   32|          0|
    |k_reg_82                                                    |  32|   0|   32|          0|
    |l1_2_reg_94                                                 |  32|   0|   32|          0|
    |l2_reg_462                                                  |  32|   0|   32|          0|
    |phi_ln22_1_loc_fu_58                                        |  32|   0|   32|          0|
    |reg_192                                                     |  32|   0|   32|          0|
    |select_ln22_reg_520                                         |  32|   0|   32|          0|
    |size_fu_34                                                  |  32|   0|   32|          0|
    |sub7_reg_445                                                |  32|   0|   32|          0|
    |sub_ln22_reg_491                                            |  33|   0|   33|          0|
    |xor_ln22_reg_500                                            |   1|   0|    1|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 600|   0|  600|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|     mergeSort|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|     mergeSort|  return value|
|arr_read   |   in|   32|     ap_none|      arr_read|        scalar|
|n          |   in|   32|     ap_none|             n|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

