
---------- Begin Simulation Statistics ----------
final_tick                               1272171918000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61891                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702520                       # Number of bytes of host memory used
host_op_rate                                    62072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23212.35                       # Real time elapsed on the host
host_tick_rate                               54805818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436644409                       # Number of instructions simulated
sim_ops                                    1440848172                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.272172                       # Number of seconds simulated
sim_ticks                                1272171918000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.597363                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              181542732                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207246800                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15498989                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282153571                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21640162                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23121933                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1481771                       # Number of indirect misses.
system.cpu0.branchPred.lookups              355406758                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187934                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100293                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9800408                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547304                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35035760                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309796                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       99926689                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316557571                       # Number of instructions committed
system.cpu0.commit.committedOps            1318661160                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2357953608                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559240                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304389                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1700705717     72.13%     72.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    407194964     17.27%     89.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85057244      3.61%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88093477      3.74%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24867911      1.05%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8881879      0.38%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3912434      0.17%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4204222      0.18%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35035760      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2357953608                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143666                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273929102                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172278                       # Number of loads committed
system.cpu0.commit.membars                    4203749                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203755      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742068020     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272563     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185155     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318661160                       # Class of committed instruction
system.cpu0.commit.refs                     558457742                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316557571                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318661160                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.927293                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.927293                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            408852779                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5761038                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179911207                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1446849399                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               956307428                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                994706769                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9811812                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8734297                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7130312                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  355406758                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257492249                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1414748275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5526725                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          264                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1480584446                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               31020786                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140068                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         946550082                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203182894                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583506                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2376809100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.898697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1326975935     55.83%     55.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               770468682     32.42%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               166102630      6.99%     95.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                92364486      3.89%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8724646      0.37%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7333786      0.31%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  632559      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101737      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104639      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2376809100                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      160583424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9923652                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               339768278                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542341                       # Inst execution rate
system.cpu0.iew.exec_refs                   586503732                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155834591                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              331587621                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            442139850                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4155787                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3226235                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162081434                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1418514741                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430669141                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9059586                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1376131549                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1735803                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7722385                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9811812                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11543940                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       185270                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20004587                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37146                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11811                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4782740                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36967572                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8795970                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11811                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       737705                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9185947                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579318950                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1364910790                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.896919                       # average fanout of values written-back
system.cpu0.iew.wb_producers                519602146                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.537919                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1364992487                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1689980650                       # number of integer regfile reads
system.cpu0.int_regfile_writes              879032488                       # number of integer regfile writes
system.cpu0.ipc                              0.518862                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.518862                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205628      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            776324035     56.04%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11832914      0.85%     57.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100429      0.15%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435299507     31.43%     88.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155428577     11.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1385191136                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2791121                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002015                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 511805     18.34%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1880380     67.37%     85.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               398934     14.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1383776581                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5150189996                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1364910744                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1518379612                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1406056187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1385191136                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12458554                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       99853577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           207598                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6148758                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     54017485                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2376809100                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.582794                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1365338055     57.44%     57.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          709898728     29.87%     87.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249648325     10.50%     97.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39736383      1.67%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7111030      0.30%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3021747      0.13%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1349715      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             505472      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             199645      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2376809100                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545911                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         29148005                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3870254                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           442139850                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162081434                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2537392524                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6951426                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              359819475                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845202096                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13680291                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               969495360                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12035191                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24969                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1758712334                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1432871668                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          929851777                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                985687155                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24136536                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9811812                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51833039                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                84649673                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1758712294                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        162259                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31356245                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5901                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3741481504                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2856058498                       # The number of ROB writes
system.cpu0.timesIdled                       29847566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.615315                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20659701                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22799348                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2782882                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30588922                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1068197                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1090036                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21839                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35184038                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48172                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1980684                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28123292                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3943144                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16513948                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120086838                       # Number of instructions committed
system.cpu1.commit.committedOps             122187012                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    464014713                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.263326                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.025692                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    414159209     89.26%     89.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24714282      5.33%     94.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8918408      1.92%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7066332      1.52%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1967546      0.42%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       777617      0.17%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2143728      0.46%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       324447      0.07%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3943144      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    464014713                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798571                       # Number of function calls committed.
system.cpu1.commit.int_insts                116623698                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30179059                       # Number of loads committed
system.cpu1.commit.membars                    4200116                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200116      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76682518     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32279056     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9025178      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122187012                       # Class of committed instruction
system.cpu1.commit.refs                      41304246                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120086838                       # Number of Instructions Simulated
system.cpu1.committedOps                    122187012                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.896440                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.896440                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            370148953                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               880499                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19726904                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145450587                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23338736                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66754530                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1982071                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2056571                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5151282                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35184038                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21603443                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    441337145                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               201411                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     150836295                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5568538                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075194                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23254140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21727898                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.322361                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         467375572                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.327225                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.751285                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               370068496     79.18%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61735098     13.21%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19643816      4.20%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12369092      2.65%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3054112      0.65%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  440431      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63760      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     547      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     220      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           467375572                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         535560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2079871                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30544420                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.285296                       # Inst execution rate
system.cpu1.iew.exec_refs                    45561784                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11545660                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              308444716                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34853240                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100647                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1969156                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11930495                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138657319                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34016124                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2010681                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133493173                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1402141                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6116449                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1982071                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10031638                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        88285                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1042243                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30844                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1888                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14244                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4674181                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       805308                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1888                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       537447                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1542424                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75184884                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131972352                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.856809                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64419052                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.282046                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132036416                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169373061                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88865567                       # number of integer regfile writes
system.cpu1.ipc                              0.256645                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.256645                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200223      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85188740     62.87%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36582232     27.00%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9532512      7.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135503854                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2787955                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020575                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 536731     19.25%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1801037     64.60%     83.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               450185     16.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134091572                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         741369735                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131972340                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        155129024                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132356375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135503854                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300944                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16470306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           198526                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           276                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6903947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    467375572                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.289925                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.776597                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          384962483     82.37%     82.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51318504     10.98%     93.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19432687      4.16%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5682370      1.22%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3794388      0.81%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             754948      0.16%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             834613      0.18%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             451736      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             143843      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      467375572                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.289593                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13504040                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1222867                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34853240                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11930495                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       467911132                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2076426741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              334093252                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81703313                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14575215                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26919078                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4905702                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                48395                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182090360                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143195816                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96542855                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66829566                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17448760                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1982071                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             37518853                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14839542                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182090348                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32752                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               592                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29881742                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           591                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   598772243                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280770984                       # The number of ROB writes
system.cpu1.timesIdled                           8913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9853793                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6936                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9934182                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                222240                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13038473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25989294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2363016                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       126722                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69817512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5383776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139643574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5510498                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10080577                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3820450                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9130244                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2957021                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2957015                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10080577                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           380                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39026886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39026886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1078914688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1078914688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13038600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13038600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13038600                       # Request fanout histogram
system.membus.respLayer1.occupancy        67530842203                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44690104073                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       434464625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   631317416.440853                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1573547000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1268696201000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3475717000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    220846224                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       220846224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    220846224                       # number of overall hits
system.cpu0.icache.overall_hits::total      220846224                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36646024                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36646024                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36646024                       # number of overall misses
system.cpu0.icache.overall_misses::total     36646024                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 479674034495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 479674034495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 479674034495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 479674034495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257492248                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257492248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257492248                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257492248                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142319                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.142319                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142319                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.142319                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13089.388210                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13089.388210                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13089.388210                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13089.388210                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3617                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          989                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.803030                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   123.625000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34552701                       # number of writebacks
system.cpu0.icache.writebacks::total         34552701                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2093289                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2093289                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2093289                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2093289                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34552735                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34552735                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34552735                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34552735                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 425354099997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 425354099997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 425354099997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 425354099997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.134189                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.134189                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.134189                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.134189                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12310.287449                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12310.287449                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12310.287449                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12310.287449                       # average overall mshr miss latency
system.cpu0.icache.replacements              34552701                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    220846224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      220846224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36646024                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36646024                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 479674034495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 479674034495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257492248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257492248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.142319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13089.388210                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13089.388210                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2093289                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2093289                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34552735                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34552735                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 425354099997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 425354099997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.134189                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.134189                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12310.287449                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12310.287449                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          255398729                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34552701                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.391571                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        549537229                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       549537229                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500269744                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500269744                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500269744                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500269744                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56310396                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56310396                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56310396                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56310396                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1516602209602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1516602209602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1516602209602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1516602209602                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556580140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556580140                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556580140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556580140                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101172                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101172                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101172                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101172                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26932.899026                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26932.899026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26932.899026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26932.899026                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11798712                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       349033                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           214610                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4067                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.977457                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.820752                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32599268                       # number of writebacks
system.cpu0.dcache.writebacks::total         32599268                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24621975                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24621975                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24621975                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24621975                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31688421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31688421                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31688421                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31688421                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 572151181479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 572151181479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 572151181479                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 572151181479                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056934                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056934                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056934                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056934                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18055.528279                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18055.528279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18055.528279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18055.528279                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32599268                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364679342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364679342                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40719507                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40719507                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 905843094500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 905843094500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405398849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405398849                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100443                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100443                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22245.924895                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22245.924895                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15107634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15107634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25611873                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25611873                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 398427452500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 398427452500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063177                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063177                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15556.357495                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15556.357495                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135590402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135590402                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15590889                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15590889                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 610759115102                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 610759115102                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181291                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181291                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.103127                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.103127                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39174.104511                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39174.104511                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9514341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9514341                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6076548                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6076548                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 173723728979                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 173723728979                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28589.213642                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28589.213642                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11290000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11290000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441825                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441825                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6477.337923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6477.337923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        82000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3730                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3730                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       797500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       797500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038164                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038164                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5388.513514                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5388.513514                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       650500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       650500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038164                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038164                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4395.270270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4395.270270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188587                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188587                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93566239000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93566239000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102627.644219                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102627.644219                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911706                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911706                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92654533000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92654533000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101627.644219                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101627.644219                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999403                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534063812                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32599897                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.382377                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999403                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149976441                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149976441                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34464419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29645666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5898                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              625627                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64741610                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34464419                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29645666                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5898                       # number of overall hits
system.l2.overall_hits::.cpu1.data             625627                       # number of overall hits
system.l2.overall_hits::total                64741610                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             88312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2952769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2033050                       # number of demand (read+write) misses
system.l2.demand_misses::total                5078211                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            88312                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2952769                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4080                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2033050                       # number of overall misses
system.l2.overall_misses::total               5078211                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7623399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 288734353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    377309000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 212944388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     509679449500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7623399500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 288734353000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    377309000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 212944388000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    509679449500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34552731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32598435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2658677                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69819821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34552731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32598435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2658677                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69819821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.090580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.408900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.764685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072733                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.090580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.408900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.764685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072733                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86323.483785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97784.267242                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92477.696078                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104741.343302                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100365.945704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86323.483785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97784.267242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92477.696078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104741.343302                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100365.945704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7577156                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3820450                       # number of writebacks
system.l2.writebacks::total                   3820450                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         464133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         271606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              735846                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        464133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        271606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             735846                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        88221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2488636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1761444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4342365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        88221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2488636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1761444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8824952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13167317                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6735240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 228775651001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    335677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 171581339501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 407427907502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6735240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 228775651001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    335677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 171581339501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 737365483003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1144793390505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.407296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.662527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.407296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.662527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188590                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76345.087904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91928.128903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82597.687008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97409.477395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93826.269211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76345.087904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91928.128903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82597.687008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97409.477395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83554.616841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86942.039180                       # average overall mshr miss latency
system.l2.replacements                       18279002                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8997177                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8997177                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8997177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8997177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60566323                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60566323                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60566323                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60566323                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8824952                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8824952                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 737365483003                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 737365483003                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83554.616841                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83554.616841                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       329500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.948718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.971831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5656.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4013.513514                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4775.362319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       643000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       733500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1376500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.948718                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.971831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19824.324324                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19949.275362                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       137500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       337500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       475000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19852.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19791.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5024055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           197742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5221797                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1972883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3367803                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 198292559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149575043500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  347867603000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6996938                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8589600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.281964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.392079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100509.031453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107228.402704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103292.147136                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       289677                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       167250                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           456927                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1683206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1227670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2910876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 158354542501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122291576001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 280646118502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.240563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.770829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.338884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94079.121926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99612.742839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96412.941844                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34464419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34470317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        88312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4080                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92392                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7623399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    377309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8000708500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34552731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34562709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.408900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86323.483785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92477.696078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86595.251753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        88221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92285                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6735240000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    335677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7070917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.407296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76345.087904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82597.687008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76620.436691                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24621611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       427885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25049496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       979886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       638130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1618016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  90441793500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  63369344500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 153811138000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25601497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1066015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26667512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.598613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92298.281127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99304.756868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95061.567994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       174456                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       104356                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       278812                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       805430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       533774                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1339204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  70421108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  49289763500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119710872000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.500719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87432.934582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92342.008978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89389.571716                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          187                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          115                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               302                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          371                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          217                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             588                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7729000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5659000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13388000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          558                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          332                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           890                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.664875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.653614                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.660674                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20832.884097                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26078.341014                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22768.707483                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          111                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          210                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          260                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          378                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5089499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2343499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7432998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.465950                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.355422                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.424719                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19574.996154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19860.161017                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19664.015873                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999958                       # Cycle average of tags in use
system.l2.tags.total_refs                   147336527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18279512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.060200                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.338100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.962056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.558305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.948721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.186001                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.474033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.118099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.362281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1133354048                       # Number of tag accesses
system.l2.tags.data_accesses               1133354048                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5646144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     160817024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        260096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     114160640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    553521984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          834405888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5646144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       260096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5906240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244508800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244508800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          88221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2512766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1783760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8648781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13037592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3820450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3820450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4438193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        126411393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           204450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         89736802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    435099986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             655890824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4438193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       204450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4642643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192197923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192197923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192197923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4438193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       126411393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          204450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        89736802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    435099986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            848088747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3734485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     88219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2412295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1766265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8643774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004112990750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24627458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13037592                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3820450                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13037592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3820450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 122975                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 85965                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            763340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            764777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            805421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1041562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            811770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            842142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            771835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            756720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            919672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            759050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           777996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           768477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           827778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           760383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           761854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           781840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            249362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233890                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 448138883414                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64573085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            690287952164                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34700.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53450.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9595798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1749261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13037592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3820450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2492725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2643989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2938383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1644326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1373987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1018860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  290932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  213763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  147651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   56598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  37704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 233746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 246054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 240595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5304013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.892660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.784968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.355611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1794989     33.84%     33.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2536037     47.81%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       456744      8.61%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       205101      3.87%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55160      1.04%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25423      0.48%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23512      0.44%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17397      0.33%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       189650      3.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5304013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.114518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.403237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.290965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230142    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.212086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.714076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           206801     89.86%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1905      0.83%     90.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15897      6.91%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4220      1.83%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1000      0.43%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              222      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              826535488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7870400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239005952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               834405888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244508800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       649.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    655.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1272171814000                       # Total gap between requests
system.mem_ctrls.avgGap                      75463.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5646016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    154386880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       260096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    113040960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    553201536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239005952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4438091.990645560436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 121356931.257147908211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 204450.354798666463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88856669.763402223587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 434848095.742984354496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187872368.992191523314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        88221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2512766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1783760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8648781                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3820450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3071407837                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 125561521989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    164957885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97728575888                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 463761488565                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30431371130380                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34814.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49969.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40590.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54787.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53621.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7965389.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18804410940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9994758675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45389337000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9839548620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100423571040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     241356116310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     285266760960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       711074503545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.945292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 738771450145                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42480360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 490920107855                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19066334700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10133970660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46821028380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9654374340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100423571040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     356271109380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     188496240480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       730866628980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.503036                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 485913443205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42480360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 743778114795                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12210472152.941177                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60772796967.893967                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 494029429500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   234281785000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1037890133000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21592349                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21592349                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21592349                       # number of overall hits
system.cpu1.icache.overall_hits::total       21592349                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11094                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11094                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11094                       # number of overall misses
system.cpu1.icache.overall_misses::total        11094                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    528743999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    528743999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    528743999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    528743999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21603443                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21603443                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21603443                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21603443                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000514                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000514                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47660.356860                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47660.356860                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47660.356860                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47660.356860                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9946                       # number of writebacks
system.cpu1.icache.writebacks::total             9946                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1116                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1116                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1116                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1116                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9978                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9978                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9978                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9978                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    458462499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    458462499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    458462499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    458462499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000462                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000462                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45947.334035                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45947.334035                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45947.334035                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45947.334035                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9946                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21592349                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21592349                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11094                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11094                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    528743999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    528743999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21603443                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21603443                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47660.356860                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47660.356860                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1116                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1116                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9978                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9978                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    458462499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    458462499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45947.334035                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45947.334035                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991757                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21414963                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9946                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2153.123165                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326358500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991757                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43216864                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43216864                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33172451                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33172451                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33172451                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33172451                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8510779                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8510779                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8510779                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8510779                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 690367152369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 690367152369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 690367152369                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 690367152369                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41683230                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41683230                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41683230                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41683230                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204178                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204178                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204178                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204178                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81116.799340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81116.799340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81116.799340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81116.799340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6366635                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       319257                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            98292                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4215                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.772667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.743060                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2658739                       # number of writebacks
system.cpu1.dcache.writebacks::total          2658739                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6624178                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6624178                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6624178                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6624178                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1886601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1886601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1886601                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1886601                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 148891618943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 148891618943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 148891618943                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 148891618943                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045260                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045260                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78920.566110                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78920.566110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78920.566110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78920.566110                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2658739                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27672902                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27672902                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4985586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4985586                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 347874838000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 347874838000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32658488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32658488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69776.118194                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69776.118194                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3919332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3919332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1066254                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1066254                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  70237242000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  70237242000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65872.898953                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65872.898953                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5499549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5499549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3525193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3525193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 342492314369                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 342492314369                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9024742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9024742                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.390614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.390614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97155.620804                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97155.620804                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2704846                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2704846                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       820347                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       820347                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78654376943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78654376943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090900                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090900                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95879.398526                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95879.398526                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7296000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7296000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348387                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348387                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45037.037037                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45037.037037                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101075                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101075                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 79234.042553                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79234.042553                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       980000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       980000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.272321                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.272321                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8032.786885                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8032.786885                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       858000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       858000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.272321                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.272321                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7032.786885                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7032.786885                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326850                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326850                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773147                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76871595500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76871595500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368166                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368166                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99426.881951                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99426.881951                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773147                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76098448500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76098448500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368166                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368166                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98426.881951                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98426.881951                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.506621                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37158014                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2659624                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.971153                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326370000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.506621                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922082                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922082                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90227933                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90227933                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1272171918000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61230988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12817627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60823477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14458552                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13518598                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             355                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            624                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8590414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8590414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34562713                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26668277                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          890                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          890                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103658165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97798589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7977724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209464380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4422747520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4172652992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1275136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340314688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936990336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31799712                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244610240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101620520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078768                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.274335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               93750238     92.26%     92.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7738979      7.62%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 128459      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2844      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101620520                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139642441000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48902345827                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51871078873                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3991011529                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14976980                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3274052276500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66221                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704108                       # Number of bytes of host memory used
host_op_rate                                    66323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41200.14                       # Real time elapsed on the host
host_tick_rate                               48589169                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728320662                       # Number of instructions simulated
sim_ops                                    2732526767                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.001880                       # Number of seconds simulated
sim_ticks                                2001880358500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.593281                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              338595388                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           343426432                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29325664                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462325766                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22541                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         114914                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           92373                       # Number of indirect misses.
system.cpu0.branchPred.lookups              481852741                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2112                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1264                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29322915                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198881220                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40967698                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      736009681                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842731007                       # Number of instructions committed
system.cpu0.commit.committedOps             842731948                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3794707132                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.222081                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.088602                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3543440464     93.38%     93.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     85724768      2.26%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70549707      1.86%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14519949      0.38%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4126259      0.11%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9051856      0.24%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1442998      0.04%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24883433      0.66%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40967698      1.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3794707132                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15113                       # Number of function calls committed.
system.cpu0.commit.int_insts                829096333                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586586                       # Number of loads committed
system.cpu0.commit.membars                       1471                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1522      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602834303     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1063      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587794     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9306585      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842731948                       # Class of committed instruction
system.cpu0.commit.refs                     239894473                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842731007                       # Number of Instructions Simulated
system.cpu0.committedOps                    842731948                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.644759                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.644759                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2842194264                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2899                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           277788418                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1731927528                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               260240497                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                722281860                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29324248                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6050                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58382761                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  481852741                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                370339763                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3502016098                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9367803                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2071009647                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          137                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               58654026                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.123101                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         381080315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         338617929                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.529091                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3912423630                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.529342                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891708                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2565867770     65.58%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               842538789     21.53%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               368535297      9.42%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                76064282      1.94%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                46577739      1.19%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  144272      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12692904      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     535      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2042      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3912423630                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     216                       # number of floating regfile writes
system.cpu0.idleCycles                        1858647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            32084215                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               274144432                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.394321                       # Inst execution rate
system.cpu0.iew.exec_refs                   661661576                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10634534                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              986894407                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            426000216                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3182                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22006985                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19394465                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1570309453                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            651027042                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28216898                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1543484821                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5859332                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1126010358                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29324248                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1136238730                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34819889                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          167280                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3196                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1022                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    195413630                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10086578                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1022                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12672088                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19412127                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                962479549                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1180594231                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743650                       # average fanout of values written-back
system.cpu0.iew.wb_producers                715748254                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.301612                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1187275722                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1932484073                       # number of integer regfile reads
system.cpu0.int_regfile_writes              902506807                       # number of integer regfile writes
system.cpu0.ipc                              0.215296                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.215296                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1956      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            892557256     56.79%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11499      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  401      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           667388349     42.46%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11741933      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             62      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1571701718                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    324                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               387                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65159137                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.041458                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3840590      5.89%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61316271     94.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2274      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1636858575                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7135113675                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1180593909                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2297887516                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1570304669                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1571701718                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4784                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      727577508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         14128119                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           404                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    533990610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3912423630                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.401721                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.019227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3138090684     80.21%     80.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          392180911     10.02%     90.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          185480772      4.74%     94.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           64812125      1.66%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75653679      1.93%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           36495648      0.93%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11872117      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4904322      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2933372      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3912423630                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.401530                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38112121                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8918237                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           426000216                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19394465                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    732                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3914282277                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    89478442                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2250068690                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634551721                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              74235289                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               299407171                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             552361565                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7337775                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2238065534                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1658844293                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1256532037                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                725014965                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5347199                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29324248                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            608484243                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               621980324                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              338                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2238065196                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124313                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1927                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                295841462                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1918                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5332476305                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3275398090                       # The number of ROB writes
system.cpu0.timesIdled                          24124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  409                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.917655                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              158090299                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           158220585                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16175777                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        210948379                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             29371                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72923                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           43552                       # Number of indirect misses.
system.cpu1.branchPred.lookups              230585374                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          640                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           825                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16175041                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108384783                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26442675                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      333109357                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448945246                       # Number of instructions committed
system.cpu1.commit.committedOps             448946647                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1511867331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.296948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.236203                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1369895621     90.61%     90.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     55367792      3.66%     94.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     35918591      2.38%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9248140      0.61%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1761427      0.12%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      8207590      0.54%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       806270      0.05%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4219225      0.28%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26442675      1.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1511867331                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7490                       # Number of function calls committed.
system.cpu1.commit.int_insts                435312634                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109600255                       # Number of loads committed
system.cpu1.commit.membars                       2039                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2039      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331602884     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109601080     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7740212      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448946647                       # Class of committed instruction
system.cpu1.commit.refs                     117341292                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448945246                       # Number of Instructions Simulated
system.cpu1.committedOps                    448946647                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.491070                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.491070                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            982804072                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  795                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133135935                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             862107003                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148362221                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                397618836                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16178329                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1343                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21885733                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  230585374                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                179118724                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1366554318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6151610                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     999742714                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32358130                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147123                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         184115808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         158119670                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.637876                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1566849191                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.638064                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.987391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               949560967     60.60%     60.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               363950577     23.23%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               165577792     10.57%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66395129      4.24%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11286398      0.72%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  159605      0.01%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9917738      0.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     115      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     870      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1566849191                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         450173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17923814                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               147312413                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.431609                       # Inst execution rate
system.cpu1.iew.exec_refs                   197267736                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8828605                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              451835802                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            195485864                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3053                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15445694                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13795155                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          778382525                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188439131                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16639746                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            676460578                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2329405                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            259046736                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16178329                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            263194743                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4348768                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           93219                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5437                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2973                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85885609                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6054118                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2973                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7967044                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9956770                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                459570981                       # num instructions consuming a value
system.cpu1.iew.wb_count                    624471704                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.791551                       # average fanout of values written-back
system.cpu1.iew.wb_producers                363773705                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.398438                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     628862684                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               882097337                       # number of integer regfile reads
system.cpu1.int_regfile_writes              472732453                       # number of integer regfile writes
system.cpu1.ipc                              0.286445                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.286445                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2375      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            485835056     70.10%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5126      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           198249883     28.60%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9007596      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             693100324                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7484476                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010799                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1320132     17.64%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6163937     82.36%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  407      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             700582425                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2963184766                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    624471704                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1107821360                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 778377159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                693100324                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5366                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      329435878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2650451                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           725                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    204885662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1566849191                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.442353                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.970002                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1185061300     75.63%     75.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          198706458     12.68%     88.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          116207141      7.42%     95.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           31783059      2.03%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20146641      1.29%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7747742      0.49%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4337480      0.28%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1594707      0.10%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1264663      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1566849191                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.442226                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         21000084                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6926059                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           195485864                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13795155                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    336                       # number of misc regfile reads
system.cpu1.numCycles                      1567299364                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2436362768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              777256818                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332824943                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28438617                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               165384892                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             180243453                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3350991                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1109735243                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             827385066                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          623365114                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                395565300                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5366043                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16178329                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            212347773                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               290540171                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1109735243                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        116079                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3229                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 91004224                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3226                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2267480010                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1619161355                       # The number of ROB writes
system.cpu1.timesIdled                           4696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        121145760                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                71040                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           121421750                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                213                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2949938                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    177694781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     355047057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1229998                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       341738                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68041067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     61206677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136077218                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       61548415                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          177590264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5027143                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict        172325611                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2165                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            810                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101054                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101052                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     177590271                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    532738373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              532738373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11693981568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11693981568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2077                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         177694300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               177694300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           177694300                       # Request fanout histogram
system.membus.respLayer1.occupancy       915068230959                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        416453524552                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 84                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1065220047.619048                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1366703557.242518                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2817580000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1957141116500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  44739242000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    370316236                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       370316236                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    370316236                       # number of overall hits
system.cpu0.icache.overall_hits::total      370316236                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23527                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23527                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23527                       # number of overall misses
system.cpu0.icache.overall_misses::total        23527                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1556483498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1556483498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1556483498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1556483498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    370339763                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    370339763                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    370339763                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    370339763                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000064                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000064                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66157.329791                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66157.329791                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66157.329791                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66157.329791                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2447                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.914286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21304                       # number of writebacks
system.cpu0.icache.writebacks::total            21304                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2223                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2223                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2223                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2223                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21304                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21304                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21304                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21304                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1420676998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1420676998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1420676998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1420676998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66685.927431                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66685.927431                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66685.927431                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66685.927431                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21304                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    370316236                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      370316236                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23527                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23527                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1556483498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1556483498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    370339763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    370339763                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66157.329791                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66157.329791                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2223                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2223                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21304                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21304                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1420676998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1420676998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66685.927431                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66685.927431                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          370337768                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21336                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17357.413198                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        740700830                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       740700830                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228687595                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228687595                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228687595                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228687595                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    101740082                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     101740082                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    101740082                       # number of overall misses
system.cpu0.dcache.overall_misses::total    101740082                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8491054960235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8491054960235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8491054960235                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8491054960235                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    330427677                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    330427677                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    330427677                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    330427677                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.307904                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.307904                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.307904                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.307904                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83458.306631                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83458.306631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83458.306631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83458.306631                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2052435268                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       731434                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35710742                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12358                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.473890                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.187085                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53510447                       # number of writebacks
system.cpu0.dcache.writebacks::total         53510447                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     48226881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     48226881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     48226881                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     48226881                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53513201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53513201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53513201                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53513201                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5589342112450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5589342112450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5589342112450                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5589342112450                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.161951                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.161951                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.161951                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.161951                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104447.912067                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104447.912067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104447.912067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104447.912067                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53510447                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    221495100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      221495100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     99627139                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     99627139                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8357784157000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8357784157000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    321122239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    321122239                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.310247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.310247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83890.637038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83890.637038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     46350530                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     46350530                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53276609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53276609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5576121911500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5576121911500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.165908                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.165908                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104663.604087                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104663.604087                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7192495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7192495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2112943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2112943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 133270803235                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 133270803235                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9305438                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9305438                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.227065                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.227065                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63073.543979                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63073.543979                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1876351                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1876351                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236592                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236592                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  13220200950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13220200950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55877.633014                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55877.633014                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          245                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9323000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9323000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.173759                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.173759                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38053.061224                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38053.061224                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          215                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          215                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021277                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          777                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          777                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          398                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          398                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1859000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1859000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1175                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1175                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.338723                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.338723                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4670.854271                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4670.854271                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          398                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          398                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1461000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1461000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.338723                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.338723                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3670.854271                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3670.854271                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          200                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          200                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       899500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       899500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.158228                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.158228                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4497.500000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4497.500000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          186                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          186                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       699500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       699500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.147152                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.147152                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3760.752688                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3760.752688                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999503                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          282207577                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53511823                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.273743                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999503                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        714374843                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       714374843                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4108747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1700040                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5816554                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6657                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4108747                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1110                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1700040                       # number of overall hits
system.l2.overall_hits::total                 5816554                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49399476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12767760                       # number of demand (read+write) misses
system.l2.demand_misses::total               62185841                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14647                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49399476                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3958                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12767760                       # number of overall misses
system.l2.overall_misses::total              62185841                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1314918499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5440935262138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    369527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1474465848179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6917085556316                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1314918499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5440935262138                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    369527500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1474465848179                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6917085556316                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53508223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14467800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             68002395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53508223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14467800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            68002395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.687523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.923213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.780979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.882495                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.914465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.687523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.923213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.780979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.882495                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.914465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89773.912678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110141.558225                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93362.177868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115483.518501                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111232.483875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89773.912678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110141.558225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93362.177868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115483.518501                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111232.483875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            8653053                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    450064                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.226272                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 114934380                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5027143                       # number of writebacks
system.l2.writebacks::total                   5027143                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1069854                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         657229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1727189                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1069854                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        657229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1727189                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48329622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12110531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          60458652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48329622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12110531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    117897252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        178355904                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1164784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4891601522737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    326639500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1311052631359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6204145578096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1164784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4891601522737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    326639500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1311052631359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10608165573147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16812311151243                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.684754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.903219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.771705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.837068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.684754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.903219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.771705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.837068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.622789                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79845.386619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101213.320533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83518.153925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108257.237553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102617.993833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79845.386619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101213.320533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83518.153925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108257.237553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89978.056258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94262.711658                       # average overall mshr miss latency
system.l2.replacements                      238075123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5136447                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5136447                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5136447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5136447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61646987                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61646987                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61646990                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61646990                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    117897252                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      117897252                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10608165573147                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10608165573147                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89978.056258                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89978.056258                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  241                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           211                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                817                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2957500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1795000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4752500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          817                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1058                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.741738                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.875519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.772212                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4880.363036                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8507.109005                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5817.013464                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          603                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          201                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           804                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12286000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4283000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16569000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.738066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.834025                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.759924                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20374.792703                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21308.457711                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20608.208955                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           81                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               90                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           98                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.826531                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           81                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           90                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1619500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1797000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.826531                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19993.827160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            94461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            81755                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                176216                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         140719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         134110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              274829                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11682579500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11132618000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22815197500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.598346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.621268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.609316                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83020.626213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83011.095369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83015.975388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        87251                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86537                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173788                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        53468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        47573                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5348395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4895350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10243745500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.220383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.224015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100029.840278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102901.856095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101382.067675                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1314918499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    369527500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1684445999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21304                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.687523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.780979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.705483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89773.912678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93362.177868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90537.274872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18499                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1164784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    326639500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1491424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.684754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.771705                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.701464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79845.386619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83518.153925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80621.871453                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4014286                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1618285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5632571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     49258757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12633650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61892407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5429252682638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1463333230179                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6892585912817                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53273043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14251935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67524978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.924647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.886452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110219.035422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115828.223053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111363.998379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       982603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       570692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1553295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48276154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12062958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     60339112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4886253127237                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1306157281359                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6192410408596                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.906202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.846408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101214.631291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108278.357710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102626.807113                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   250298178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 238075188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.051341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.687740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.776949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.566509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.965751                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.307621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.168390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.483840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1316373996                       # Number of tag accesses
system.l2.tags.data_accesses               1316373996                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        933568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3094091136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        250304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     775422848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7501546624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11372244480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       933568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       250304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1183872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321737152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321737152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48345174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12115982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    117211666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           177691320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5027143                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5027143                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           466346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1545592434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           125034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        387347248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3747250225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5680781287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       466346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       125034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           591380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160717473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160717473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160717473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          466346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1545592434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          125034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       387347248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3747250225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5841498760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5019981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48287660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12086451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 117141918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.091003941250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           234897728                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4732446                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   177691323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5027146                       # Number of write requests accepted
system.mem_ctrls.readBursts                 177691323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5027146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 156795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7165                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          10684851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10502977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9933317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          10236239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          13348937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          13265151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          11242765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          10730018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          11171830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10632422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11396094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11044998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         10784716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         10782654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         10758322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11019237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            327007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322749                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7259333702186                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               887672640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            10588106102186                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40889.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59639.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                128834876                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2311247                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             177691323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5027146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9634150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12151521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                16196499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                16029997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                16664837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                16831036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                14609724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                14040928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12399251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 8617876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                9765234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               14743614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                9146396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2777421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1903020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1080229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 629231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 264204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  41122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 246645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 290692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 314317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 336557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 338152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 339360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 347086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 330097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 325885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 320996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 316248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51408381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.268157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.258543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   131.276386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3565665      6.94%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     37826655     73.58%     80.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2325607      4.52%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      5378100     10.46%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1272491      2.48%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       248187      0.48%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       312270      0.61%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       139558      0.27%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       339848      0.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51408381                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     573.126409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.876794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  25405.268178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       309638     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143           71      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.3593e+06-2.49037e+06           26      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.49037e+06-2.62144e+06            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.205756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           281605     90.91%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7109      2.29%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13485      4.35%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4545      1.47%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1489      0.48%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              595      0.19%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              328      0.11%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              215      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              159      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              102      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               67      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               36      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309765                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11362209792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10034880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321278464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11372244672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321737344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5675.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5680.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    160.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    44.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2001880457501                       # Total gap between requests
system.mem_ctrls.avgGap                      10956.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       933632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3090410240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       250304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    773532864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7497082752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321278464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 466377.521531589620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1543753714.790243864059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 125034.445209079175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 386403143.782081365585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3745020385.542685985565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160488344.188926726580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48345174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12115982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    117211668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5027146                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    557468965                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2880267304131                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    163170483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 806768994602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6900349164005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49971789781021                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38214.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59577.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41720.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66587.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58870.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9940389.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         182875556220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          97200663285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        625394549220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13295762820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     158027017200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     904895775930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6704562240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1988393886915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        993.263098                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9841121456                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66847300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1925191937044                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         184180284120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          97894142610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        642201980700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12908511900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158027017200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     905723836590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6007248000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2006943021120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1002.528954                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8038629166                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66847300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1926994429334                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                572                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4244706688.153310                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8550948539.734615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30776077500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   783649539000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1218230819500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    179113234                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       179113234                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    179113234                       # number of overall hits
system.cpu1.icache.overall_hits::total      179113234                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5490                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5490                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5490                       # number of overall misses
system.cpu1.icache.overall_misses::total         5490                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    420501500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    420501500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    420501500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    420501500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    179118724                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    179118724                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    179118724                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    179118724                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76594.080146                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76594.080146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76594.080146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76594.080146                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          213                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5068                       # number of writebacks
system.cpu1.icache.writebacks::total             5068                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          422                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          422                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5068                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5068                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5068                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5068                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    390373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    390373000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    390373000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    390373000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77027.032360                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77027.032360                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77027.032360                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77027.032360                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5068                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    179113234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      179113234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5490                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5490                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    420501500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    420501500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    179118724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    179118724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76594.080146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76594.080146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          422                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          422                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5068                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5068                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    390373000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    390373000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77027.032360                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77027.032360                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          179305666                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5100                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         35157.973725                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        358242516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       358242516                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    117167830                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       117167830                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    117167830                       # number of overall hits
system.cpu1.dcache.overall_hits::total      117167830                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     44752850                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      44752850                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     44752850                       # number of overall misses
system.cpu1.dcache.overall_misses::total     44752850                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3653437418916                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3653437418916                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3653437418916                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3653437418916                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161920680                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161920680                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161920680                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161920680                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.276387                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.276387                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.276387                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.276387                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81635.860485                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81635.860485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81635.860485                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81635.860485                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    325155516                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2088083                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4587876                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          26206                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.872778                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.679577                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14469520                       # number of writebacks
system.cpu1.dcache.writebacks::total         14469520                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     30280586                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     30280586                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     30280586                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     30280586                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14472264                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14472264                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14472264                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14472264                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1519113940919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1519113940919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1519113940919                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1519113940919                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089379                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089379                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089379                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089379                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104967.262960                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104967.262960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104967.262960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104967.262960                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14469520                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    111512220                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111512220                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     42669689                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     42669689                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3521270497500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3521270497500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154181909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154181909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.276749                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.276749                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82523.931625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82523.931625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     28413716                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     28413716                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14255973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14255973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1506749563500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1506749563500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105692.509624                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105692.509624                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5655610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5655610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2083161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2083161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 132166921416                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 132166921416                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7738771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7738771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269185                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269185                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63445.370481                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63445.370481                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1866870                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1866870                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12364377419                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12364377419                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027949                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027949                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57165.473455                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57165.473455                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1253                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1253                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22397500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22397500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.167995                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.167995                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 88527.667984                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 88527.667984                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12457000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12457000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097610                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097610                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84741.496599                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84741.496599                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1009                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1009                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          430                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          430                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4205500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4205500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.298819                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.298819                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9780.232558                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9780.232558                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          430                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          430                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3775500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3775500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.298819                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.298819                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8780.232558                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8780.232558                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          552                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            552                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          273                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          273                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1477000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1477000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          825                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          825                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.330909                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.330909                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5410.256410                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5410.256410                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          273                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          273                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1204000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1204000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.330909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.330909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4410.256410                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4410.256410                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.819332                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131645806                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14471951                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.096618                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.819332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994354                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994354                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        338320822                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       338320822                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2001880358500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67558713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10163590                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62869892                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       233047980                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        187376246                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2413                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           828                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451371                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67532342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        63912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160533332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43410784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204023232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2726912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6849195008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       648704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851988608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8704559232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       425461139                       # Total snoops (count)
system.tol2bus.snoopTraffic                 322229632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        493490797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.127910                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.336057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              430709896     87.28%     87.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1               62439163     12.65%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 341738      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          493490797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136071934918                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80277821733                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31975960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21715252937                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7612479                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
