INFO: [VRFC 10-163] Analyzing VHDL file "M:/Documents/441/441_Project/441_Project.srcs/sources_1/new/Reg_bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_bank
INFO: [VRFC 10-163] Analyzing VHDL file "M:/Documents/441/441_Project/441_Project.srcs/sim_1/new/Reg_bank_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_bank_tb
