{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748504779257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748504779258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 19:46:19 2025 " "Processing started: Thu May 29 19:46:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748504779258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504779258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Flappy_Bird -c Flappy_Bird " "Command: quartus_map --read_settings_files=on --write_settings_files=off Flappy_Bird -c Flappy_Bird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504779258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748504780561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748504780561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/textbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/textbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textBox-behaviour " "Found design unit 1: textBox-behaviour" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793424 ""} { "Info" "ISGN_ENTITY_NAME" "1 textBox " "Found entity 1: textBox" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_Random-Behavioral " "Found design unit 1: LFSR_Random-Behavioral" {  } { { "MiniprojectResources/lfsr.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/lfsr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793438 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Random " "Found entity 1: LFSR_Random" {  } { { "MiniprojectResources/lfsr.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/lfsr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-behavior " "Found design unit 1: pipe-behavior" {  } { { "MiniprojectResources/pipe.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793445 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "MiniprojectResources/pipe.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/scorebox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/scorebox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreBox-behaviour " "Found design unit 1: scoreBox-behaviour" {  } { { "MiniprojectResources/scoreBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793454 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreBox " "Found entity 1: scoreBox" {  } { { "MiniprojectResources/scoreBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/bcdtohex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/bcdtohex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "MiniprojectResources/BCDtoHEX.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/BCDtoHEX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793461 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "MiniprojectResources/BCDtoHEX.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/BCDtoHEX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/cursor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/cursor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cursor_drawer-Behavioral " "Found design unit 1: cursor_drawer-Behavioral" {  } { { "MiniprojectResources/cursor.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/cursor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793466 ""} { "Info" "ISGN_ENTITY_NAME" "1 cursor_drawer " "Found entity 1: cursor_drawer" {  } { { "MiniprojectResources/cursor.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/cursor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/bouncy_bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_bird-behavior " "Found design unit 1: bouncy_bird-behavior" {  } { { "MiniprojectResources/bouncy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793472 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_bird " "Found entity 1: bouncy_bird" {  } { { "MiniprojectResources/bouncy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MiniprojectResources/ball.vhd " "Can't analyze file -- file MiniprojectResources/ball.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748504793475 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MiniprojectResources/bouncy_ball.vhd " "Can't analyze file -- file MiniprojectResources/bouncy_ball.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748504793477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793483 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/clock_divider_25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/clock_divider_25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_25MHz-arc " "Found design unit 1: Clock_25MHz-arc" {  } { { "MiniprojectResources/clock_divider_25MHz.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/clock_divider_25MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_25MHz " "Found entity 1: Clock_25MHz" {  } { { "MiniprojectResources/clock_divider_25MHz.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/clock_divider_25MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/flappy_bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/flappy_bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flappy_bird-Behavioral " "Found design unit 1: Flappy_bird-Behavioral" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flappy_bird " "Found entity 1: Flappy_bird" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793499 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793815 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504793815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504793815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Flappy_bird " "Elaborating entity \"Flappy_bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748504793982 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ps2_reset Flappy_bird.vhd(47) " "VHDL Signal Declaration warning at Flappy_bird.vhd(47): used explicit default value for signal \"ps2_reset\" because signal was never assigned a value" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748504793983 "|Flappy_bird"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_width Flappy_bird.vhd(54) " "VHDL Signal Declaration warning at Flappy_bird.vhd(54): used explicit default value for signal \"pipe_width\" because signal was never assigned a value" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748504793983 "|Flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rand_valid Flappy_bird.vhd(66) " "Verilog HDL or VHDL warning at Flappy_bird.vhd(66): object \"rand_valid\" assigned a value but never read" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748504793983 "|Flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bird_x Flappy_bird.vhd(92) " "Verilog HDL or VHDL warning at Flappy_bird.vhd(92): object \"bird_x\" assigned a value but never read" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748504793984 "|Flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_active Flappy_bird.vhd(131) " "Verilog HDL or VHDL warning at Flappy_bird.vhd(131): object \"game_active\" assigned a value but never read" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748504793984 "|Flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bird_y_int Flappy_bird.vhd(413) " "Verilog HDL or VHDL warning at Flappy_bird.vhd(413): object \"bird_y_int\" assigned a value but never read" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748504793985 "|Flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gap_bottom Flappy_bird.vhd(414) " "Verilog HDL or VHDL warning at Flappy_bird.vhd(414): object \"gap_bottom\" assigned a value but never read" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748504793985 "|Flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:sso_score " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:sso_score\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "sso_score" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_25MHz Clock_25MHz:ClockDivider " "Elaborating entity \"Clock_25MHz\" for hierarchy \"Clock_25MHz:ClockDivider\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "ClockDivider" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:ps2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:ps2\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "ps2" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794073 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748504794082 "|Flappy_bird|MOUSE:ps2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794082 "|Flappy_bird|MOUSE:ps2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794083 "|Flappy_bird|MOUSE:ps2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794083 "|Flappy_bird|MOUSE:ps2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794083 "|Flappy_bird|MOUSE:ps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursor_drawer cursor_drawer:cursor " "Elaborating entity \"cursor_drawer\" for hierarchy \"cursor_drawer:cursor\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "cursor" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_Random LFSR_Random:random " "Elaborating entity \"LFSR_Random\" for hierarchy \"LFSR_Random:random\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "random" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_bird bouncy_bird:BallComponent " "Elaborating entity \"bouncy_bird\" for hierarchy \"bouncy_bird:BallComponent\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "BallComponent" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794141 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ball_y_pos_out bouncy_bird.vhd(12) " "VHDL Signal Declaration warning at bouncy_bird.vhd(12): used implicit default value for signal \"ball_y_pos_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MiniprojectResources/bouncy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748504794141 "|Flappy_bird|bouncy_bird:BallComponent"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size bouncy_bird.vhd(30) " "VHDL Signal Declaration warning at bouncy_bird.vhd(30): used explicit default value for signal \"size\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748504794142 "|Flappy_bird|bouncy_bird:BallComponent"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_x_pos bouncy_bird.vhd(32) " "VHDL Signal Declaration warning at bouncy_bird.vhd(32): used explicit default value for signal \"ball_x_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/bouncy_bird.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748504794142 "|Flappy_bird|bouncy_bird:BallComponent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:pipe_1 " "Elaborating entity \"pipe\" for hierarchy \"pipe:pipe_1\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "pipe_1" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794188 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vertical_gap pipe.vhd(17) " "VHDL Signal Declaration warning at pipe.vhd(17): used explicit default value for signal \"vertical_gap\" because signal was never assigned a value" {  } { { "MiniprojectResources/pipe.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748504794196 "|Flappy_bird|pipe:pipe_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_pipe_y_pos pipe.vhd(20) " "VHDL Signal Declaration warning at pipe.vhd(20): used explicit default value for signal \"top_pipe_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/pipe.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748504794196 "|Flappy_bird|pipe:pipe_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_pipe_y_pos pipe.vhd(21) " "VHDL Signal Declaration warning at pipe.vhd(21): used explicit default value for signal \"bottom_pipe_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/pipe.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/pipe.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748504794196 "|Flappy_bird|pipe:pipe_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:TextComponent " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:TextComponent\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "TextComponent" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:TextComponent\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:TextComponent\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:TextComponent\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:TextComponent\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:TextComponent\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:TextComponent\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504794364 ""}  } { { "MiniprojectResources/char_rom.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748504794364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504794413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504794413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:TextComponent\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:TextComponent\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreBox scoreBox:ScoreDriver " "Elaborating entity \"scoreBox\" for hierarchy \"scoreBox:ScoreDriver\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "ScoreDriver" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794437 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state scoreBox.vhd(69) " "VHDL Process Statement warning at scoreBox.vhd(69): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/scoreBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794447 "|Flappy_bird|scoreBox:ScoreDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state scoreBox.vhd(85) " "VHDL Process Statement warning at scoreBox.vhd(85): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/scoreBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794447 "|Flappy_bird|scoreBox:ScoreDriver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "found scoreBox.vhd(60) " "VHDL Process Statement warning at scoreBox.vhd(60): inferring latch(es) for signal or variable \"found\", which holds its previous value in one or more paths through the process" {  } { { "MiniprojectResources/scoreBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1748504794447 "|Flappy_bird|scoreBox:ScoreDriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found scoreBox.vhd(85) " "Inferred latch for \"found\" at scoreBox.vhd(85)" {  } { { "MiniprojectResources/scoreBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/scoreBox.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504794447 "|Flappy_bird|scoreBox:ScoreDriver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textBox textBox:TextDriver " "Elaborating entity \"textBox\" for hierarchy \"textBox:TextDriver\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "TextDriver" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794448 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state textBox.vhd(83) " "VHDL Process Statement warning at textBox.vhd(83): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794449 "|Flappy_bird|textBox:TextDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state textBox.vhd(100) " "VHDL Process Statement warning at textBox.vhd(100): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794451 "|Flappy_bird|textBox:TextDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state textBox.vhd(133) " "VHDL Process Statement warning at textBox.vhd(133): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794454 "|Flappy_bird|textBox:TextDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives textBox.vhd(135) " "VHDL Process Statement warning at textBox.vhd(135): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794454 "|Flappy_bird|textBox:TextDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives textBox.vhd(156) " "VHDL Process Statement warning at textBox.vhd(156): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794454 "|Flappy_bird|textBox:TextDriver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives textBox.vhd(171) " "VHDL Process Statement warning at textBox.vhd(171): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1748504794455 "|Flappy_bird|textBox:TextDriver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "found textBox.vhd(71) " "VHDL Process Statement warning at textBox.vhd(71): inferring latch(es) for signal or variable \"found\", which holds its previous value in one or more paths through the process" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1748504794457 "|Flappy_bird|textBox:TextDriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "found textBox.vhd(133) " "Inferred latch for \"found\" at textBox.vhd(133)" {  } { { "MiniprojectResources/textBox.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/textBox.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504794458 "|Flappy_bird|textBox:TextDriver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:VGASync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:VGASync\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "VGASync" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504794516 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "Mod0" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 465 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504795551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "Div0" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 466 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504795551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "Mod1" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 466 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504795551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "Div1" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 467 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504795551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "Mod2" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 467 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504795551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFSR_Random:random\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFSR_Random:random\|Mod0\"" {  } { { "MiniprojectResources/lfsr.vhd" "Mod0" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/lfsr.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504795551 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748504795551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504796804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504796804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504796804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504796804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504796804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504796804 ""}  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748504796804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504796840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504796840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504796892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504796892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504796981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504796981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504797112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504797112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 466 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504797990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504797990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504797990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504797990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504797990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504797990 ""}  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 466 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748504797990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504798019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504798019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504798077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504798077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504798138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504798138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504798231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504798231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 467 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504799122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799122 ""}  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 467 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748504799122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504799152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504799152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504799215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504799215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504799284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504799284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504799375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504799375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFSR_Random:random\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LFSR_Random:random\|lpm_divide:Mod0\"" {  } { { "MiniprojectResources/lfsr.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/lfsr.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504799667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFSR_Random:random\|lpm_divide:Mod0 " "Instantiated megafunction \"LFSR_Random:random\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748504799667 ""}  } { { "MiniprojectResources/lfsr.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/lfsr.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748504799667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2m " "Found entity 1: lpm_divide_e2m" {  } { { "db/lpm_divide_e2m.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/lpm_divide_e2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504799699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504799699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504799760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504799760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748504799837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504799837 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "blue 2 " "Ignored assignment(s) for \"blue\[2\]\" because \"blue\" is not a bus or array" {  } { { "MiniprojectResources/Flappy_bird.vhd" "blue" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 21 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1748504800238 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "green 1 " "Ignored assignment(s) for \"green\[1\]\" because \"green\" is not a bus or array" {  } { { "MiniprojectResources/Flappy_bird.vhd" "green" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1748504800239 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "green 2 " "Ignored assignment(s) for \"green\[2\]\" because \"green\" is not a bus or array" {  } { { "MiniprojectResources/Flappy_bird.vhd" "green" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 20 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1748504800239 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "red 1 " "Ignored assignment(s) for \"red\[1\]\" because \"red\" is not a bus or array" {  } { { "MiniprojectResources/Flappy_bird.vhd" "red" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 19 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1748504800239 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "red 2 " "Ignored assignment(s) for \"red\[2\]\" because \"red\" is not a bus or array" {  } { { "MiniprojectResources/Flappy_bird.vhd" "red" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 19 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1748504800239 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "red 3 " "Ignored assignment(s) for \"red\[3\]\" because \"red\" is not a bus or array" {  } { { "MiniprojectResources/Flappy_bird.vhd" "red" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 19 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1748504800239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748504800310 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748504800477 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748504800477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748504803822 "|Flappy_bird|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748504803822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748504803923 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pipe1_x_pos\[6\] High " "Register pipe1_x_pos\[6\] will power up to High" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 653 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748504804086 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pipe1_x_pos\[4\] High " "Register pipe1_x_pos\[4\] will power up to High" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 653 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1748504804086 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1748504804086 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1748504806890 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1748504806890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748504807431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748504807431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_3 " "No output dependent on input pin \"button_3\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504807935 "|Flappy_bird|button_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button_4 " "No output dependent on input pin \"button_4\"" {  } { { "MiniprojectResources/Flappy_bird.vhd" "" { Text "D:/repos/COMPSYS305-TechSupport/MiniProject/MiniprojectResources/Flappy_bird.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748504807935 "|Flappy_bird|button_4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748504807935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6394 " "Implemented 6394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748504807944 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748504807944 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1748504807944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6342 " "Implemented 6342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748504807944 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748504807944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748504807944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748504808081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 19:46:48 2025 " "Processing ended: Thu May 29 19:46:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748504808081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748504808081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748504808081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748504808081 ""}
