Version 4
SHEET 1 1452 680
WIRE -496 -48 -544 -48
WIRE -544 0 -544 -48
WIRE 144 0 -64 0
WIRE -64 16 -64 0
WIRE -64 80 -64 16
WIRE -192 128 -320 128
WIRE -144 128 -192 128
WIRE 48 128 -48 128
WIRE -320 144 -320 128
WIRE -544 272 -544 80
WIRE -320 272 -320 224
WIRE -96 272 -96 128
WIRE -96 272 -320 272
WIRE 48 272 48 128
WIRE 48 272 -96 272
WIRE 144 272 144 80
WIRE 144 272 48 272
WIRE -96 288 -96 272
FLAG -96 288 0
FLAG -192 128 drain
FLAG -64 16 gate
FLAG -544 272 0
FLAG -496 -48 vdd
SYMBOL nmos4 -144 80 M90
SYMATTR InstName M1
SYMATTR Value nmos_3p3
SYMATTR Value2 l=0.18u w=2.2u
SYMBOL current -320 224 R180
WINDOW 0 24 80 Left 2
WINDOW 3 24 0 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Itest
SYMATTR Value 1m
SYMBOL EuroSYM\\voltage3 144 -16 R0
WINDOW 0 24 16 Left 2
WINDOW 3 24 104 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vgate
SYMATTR Value 3.3
SYMBOL EuroSYM\\voltage3 -544 -16 R0
WINDOW 0 24 16 Left 2
WINDOW 3 24 104 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vdd
SYMATTR Value 3.3
TEXT -824 -352 Left 2 !.lib 'C:\\Users\\Moustafa\\Documents\\papers and confrences\\ETECOM 2025\\GitHub\\analog-circuit-llm-benchmark\\reference\\GF180nm_sm141064_simplified.lib'
TEXT -816 -304 Left 2 !.op
TEXT -816 -256 Left 2 !;dc Vgate 0 3.3 0.1
TEXT -816 -200 Left 2 !.dc Itest 0.1m 2m 0.1m
