#! /Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7f8d6e004530 .scope module, "ramDmaCiTestbench" "ramDmaCiTestbench" 2 3;
 .timescale -12 -12;
v0x60000237e6d0_0 .var "ciN", 7 0;
v0x60000237e760_0 .var "clock", 0 0;
v0x60000237e7f0_0 .var "reset", 0 0;
v0x60000237e880_0 .net "result", 31 0, L_0x60000207c820;  1 drivers
v0x60000237e910_0 .var "start", 0 0;
v0x60000237e9a0_0 .var "valueA", 31 0;
v0x60000237ea30_0 .var "valueB", 31 0;
E_0x600000478540 .event negedge, v0x60000237e250_0;
S_0x7f8d6e0046a0 .scope module, "DUT" "ramDmaCi" 2 21, 3 1 0, S_0x7f8d6e004530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x60000047bb00 .param/l "customId" 0 3 1, C4<00001011>;
L_0x600003a79570 .functor AND 1, L_0x60000207c5a0, L_0x60000207c3c0, C4<1>, C4<1>;
L_0x600003a795e0 .functor AND 1, L_0x60000207c640, L_0x600003a79570, C4<1>, C4<1>;
L_0x600003a79650 .functor NOT 1, L_0x600003a79570, C4<0>, C4<0>, C4<0>;
L_0x600003a796c0 .functor OR 1, L_0x600003a795e0, L_0x600003a79650, C4<0>, C4<0>;
L_0x600003a79730 .functor AND 1, L_0x60000207c780, L_0x60000207c3c0, C4<1>, C4<1>;
L_0x7f8d60068008 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x60000237d7a0_0 .net/2u *"_ivl_0", 7 0, L_0x7f8d60068008;  1 drivers
v0x60000237d830_0 .net *"_ivl_10", 31 0, L_0x60000207c500;  1 drivers
L_0x7f8d60068098 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x60000237d8c0_0 .net *"_ivl_13", 9 0, L_0x7f8d60068098;  1 drivers
L_0x7f8d600680e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000237d950_0 .net/2u *"_ivl_14", 31 0, L_0x7f8d600680e0;  1 drivers
v0x60000237d9e0_0 .net *"_ivl_16", 0 0, L_0x60000207c5a0;  1 drivers
v0x60000237da70_0 .net *"_ivl_2", 0 0, L_0x60000207c320;  1 drivers
v0x60000237db00_0 .net *"_ivl_21", 0 0, L_0x60000207c640;  1 drivers
v0x60000237db90_0 .net *"_ivl_32", 0 0, L_0x600003a79650;  1 drivers
v0x60000237dc20_0 .net *"_ivl_34", 0 0, L_0x600003a796c0;  1 drivers
L_0x7f8d60068200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000237dcb0_0 .net/2u *"_ivl_36", 0 0, L_0x7f8d60068200;  1 drivers
v0x60000237dd40_0 .net *"_ivl_38", 0 0, L_0x60000207c780;  1 drivers
L_0x7f8d60068050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000237ddd0_0 .net/2u *"_ivl_4", 0 0, L_0x7f8d60068050;  1 drivers
L_0x7f8d60068248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000237de60_0 .net/2u *"_ivl_42", 31 0, L_0x7f8d60068248;  1 drivers
v0x60000237def0_0 .net *"_ivl_9", 21 0, L_0x60000207c460;  1 drivers
v0x60000237df80_0 .net "ciN", 7 0, v0x60000237e6d0_0;  1 drivers
v0x60000237e010_0 .net "clock", 0 0, v0x60000237e760_0;  1 drivers
v0x60000237e0a0_0 .net "done", 0 0, L_0x600003a79730;  1 drivers
v0x60000237e130_0 .net "enWR", 0 0, L_0x600003a79570;  1 drivers
v0x60000237e1c0_0 .var "read_done", 0 0;
v0x60000237e250_0 .net "reset", 0 0, v0x60000237e7f0_0;  1 drivers
v0x60000237e2e0_0 .net "result", 31 0, L_0x60000207c820;  alias, 1 drivers
v0x60000237e370_0 .net "resultSRAM", 31 0, v0x60000237d4d0_0;  1 drivers
v0x60000237e400_0 .net "s_isMyCi", 0 0, L_0x60000207c3c0;  1 drivers
v0x60000237e490_0 .net "start", 0 0, v0x60000237e910_0;  1 drivers
v0x60000237e520_0 .net "valueA", 31 0, v0x60000237e9a0_0;  1 drivers
v0x60000237e5b0_0 .net "valueB", 31 0, v0x60000237ea30_0;  1 drivers
v0x60000237e640_0 .net "writeEnableA", 0 0, L_0x600003a795e0;  1 drivers
L_0x60000207c320 .cmp/eq 8, v0x60000237e6d0_0, L_0x7f8d60068008;
L_0x60000207c3c0 .functor MUXZ 1, L_0x7f8d60068050, v0x60000237e910_0, L_0x60000207c320, C4<>;
L_0x60000207c460 .part v0x60000237e9a0_0, 10, 22;
L_0x60000207c500 .concat [ 22 10 0 0], L_0x60000207c460, L_0x7f8d60068098;
L_0x60000207c5a0 .cmp/eq 32, L_0x60000207c500, L_0x7f8d600680e0;
L_0x60000207c640 .part v0x60000237e9a0_0, 9, 1;
L_0x60000207c6e0 .part v0x60000237e9a0_0, 0, 9;
L_0x60000207c780 .functor MUXZ 1, v0x60000237e1c0_0, L_0x7f8d60068200, L_0x600003a796c0, C4<>;
L_0x60000207c820 .functor MUXZ 32, L_0x7f8d60068248, v0x60000237d4d0_0, L_0x600003a79730, C4<>;
S_0x7f8d6e005140 .scope module, "SSRAM" "dualPortSSRAM" 3 23, 4 2 0, S_0x7f8d6e0046a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x60000247d800 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x60000247d840 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x60000247d880 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x60000237d170_0 .net "addressA", 8 0, L_0x60000207c6e0;  1 drivers
L_0x7f8d60068170 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x60000237d200_0 .net "addressB", 8 0, L_0x7f8d60068170;  1 drivers
v0x60000237d290_0 .net "clockA", 0 0, v0x60000237e760_0;  alias, 1 drivers
v0x60000237d320_0 .net "clockB", 0 0, v0x60000237e760_0;  alias, 1 drivers
v0x60000237d3b0_0 .net "dataInA", 31 0, v0x60000237ea30_0;  alias, 1 drivers
L_0x7f8d600681b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000237d440_0 .net "dataInB", 31 0, L_0x7f8d600681b8;  1 drivers
v0x60000237d4d0_0 .var "dataOutA", 31 0;
v0x60000237d560_0 .var "dataOutB", 31 0;
v0x60000237d5f0 .array "memoryContent", 0 511, 31 0;
v0x60000237d680_0 .net "writeEnableA", 0 0, L_0x600003a795e0;  alias, 1 drivers
L_0x7f8d60068128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000237d710_0 .net "writeEnableB", 0 0, L_0x7f8d60068128;  1 drivers
E_0x60000047bc80 .event posedge, v0x60000237d290_0;
    .scope S_0x7f8d6e005140;
T_0 ;
    %wait E_0x60000047bc80;
    %load/vec4 v0x60000237d680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x60000237d3b0_0;
    %load/vec4 v0x60000237d170_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x60000237d5f0, 4, 0;
T_0.0 ;
    %load/vec4 v0x60000237d170_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x60000237d5f0, 4;
    %store/vec4 v0x60000237d4d0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8d6e005140;
T_1 ;
    %wait E_0x60000047bc80;
    %load/vec4 v0x60000237d710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x60000237d440_0;
    %load/vec4 v0x60000237d200_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x60000237d5f0, 4, 0;
T_1.0 ;
    %load/vec4 v0x60000237d200_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x60000237d5f0, 4;
    %store/vec4 v0x60000237d560_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8d6e0046a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e1c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f8d6e0046a0;
T_3 ;
    %wait E_0x60000047bc80;
    %load/vec4 v0x60000237e130_0;
    %assign/vec4 v0x60000237e1c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8d6e004530;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000237e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e760_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x60000237e760_0;
    %inv;
    %store/vec4 v0x60000237e760_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e7f0_0, 0, 1;
T_4.2 ;
    %delay 5, 0;
    %load/vec4 v0x60000237e760_0;
    %inv;
    %store/vec4 v0x60000237e760_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x7f8d6e004530;
T_5 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x60000237e6d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %wait E_0x600000478540;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 513, 0, 32;
    %store/vec4 v0x60000237e9a0_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x60000237ea30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 514, 0, 32;
    %store/vec4 v0x60000237e9a0_0, 0, 32;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x60000237ea30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000237e9a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000237ea30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.13, 5;
    %jmp/1 T_5.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.12;
T_5.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x60000237e9a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000237ea30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.17, 5;
    %jmp/1 T_5.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.16;
T_5.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 268435969, 0, 32;
    %store/vec4 v0x60000237e9a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000237ea30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.19, 5;
    %jmp/1 T_5.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.18;
T_5.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.21, 5;
    %jmp/1 T_5.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.20;
T_5.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000237e9a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000237ea30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.23, 5;
    %jmp/1 T_5.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.22;
T_5.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000237e910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.25, 5;
    %jmp/1 T_5.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x60000047bc80;
    %jmp T_5.24;
T_5.25 ;
    %pop/vec4 1;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f8d6e004530;
T_6 ;
    %vpi_call 2 100 "$dumpfile", "ramDmaCi.vcd" {0 0 0};
    %vpi_call 2 103 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f8d6e0046a0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
