
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.078043                       # Number of seconds simulated
sim_ticks                                1078042995500                       # Number of ticks simulated
final_tick                               1078042995500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84160                       # Simulator instruction rate (inst/s)
host_op_rate                                   122949                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              181455229                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827004                       # Number of bytes of host memory used
host_seconds                                  5941.10                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        62802176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           62866304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     32739264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32739264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           981284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              982286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        511551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             511551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           58255725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              58315210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        30369164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30369164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        30369164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          58255725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             88684374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      982286                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     511551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    982286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   511551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               62796352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32737280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                62866304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32739264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1093                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       461219                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             62813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             61579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             60537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            62822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            63016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33185                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1078010401500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                982286                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               511551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  972274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       852528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.059231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.476942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   134.896654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       618442     72.54%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170351     19.98%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25649      3.01%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9387      1.10%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15261      1.79%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1688      0.20%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1106      0.13%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1127      0.13%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9517      1.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       852528                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.257966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.682767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29409     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           54      0.18%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29469                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.357902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.325155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10202     34.62%     34.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1301      4.41%     39.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15369     52.15%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2427      8.24%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              156      0.53%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29469                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  15178953500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             33576322250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4905965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15469.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34219.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        58.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     58.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   445729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  194456                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     721638.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3188649240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1739838375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3817554000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1621620000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          70412166240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         278495848845                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         402528018000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           761803694700                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            706.657747                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 667975731250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35998040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  374063946250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3256462440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1776839625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3835751400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1693029600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          70412166240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         280778394465                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         400525785000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           762278428770                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            707.098116                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 664617138000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35998040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  377422539500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2156085991                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2156085991                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1964908                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.312338                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294018489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1966956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.478935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3519425500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.312338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1557                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1185908736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1185908736                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224555832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224555832                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69462657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69462657                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     294018489                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294018489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294018489                       # number of overall hits
system.cpu.dcache.overall_hits::total       294018489                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1374526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1374526                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       576046                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       576046                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1950572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1950572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1966956                       # number of overall misses
system.cpu.dcache.overall_misses::total       1966956                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  57418430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57418430500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  38965246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  38965246000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  96383676500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  96383676500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  96383676500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  96383676500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006084                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008225                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008225                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006645                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41773.258927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41773.258927                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67642.594515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67642.594515                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49413.031921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49413.031921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49001.440042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49001.440042                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       312517                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.503400                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       874612                       # number of writebacks
system.cpu.dcache.writebacks::total            874612                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1374526                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1374526                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       576046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       576046                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1950572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1950572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1966956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1966956                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56043904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56043904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  38389200000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38389200000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1407859956                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1407859956                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  94433104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94433104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  95840964456                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  95840964456                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006645                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40773.258927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40773.258927                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66642.594515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66642.594515                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85928.952393                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85928.952393                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48413.031921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48413.031921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48725.525358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48725.525358                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               137                       # number of replacements
system.cpu.icache.tags.tagsinuse           652.835743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1003                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          685340.834497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   652.835743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.637535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637535                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          834                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2749592443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2749592443                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396857                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396857                       # number of overall hits
system.cpu.icache.overall_hits::total       687396857                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1003                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1003                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1003                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1003                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1003                       # number of overall misses
system.cpu.icache.overall_misses::total          1003                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78770500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78770500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78770500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78770500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78770500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78770500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78534.895314                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78534.895314                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78534.895314                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78534.895314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78534.895314                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78534.895314                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          137                       # number of writebacks
system.cpu.icache.writebacks::total               137                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1003                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1003                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1003                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1003                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1003                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1003                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77767500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77767500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77767500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77767500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77534.895314                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77534.895314                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77534.895314                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77534.895314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77534.895314                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77534.895314                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    974640                       # number of replacements
system.l2.tags.tagsinuse                  8176.887617                       # Cycle average of tags in use
system.l2.tags.total_refs                     2373693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    982831                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.415159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3703251000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2635.785756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.541758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5530.560104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.321751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.675117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998155                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6788                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999878                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               16111139165                       # Number of tag accesses
system.l2.tags.data_accesses              16111139165                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       874612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           874612                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              137                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             157469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                157469                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         828203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            828203                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                985672                       # number of demand (read+write) hits
system.l2.demand_hits::total                   985673                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               985672                       # number of overall hits
system.l2.overall_hits::total                  985673                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           418577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              418577                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1002                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       562707                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          562707                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1002                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              981284                       # number of demand (read+write) misses
system.l2.demand_misses::total                 982286                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1002                       # number of overall misses
system.l2.overall_misses::cpu.data             981284                       # number of overall misses
system.l2.overall_misses::total                982286                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  35871705500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35871705500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     76251000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76251000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  46669197000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46669197000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      76251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   82540902500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      82617153500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     76251000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  82540902500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     82617153500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       874612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       874612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          137                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         576046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            576046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1390910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1390910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1003                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1966956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1967959                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1003                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1966956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1967959                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.726638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.726638                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999003                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999003                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.404560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.404560                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999003                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.498885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.499139                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999003                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.498885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.499139                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85699.179601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85699.179601                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76098.802395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76098.802395                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82936.940539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82936.940539                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76098.802395                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84115.202632                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84107.025347                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76098.802395                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84115.202632                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84107.025347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               511551                       # number of writebacks
system.l2.writebacks::total                    511551                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           433                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       418577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         418577                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       562707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       562707                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         981284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            982286                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        981284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           982286                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  31685935500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31685935500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66231000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  41042127000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41042127000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  72728062500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  72794293500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  72728062500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  72794293500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.726638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.726638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.404560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.404560                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.498885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.499139                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.498885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.499139                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75699.179601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75699.179601                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66098.802395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66098.802395                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72936.940539                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72936.940539                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66098.802395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74115.202632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74107.025347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66098.802395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74115.202632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74107.025347                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             563709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       511551                       # Transaction distribution
system.membus.trans_dist::CleanEvict           461219                       # Transaction distribution
system.membus.trans_dist::ReadExReq            418577                       # Transaction distribution
system.membus.trans_dist::ReadExResp           418577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        563709                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2937342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2937342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2937342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     95605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     95605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                95605568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1955056                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1955056    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1955056                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4009218500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5328562500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3933004                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1965045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2303                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1391913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1386163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1553384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           576046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          576046                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1003                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1390910                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5898819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5900962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    181860352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              181933312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          974640                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2942599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000783                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2940295     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2303      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2942599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2841251000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1504500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2950434000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
