Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:05:07 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_30 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row1_reg[1]/CK (DFF_X1)                0.0000     0.0000 r
  row1_reg[1]/Q (DFF_X1)                 0.6016     0.6016 f
  U794/ZN (XNOR2_X1)                     0.2944     0.8960 r
  U586/ZN (XNOR2_X1)                     0.4201     1.3161 r
  U1047/ZN (XNOR2_X2)                    0.3367     1.6528 r
  U908/ZN (NOR3_X1)                      0.0945     1.7473 f
  U1272/ZN (AOI21_X1)                    0.4066     2.1539 r
  R_30/D (DFF_X1)                        0.0000     2.1539 r
  data arrival time                                 2.1539

  clock clk (rise edge)                  2.4700     2.4700
  clock network delay (ideal)            0.0000     2.4700
  clock uncertainty                     -0.0500     2.4200
  R_30/CK (DFF_X1)                       0.0000     2.4200 r
  library setup time                    -0.2641     2.1559
  data required time                                2.1559
  -----------------------------------------------------------
  data required time                                2.1559
  data arrival time                                -2.1539
  -----------------------------------------------------------
  slack (MET)                                       0.0020


1
