{"vcs1":{"timestamp_begin":1679794360.060667040, "rt":0.60, "ut":0.17, "st":0.21}}
{"vcselab":{"timestamp_begin":1679794360.723038262, "rt":0.48, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1679794361.250911935, "rt":0.22, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794359.727465537}
{"VCS_COMP_START_TIME": 1679794359.727465537}
{"VCS_COMP_END_TIME": 1679794361.532020529}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339024}}
{"stitch_vcselab": {"peak_mem": 230992}}
