****************************************
Report : design
Design : complex_design
Version: T-2022.03-SP2
Date   : Tue Apr 15 14:52:22 2025
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_025C_1v80
  process_min                            1
  temperature_min                        25
  voltage_min                            1.8
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_025C_1v80
  process_max                            1
  temperature_max                        25
  voltage_max                            1.8
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    Small
  wire_load_model_library_max            sky130_fd_sc_hd__tt_025C_1v80
  wire_load_selection_type_max           library default
  wire_load_model_min                    Small
  wire_load_model_library_min            sky130_fd_sc_hd__tt_025C_1v80
  wire_load_selection_type_min           library default
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_area                               --

Timing Ranges:
  early_rise_clk_net_derate_factor       0.97
  early_fall_clk_net_derate_factor       0.97
  early_rise_data_net_derate_factor      0.97
  early_fall_data_net_derate_factor      0.97
  early_rise_clk_net_delta_derate_factor 0.97
  early_fall_clk_net_delta_derate_factor 0.97
  early_rise_data_net_delta_derate_factor
                                         0.97
  early_fall_data_net_delta_derate_factor
                                         0.97
  early_rise_clk_cell_derate_factor      0.95
  early_fall_clk_cell_derate_factor      0.95
  early_rise_data_cell_derate_factor     0.95
  early_fall_data_cell_derate_factor     0.95
  early_rise_cell_check_derate_factor    0.95
  early_fall_cell_check_derate_factor    0.95
  late_rise_clk_net_derate_factor        1.03
  late_fall_clk_net_derate_factor        1.03
  late_rise_data_net_derate_factor       1.03
  late_fall_data_net_derate_factor       1.03
  late_rise_clk_net_delta_derate_factor  1.03
  late_fall_clk_net_delta_derate_factor  1.03
  late_rise_data_net_delta_derate_factor 1.03
  late_fall_data_net_delta_derate_factor 1.03
  late_rise_clk_cell_derate_factor       1.05
  late_fall_clk_cell_derate_factor       1.05
  late_rise_data_cell_derate_factor      1.05
  late_fall_data_cell_derate_factor      1.05
  late_rise_cell_check_derate_factor     1.05
  late_fall_cell_check_derate_factor     1.05

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
