

================================================================
== Vitis HLS Report for 'proc_1'
================================================================
* Date:           Sun Mar 12 23:03:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  6.222 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       32|       32|  0.427 us|  0.427 us|   29|   29|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |             |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |   Instance  |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |proc_1_1_U0  |proc_1_1  |       28|       28|  0.373 us|  0.373 us|   28|   28|       no|
        |proc_1_2_U0  |proc_1_2  |       28|       28|  0.373 us|  0.373 us|   28|   28|       no|
        +-------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     198|     136|    -|
|Instance         |        -|     -|     109|     498|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       9|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     308|     645|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------+----------+---------+----+----+-----+-----+
    |   Instance  |  Module  | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------+----------+---------+----+----+-----+-----+
    |proc_1_1_U0  |proc_1_1  |        0|   0|  55|  225|    0|
    |proc_1_2_U0  |proc_1_2  |        0|   0|  54|  273|    0|
    +-------------+----------+---------+----+----+-----+-----+
    |Total        |          |        0|   0| 109|  498|    0|
    +-------------+----------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |data_channel1_U  |        0|  99|   0|    -|     2|   32|       64|
    |data_channel2_U  |        0|  99|   0|    -|     2|   32|       64|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 198|   0|    0|     4|   64|      128|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_start               |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          proc_1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|          proc_1|  return value|
|A_dout                 |   in|   32|     ap_fifo|               A|       pointer|
|A_empty_n              |   in|    1|     ap_fifo|               A|       pointer|
|A_read                 |  out|    1|     ap_fifo|               A|       pointer|
|data_channel12_din     |  out|   32|     ap_fifo|  data_channel12|       pointer|
|data_channel12_full_n  |   in|    1|     ap_fifo|  data_channel12|       pointer|
|data_channel12_write   |  out|    1|     ap_fifo|  data_channel12|       pointer|
|data_channel23_din     |  out|   32|     ap_fifo|  data_channel23|       pointer|
|data_channel23_full_n  |   in|    1|     ap_fifo|  data_channel23|       pointer|
|data_channel23_write   |  out|    1|     ap_fifo|  data_channel23|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

