5 18 181 5 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (do_while1.vcd) 2 -o (do_while1.cdd) 2 -v (do_while1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 do_while1.v 1 30 1
2 1 3d 6 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 7 3 0
1 b 2 4 107000b 1 0 0 0 1 17 0 1 0 0 0 0
4 1 6 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 do_while1.v 0 19 1
2 2 0 7 c000c 1 1004 0 0 32 48 0 0
2 3 1 7 80008 0 1410 0 0 32 1 a
2 4 37 7 8000c 1 16 2 3
2 5 0 8 c000f 1 21004 0 0 1 16 0 0
2 6 1 8 80008 0 1410 0 0 1 1 b
2 7 37 8 8000f 1 16 5 6
2 8 3d 10 a000e 5 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 9 0 17 130014 1 1008 0 0 32 48 a 0
2 10 1 17 f000f 4 1008 0 0 32 1 a
2 11 d 17 f0014 4 1208 9 10 1 18 0 1 0 1 0 0
2 12 42 17 80016 4 a 11 0
2 13 0 18 50008 0 21010 0 0 1 16 1 0
2 14 1 18 10001 0 1410 0 0 1 1 b
2 15 37 18 10008 0 32 13 14
4 4 7 8 11 7 7 4
4 7 8 8 0 8 8 4
4 8 10 10 0 12 0 4
4 12 17 8 2 8 15 4
4 15 18 1 0 0 0 4
3 1 main.$u0.$u1 "main.$u0.$u1" 0 do_while1.v 0 16 1
2 16 0 11 c000c 1 1008 0 0 32 48 5 0
2 17 2c 11 b000c 9 900a 16 0 32 18 0 ffffffff 0 0 0 0
2 18 0 12 120012 4 1008 0 0 32 48 1 0
2 19 23 12 100013 4 101c 0 18 1 18 0 1 0 0 0 0 a
2 20 1d 12 f000f 4 102c 19 0 1 18 0 1 1 1 0 0
2 21 39 12 b0015 4 2e 20 0
2 22 0 15 150015 1 1008 0 0 32 48 1 0
2 23 1 15 110011 2 1018 0 0 32 1 a
2 24 6 15 110015 2 1218 22 23 32 18 0 ffffffff fffffffc 1 2 1
2 25 1 15 d000d 0 1410 0 0 32 1 a
2 26 37 15 d0015 2 3a 24 25
2 27 0 13 150015 1 1008 0 0 32 48 2 0
2 28 1 13 110011 2 101c 0 0 32 1 a
2 29 6 13 110015 2 1298 27 28 32 18 0 ffffffff fffffffd 2 4 0
2 30 1 13 d000d 0 1410 0 0 32 1 a
2 31 37 13 d0015 2 3a 29 30
4 17 11 11 11 21 0 17
4 21 12 11 0 31 26 17
4 31 13 13 0 0 0 17
4 26 15 13 0 0 0 17
3 1 main.$u2 "main.$u2" 0 do_while1.v 0 28 1
