#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_SCL */
#define I2C_SCL__0__INTTYPE CYREG_PICU0_INTTYPE2
#define I2C_SCL__0__MASK 0x04u
#define I2C_SCL__0__PC CYREG_PRT0_PC2
#define I2C_SCL__0__PORT 0u
#define I2C_SCL__0__SHIFT 2u
#define I2C_SCL__AG CYREG_PRT0_AG
#define I2C_SCL__AMUX CYREG_PRT0_AMUX
#define I2C_SCL__BIE CYREG_PRT0_BIE
#define I2C_SCL__BIT_MASK CYREG_PRT0_BIT_MASK
#define I2C_SCL__BYP CYREG_PRT0_BYP
#define I2C_SCL__CTL CYREG_PRT0_CTL
#define I2C_SCL__DM0 CYREG_PRT0_DM0
#define I2C_SCL__DM1 CYREG_PRT0_DM1
#define I2C_SCL__DM2 CYREG_PRT0_DM2
#define I2C_SCL__DR CYREG_PRT0_DR
#define I2C_SCL__INP_DIS CYREG_PRT0_INP_DIS
#define I2C_SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define I2C_SCL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define I2C_SCL__LCD_EN CYREG_PRT0_LCD_EN
#define I2C_SCL__MASK 0x04u
#define I2C_SCL__PORT 0u
#define I2C_SCL__PRT CYREG_PRT0_PRT
#define I2C_SCL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define I2C_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define I2C_SCL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define I2C_SCL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define I2C_SCL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define I2C_SCL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define I2C_SCL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define I2C_SCL__PS CYREG_PRT0_PS
#define I2C_SCL__SHIFT 2u
#define I2C_SCL__SLW CYREG_PRT0_SLW

/* I2C_SDA */
#define I2C_SDA__0__INTTYPE CYREG_PICU0_INTTYPE3
#define I2C_SDA__0__MASK 0x08u
#define I2C_SDA__0__PC CYREG_PRT0_PC3
#define I2C_SDA__0__PORT 0u
#define I2C_SDA__0__SHIFT 3u
#define I2C_SDA__AG CYREG_PRT0_AG
#define I2C_SDA__AMUX CYREG_PRT0_AMUX
#define I2C_SDA__BIE CYREG_PRT0_BIE
#define I2C_SDA__BIT_MASK CYREG_PRT0_BIT_MASK
#define I2C_SDA__BYP CYREG_PRT0_BYP
#define I2C_SDA__CTL CYREG_PRT0_CTL
#define I2C_SDA__DM0 CYREG_PRT0_DM0
#define I2C_SDA__DM1 CYREG_PRT0_DM1
#define I2C_SDA__DM2 CYREG_PRT0_DM2
#define I2C_SDA__DR CYREG_PRT0_DR
#define I2C_SDA__INP_DIS CYREG_PRT0_INP_DIS
#define I2C_SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define I2C_SDA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define I2C_SDA__LCD_EN CYREG_PRT0_LCD_EN
#define I2C_SDA__MASK 0x08u
#define I2C_SDA__PORT 0u
#define I2C_SDA__PRT CYREG_PRT0_PRT
#define I2C_SDA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define I2C_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define I2C_SDA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define I2C_SDA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define I2C_SDA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define I2C_SDA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define I2C_SDA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define I2C_SDA__PS CYREG_PRT0_PS
#define I2C_SDA__SHIFT 3u
#define I2C_SDA__SLW CYREG_PRT0_SLW

/* GPS_Rx */
#define GPS_Rx__0__INTTYPE CYREG_PICU1_INTTYPE4
#define GPS_Rx__0__MASK 0x10u
#define GPS_Rx__0__PC CYREG_PRT1_PC4
#define GPS_Rx__0__PORT 1u
#define GPS_Rx__0__SHIFT 4u
#define GPS_Rx__AG CYREG_PRT1_AG
#define GPS_Rx__AMUX CYREG_PRT1_AMUX
#define GPS_Rx__BIE CYREG_PRT1_BIE
#define GPS_Rx__BIT_MASK CYREG_PRT1_BIT_MASK
#define GPS_Rx__BYP CYREG_PRT1_BYP
#define GPS_Rx__CTL CYREG_PRT1_CTL
#define GPS_Rx__DM0 CYREG_PRT1_DM0
#define GPS_Rx__DM1 CYREG_PRT1_DM1
#define GPS_Rx__DM2 CYREG_PRT1_DM2
#define GPS_Rx__DR CYREG_PRT1_DR
#define GPS_Rx__INP_DIS CYREG_PRT1_INP_DIS
#define GPS_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define GPS_Rx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define GPS_Rx__LCD_EN CYREG_PRT1_LCD_EN
#define GPS_Rx__MASK 0x10u
#define GPS_Rx__PORT 1u
#define GPS_Rx__PRT CYREG_PRT1_PRT
#define GPS_Rx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define GPS_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define GPS_Rx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define GPS_Rx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define GPS_Rx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define GPS_Rx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define GPS_Rx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define GPS_Rx__PS CYREG_PRT1_PS
#define GPS_Rx__SHIFT 4u
#define GPS_Rx__SLW CYREG_PRT1_SLW

/* GPS_Tx */
#define GPS_Tx__0__INTTYPE CYREG_PICU1_INTTYPE3
#define GPS_Tx__0__MASK 0x08u
#define GPS_Tx__0__PC CYREG_PRT1_PC3
#define GPS_Tx__0__PORT 1u
#define GPS_Tx__0__SHIFT 3u
#define GPS_Tx__AG CYREG_PRT1_AG
#define GPS_Tx__AMUX CYREG_PRT1_AMUX
#define GPS_Tx__BIE CYREG_PRT1_BIE
#define GPS_Tx__BIT_MASK CYREG_PRT1_BIT_MASK
#define GPS_Tx__BYP CYREG_PRT1_BYP
#define GPS_Tx__CTL CYREG_PRT1_CTL
#define GPS_Tx__DM0 CYREG_PRT1_DM0
#define GPS_Tx__DM1 CYREG_PRT1_DM1
#define GPS_Tx__DM2 CYREG_PRT1_DM2
#define GPS_Tx__DR CYREG_PRT1_DR
#define GPS_Tx__INP_DIS CYREG_PRT1_INP_DIS
#define GPS_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define GPS_Tx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define GPS_Tx__LCD_EN CYREG_PRT1_LCD_EN
#define GPS_Tx__MASK 0x08u
#define GPS_Tx__PORT 1u
#define GPS_Tx__PRT CYREG_PRT1_PRT
#define GPS_Tx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define GPS_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define GPS_Tx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define GPS_Tx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define GPS_Tx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define GPS_Tx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define GPS_Tx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define GPS_Tx__PS CYREG_PRT1_PS
#define GPS_Tx__SHIFT 3u
#define GPS_Tx__SLW CYREG_PRT1_SLW

/* ESP07_Rx */
#define ESP07_Rx__0__INTTYPE CYREG_PICU0_INTTYPE0
#define ESP07_Rx__0__MASK 0x01u
#define ESP07_Rx__0__PC CYREG_PRT0_PC0
#define ESP07_Rx__0__PORT 0u
#define ESP07_Rx__0__SHIFT 0u
#define ESP07_Rx__AG CYREG_PRT0_AG
#define ESP07_Rx__AMUX CYREG_PRT0_AMUX
#define ESP07_Rx__BIE CYREG_PRT0_BIE
#define ESP07_Rx__BIT_MASK CYREG_PRT0_BIT_MASK
#define ESP07_Rx__BYP CYREG_PRT0_BYP
#define ESP07_Rx__CTL CYREG_PRT0_CTL
#define ESP07_Rx__DM0 CYREG_PRT0_DM0
#define ESP07_Rx__DM1 CYREG_PRT0_DM1
#define ESP07_Rx__DM2 CYREG_PRT0_DM2
#define ESP07_Rx__DR CYREG_PRT0_DR
#define ESP07_Rx__INP_DIS CYREG_PRT0_INP_DIS
#define ESP07_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ESP07_Rx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ESP07_Rx__LCD_EN CYREG_PRT0_LCD_EN
#define ESP07_Rx__MASK 0x01u
#define ESP07_Rx__PORT 0u
#define ESP07_Rx__PRT CYREG_PRT0_PRT
#define ESP07_Rx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ESP07_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ESP07_Rx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ESP07_Rx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ESP07_Rx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ESP07_Rx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ESP07_Rx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ESP07_Rx__PS CYREG_PRT0_PS
#define ESP07_Rx__SHIFT 0u
#define ESP07_Rx__SLW CYREG_PRT0_SLW

/* ESP07_Tx */
#define ESP07_Tx__0__INTTYPE CYREG_PICU0_INTTYPE1
#define ESP07_Tx__0__MASK 0x02u
#define ESP07_Tx__0__PC CYREG_PRT0_PC1
#define ESP07_Tx__0__PORT 0u
#define ESP07_Tx__0__SHIFT 1u
#define ESP07_Tx__AG CYREG_PRT0_AG
#define ESP07_Tx__AMUX CYREG_PRT0_AMUX
#define ESP07_Tx__BIE CYREG_PRT0_BIE
#define ESP07_Tx__BIT_MASK CYREG_PRT0_BIT_MASK
#define ESP07_Tx__BYP CYREG_PRT0_BYP
#define ESP07_Tx__CTL CYREG_PRT0_CTL
#define ESP07_Tx__DM0 CYREG_PRT0_DM0
#define ESP07_Tx__DM1 CYREG_PRT0_DM1
#define ESP07_Tx__DM2 CYREG_PRT0_DM2
#define ESP07_Tx__DR CYREG_PRT0_DR
#define ESP07_Tx__INP_DIS CYREG_PRT0_INP_DIS
#define ESP07_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ESP07_Tx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ESP07_Tx__LCD_EN CYREG_PRT0_LCD_EN
#define ESP07_Tx__MASK 0x02u
#define ESP07_Tx__PORT 0u
#define ESP07_Tx__PRT CYREG_PRT0_PRT
#define ESP07_Tx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ESP07_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ESP07_Tx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ESP07_Tx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ESP07_Tx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ESP07_Tx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ESP07_Tx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ESP07_Tx__PS CYREG_PRT0_PS
#define ESP07_Tx__SHIFT 1u
#define ESP07_Tx__SLW CYREG_PRT0_SLW

/* FT232_Rx */
#define FT232_Rx__0__INTTYPE CYREG_PICU1_INTTYPE6
#define FT232_Rx__0__MASK 0x40u
#define FT232_Rx__0__PC CYREG_PRT1_PC6
#define FT232_Rx__0__PORT 1u
#define FT232_Rx__0__SHIFT 6u
#define FT232_Rx__AG CYREG_PRT1_AG
#define FT232_Rx__AMUX CYREG_PRT1_AMUX
#define FT232_Rx__BIE CYREG_PRT1_BIE
#define FT232_Rx__BIT_MASK CYREG_PRT1_BIT_MASK
#define FT232_Rx__BYP CYREG_PRT1_BYP
#define FT232_Rx__CTL CYREG_PRT1_CTL
#define FT232_Rx__DM0 CYREG_PRT1_DM0
#define FT232_Rx__DM1 CYREG_PRT1_DM1
#define FT232_Rx__DM2 CYREG_PRT1_DM2
#define FT232_Rx__DR CYREG_PRT1_DR
#define FT232_Rx__INP_DIS CYREG_PRT1_INP_DIS
#define FT232_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define FT232_Rx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define FT232_Rx__LCD_EN CYREG_PRT1_LCD_EN
#define FT232_Rx__MASK 0x40u
#define FT232_Rx__PORT 1u
#define FT232_Rx__PRT CYREG_PRT1_PRT
#define FT232_Rx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define FT232_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define FT232_Rx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define FT232_Rx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define FT232_Rx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define FT232_Rx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define FT232_Rx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define FT232_Rx__PS CYREG_PRT1_PS
#define FT232_Rx__SHIFT 6u
#define FT232_Rx__SLW CYREG_PRT1_SLW

/* FT232_Tx */
#define FT232_Tx__0__INTTYPE CYREG_PICU1_INTTYPE5
#define FT232_Tx__0__MASK 0x20u
#define FT232_Tx__0__PC CYREG_PRT1_PC5
#define FT232_Tx__0__PORT 1u
#define FT232_Tx__0__SHIFT 5u
#define FT232_Tx__AG CYREG_PRT1_AG
#define FT232_Tx__AMUX CYREG_PRT1_AMUX
#define FT232_Tx__BIE CYREG_PRT1_BIE
#define FT232_Tx__BIT_MASK CYREG_PRT1_BIT_MASK
#define FT232_Tx__BYP CYREG_PRT1_BYP
#define FT232_Tx__CTL CYREG_PRT1_CTL
#define FT232_Tx__DM0 CYREG_PRT1_DM0
#define FT232_Tx__DM1 CYREG_PRT1_DM1
#define FT232_Tx__DM2 CYREG_PRT1_DM2
#define FT232_Tx__DR CYREG_PRT1_DR
#define FT232_Tx__INP_DIS CYREG_PRT1_INP_DIS
#define FT232_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define FT232_Tx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define FT232_Tx__LCD_EN CYREG_PRT1_LCD_EN
#define FT232_Tx__MASK 0x20u
#define FT232_Tx__PORT 1u
#define FT232_Tx__PRT CYREG_PRT1_PRT
#define FT232_Tx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define FT232_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define FT232_Tx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define FT232_Tx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define FT232_Tx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define FT232_Tx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define FT232_Tx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define FT232_Tx__PS CYREG_PRT1_PS
#define FT232_Tx__SHIFT 5u
#define FT232_Tx__SLW CYREG_PRT1_SLW

/* GPS_UART_BUART */
#define GPS_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define GPS_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define GPS_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define GPS_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define GPS_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define GPS_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define GPS_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define GPS_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define GPS_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define GPS_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define GPS_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define GPS_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define GPS_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define GPS_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define GPS_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define GPS_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define GPS_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define GPS_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define GPS_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define GPS_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define GPS_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define GPS_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define GPS_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define GPS_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define GPS_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define GPS_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define GPS_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define GPS_UART_BUART_sRX_RxSts__3__POS 3
#define GPS_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define GPS_UART_BUART_sRX_RxSts__4__POS 4
#define GPS_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define GPS_UART_BUART_sRX_RxSts__5__POS 5
#define GPS_UART_BUART_sRX_RxSts__MASK 0x38u
#define GPS_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define GPS_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define GPS_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define GPS_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define GPS_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define GPS_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define GPS_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define GPS_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define GPS_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define GPS_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define GPS_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define GPS_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define GPS_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define GPS_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define GPS_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define GPS_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define GPS_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define GPS_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define GPS_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define GPS_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define GPS_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define GPS_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define GPS_UART_BUART_sTX_TxSts__0__POS 0
#define GPS_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define GPS_UART_BUART_sTX_TxSts__1__POS 1
#define GPS_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define GPS_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define GPS_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define GPS_UART_BUART_sTX_TxSts__2__POS 2
#define GPS_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define GPS_UART_BUART_sTX_TxSts__3__POS 3
#define GPS_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define GPS_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define GPS_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define GPS_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST

/* GPS_UART_IntClock */
#define GPS_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define GPS_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define GPS_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define GPS_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define GPS_UART_IntClock__INDEX 0x05u
#define GPS_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define GPS_UART_IntClock__PM_ACT_MSK 0x20u
#define GPS_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define GPS_UART_IntClock__PM_STBY_MSK 0x20u

/* PWM_Clock */
#define PWM_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define PWM_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define PWM_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define PWM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define PWM_Clock__INDEX 0x04u
#define PWM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_Clock__PM_ACT_MSK 0x10u
#define PWM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_Clock__PM_STBY_MSK 0x10u

/* RF_Enable */
#define RF_Enable__0__INTTYPE CYREG_PICU12_INTTYPE2
#define RF_Enable__0__MASK 0x04u
#define RF_Enable__0__PC CYREG_PRT12_PC2
#define RF_Enable__0__PORT 12u
#define RF_Enable__0__SHIFT 2u
#define RF_Enable__AG CYREG_PRT12_AG
#define RF_Enable__BIE CYREG_PRT12_BIE
#define RF_Enable__BIT_MASK CYREG_PRT12_BIT_MASK
#define RF_Enable__BYP CYREG_PRT12_BYP
#define RF_Enable__DM0 CYREG_PRT12_DM0
#define RF_Enable__DM1 CYREG_PRT12_DM1
#define RF_Enable__DM2 CYREG_PRT12_DM2
#define RF_Enable__DR CYREG_PRT12_DR
#define RF_Enable__INP_DIS CYREG_PRT12_INP_DIS
#define RF_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RF_Enable__MASK 0x04u
#define RF_Enable__PORT 12u
#define RF_Enable__PRT CYREG_PRT12_PRT
#define RF_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RF_Enable__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RF_Enable__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RF_Enable__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RF_Enable__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RF_Enable__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RF_Enable__PS CYREG_PRT12_PS
#define RF_Enable__SHIFT 2u
#define RF_Enable__SIO_CFG CYREG_PRT12_SIO_CFG
#define RF_Enable__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RF_Enable__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RF_Enable__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RF_Enable__SLW CYREG_PRT12_SLW

/* ESP07_UART_BUART */
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ESP07_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define ESP07_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define ESP07_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define ESP07_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define ESP07_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define ESP07_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define ESP07_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define ESP07_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define ESP07_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define ESP07_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ESP07_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define ESP07_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define ESP07_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define ESP07_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ESP07_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ESP07_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ESP07_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define ESP07_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define ESP07_UART_BUART_sRX_RxSts__3__POS 3
#define ESP07_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define ESP07_UART_BUART_sRX_RxSts__4__POS 4
#define ESP07_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define ESP07_UART_BUART_sRX_RxSts__5__POS 5
#define ESP07_UART_BUART_sRX_RxSts__MASK 0x38u
#define ESP07_UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define ESP07_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ESP07_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define ESP07_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define ESP07_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define ESP07_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define ESP07_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define ESP07_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define ESP07_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define ESP07_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define ESP07_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define ESP07_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ESP07_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define ESP07_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define ESP07_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define ESP07_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ESP07_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ESP07_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define ESP07_UART_BUART_sTX_TxSts__0__POS 0
#define ESP07_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define ESP07_UART_BUART_sTX_TxSts__1__POS 1
#define ESP07_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ESP07_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define ESP07_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define ESP07_UART_BUART_sTX_TxSts__2__POS 2
#define ESP07_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define ESP07_UART_BUART_sTX_TxSts__3__POS 3
#define ESP07_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define ESP07_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB13_MSK
#define ESP07_UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ESP07_UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ESP07_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ESP07_UART_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define ESP07_UART_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define ESP07_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB13_ST

/* ESP07_UART_IntClock */
#define ESP07_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ESP07_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ESP07_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ESP07_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ESP07_UART_IntClock__INDEX 0x03u
#define ESP07_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ESP07_UART_IntClock__PM_ACT_MSK 0x08u
#define ESP07_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ESP07_UART_IntClock__PM_STBY_MSK 0x08u

/* FT232_UART_BUART */
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define FT232_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define FT232_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define FT232_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define FT232_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define FT232_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define FT232_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define FT232_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define FT232_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define FT232_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define FT232_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define FT232_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define FT232_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define FT232_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define FT232_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define FT232_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define FT232_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define FT232_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define FT232_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define FT232_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define FT232_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define FT232_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define FT232_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define FT232_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define FT232_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define FT232_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define FT232_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define FT232_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define FT232_UART_BUART_sRX_RxSts__3__POS 3
#define FT232_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define FT232_UART_BUART_sRX_RxSts__4__POS 4
#define FT232_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define FT232_UART_BUART_sRX_RxSts__5__POS 5
#define FT232_UART_BUART_sRX_RxSts__MASK 0x38u
#define FT232_UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define FT232_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define FT232_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define FT232_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define FT232_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define FT232_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define FT232_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define FT232_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define FT232_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define FT232_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define FT232_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define FT232_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define FT232_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define FT232_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define FT232_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define FT232_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define FT232_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define FT232_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define FT232_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define FT232_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define FT232_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define FT232_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define FT232_UART_BUART_sTX_TxSts__0__POS 0
#define FT232_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define FT232_UART_BUART_sTX_TxSts__1__POS 1
#define FT232_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define FT232_UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define FT232_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define FT232_UART_BUART_sTX_TxSts__2__POS 2
#define FT232_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define FT232_UART_BUART_sTX_TxSts__3__POS 3
#define FT232_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define FT232_UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define FT232_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define FT232_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST

/* FT232_UART_IntClock */
#define FT232_UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define FT232_UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define FT232_UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define FT232_UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define FT232_UART_IntClock__INDEX 0x02u
#define FT232_UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define FT232_UART_IntClock__PM_ACT_MSK 0x04u
#define FT232_UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define FT232_UART_IntClock__PM_STBY_MSK 0x04u

/* FT232_UART_RXInternalInterrupt */
#define FT232_UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define FT232_UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define FT232_UART_RXInternalInterrupt__INTC_MASK 0x40u
#define FT232_UART_RXInternalInterrupt__INTC_NUMBER 6u
#define FT232_UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define FT232_UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define FT232_UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define FT232_UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Onboard_LED */
#define Onboard_LED__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Onboard_LED__0__MASK 0x10u
#define Onboard_LED__0__PC CYREG_IO_PC_PRT15_PC4
#define Onboard_LED__0__PORT 15u
#define Onboard_LED__0__SHIFT 4u
#define Onboard_LED__AG CYREG_PRT15_AG
#define Onboard_LED__AMUX CYREG_PRT15_AMUX
#define Onboard_LED__BIE CYREG_PRT15_BIE
#define Onboard_LED__BIT_MASK CYREG_PRT15_BIT_MASK
#define Onboard_LED__BYP CYREG_PRT15_BYP
#define Onboard_LED__CTL CYREG_PRT15_CTL
#define Onboard_LED__DM0 CYREG_PRT15_DM0
#define Onboard_LED__DM1 CYREG_PRT15_DM1
#define Onboard_LED__DM2 CYREG_PRT15_DM2
#define Onboard_LED__DR CYREG_PRT15_DR
#define Onboard_LED__INP_DIS CYREG_PRT15_INP_DIS
#define Onboard_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Onboard_LED__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Onboard_LED__LCD_EN CYREG_PRT15_LCD_EN
#define Onboard_LED__MASK 0x10u
#define Onboard_LED__PORT 15u
#define Onboard_LED__PRT CYREG_PRT15_PRT
#define Onboard_LED__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Onboard_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Onboard_LED__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Onboard_LED__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Onboard_LED__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Onboard_LED__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Onboard_LED__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Onboard_LED__PS CYREG_PRT15_PS
#define Onboard_LED__SHIFT 4u
#define Onboard_LED__SLW CYREG_PRT15_SLW

/* RX_PWM_Left */
#define RX_PWM_Left__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RX_PWM_Left__0__MASK 0x40u
#define RX_PWM_Left__0__PC CYREG_PRT2_PC6
#define RX_PWM_Left__0__PORT 2u
#define RX_PWM_Left__0__SHIFT 6u
#define RX_PWM_Left__AG CYREG_PRT2_AG
#define RX_PWM_Left__AMUX CYREG_PRT2_AMUX
#define RX_PWM_Left__BIE CYREG_PRT2_BIE
#define RX_PWM_Left__BIT_MASK CYREG_PRT2_BIT_MASK
#define RX_PWM_Left__BYP CYREG_PRT2_BYP
#define RX_PWM_Left__CTL CYREG_PRT2_CTL
#define RX_PWM_Left__DM0 CYREG_PRT2_DM0
#define RX_PWM_Left__DM1 CYREG_PRT2_DM1
#define RX_PWM_Left__DM2 CYREG_PRT2_DM2
#define RX_PWM_Left__DR CYREG_PRT2_DR
#define RX_PWM_Left__INP_DIS CYREG_PRT2_INP_DIS
#define RX_PWM_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RX_PWM_Left__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RX_PWM_Left__LCD_EN CYREG_PRT2_LCD_EN
#define RX_PWM_Left__MASK 0x40u
#define RX_PWM_Left__PORT 2u
#define RX_PWM_Left__PRT CYREG_PRT2_PRT
#define RX_PWM_Left__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RX_PWM_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RX_PWM_Left__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RX_PWM_Left__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RX_PWM_Left__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RX_PWM_Left__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RX_PWM_Left__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RX_PWM_Left__PS CYREG_PRT2_PS
#define RX_PWM_Left__SHIFT 6u
#define RX_PWM_Left__SLW CYREG_PRT2_SLW

/* Decoder_Left_A */
#define Decoder_Left_A__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Decoder_Left_A__0__MASK 0x04u
#define Decoder_Left_A__0__PC CYREG_IO_PC_PRT15_PC2
#define Decoder_Left_A__0__PORT 15u
#define Decoder_Left_A__0__SHIFT 2u
#define Decoder_Left_A__AG CYREG_PRT15_AG
#define Decoder_Left_A__AMUX CYREG_PRT15_AMUX
#define Decoder_Left_A__BIE CYREG_PRT15_BIE
#define Decoder_Left_A__BIT_MASK CYREG_PRT15_BIT_MASK
#define Decoder_Left_A__BYP CYREG_PRT15_BYP
#define Decoder_Left_A__CTL CYREG_PRT15_CTL
#define Decoder_Left_A__DM0 CYREG_PRT15_DM0
#define Decoder_Left_A__DM1 CYREG_PRT15_DM1
#define Decoder_Left_A__DM2 CYREG_PRT15_DM2
#define Decoder_Left_A__DR CYREG_PRT15_DR
#define Decoder_Left_A__INP_DIS CYREG_PRT15_INP_DIS
#define Decoder_Left_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Decoder_Left_A__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Decoder_Left_A__LCD_EN CYREG_PRT15_LCD_EN
#define Decoder_Left_A__MASK 0x04u
#define Decoder_Left_A__PORT 15u
#define Decoder_Left_A__PRT CYREG_PRT15_PRT
#define Decoder_Left_A__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Decoder_Left_A__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Decoder_Left_A__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Decoder_Left_A__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Decoder_Left_A__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Decoder_Left_A__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Decoder_Left_A__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Decoder_Left_A__PS CYREG_PRT15_PS
#define Decoder_Left_A__SHIFT 2u
#define Decoder_Left_A__SLW CYREG_PRT15_SLW

/* Decoder_Left_B */
#define Decoder_Left_B__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Decoder_Left_B__0__MASK 0x08u
#define Decoder_Left_B__0__PC CYREG_IO_PC_PRT15_PC3
#define Decoder_Left_B__0__PORT 15u
#define Decoder_Left_B__0__SHIFT 3u
#define Decoder_Left_B__AG CYREG_PRT15_AG
#define Decoder_Left_B__AMUX CYREG_PRT15_AMUX
#define Decoder_Left_B__BIE CYREG_PRT15_BIE
#define Decoder_Left_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define Decoder_Left_B__BYP CYREG_PRT15_BYP
#define Decoder_Left_B__CTL CYREG_PRT15_CTL
#define Decoder_Left_B__DM0 CYREG_PRT15_DM0
#define Decoder_Left_B__DM1 CYREG_PRT15_DM1
#define Decoder_Left_B__DM2 CYREG_PRT15_DM2
#define Decoder_Left_B__DR CYREG_PRT15_DR
#define Decoder_Left_B__INP_DIS CYREG_PRT15_INP_DIS
#define Decoder_Left_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Decoder_Left_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Decoder_Left_B__LCD_EN CYREG_PRT15_LCD_EN
#define Decoder_Left_B__MASK 0x08u
#define Decoder_Left_B__PORT 15u
#define Decoder_Left_B__PRT CYREG_PRT15_PRT
#define Decoder_Left_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Decoder_Left_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Decoder_Left_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Decoder_Left_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Decoder_Left_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Decoder_Left_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Decoder_Left_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Decoder_Left_B__PS CYREG_PRT15_PS
#define Decoder_Left_B__SHIFT 3u
#define Decoder_Left_B__SLW CYREG_PRT15_SLW

/* Decoder_Left_bQuadDec */
#define Decoder_Left_bQuadDec_Stsreg__0__MASK 0x01u
#define Decoder_Left_bQuadDec_Stsreg__0__POS 0
#define Decoder_Left_bQuadDec_Stsreg__1__MASK 0x02u
#define Decoder_Left_bQuadDec_Stsreg__1__POS 1
#define Decoder_Left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Decoder_Left_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Decoder_Left_bQuadDec_Stsreg__2__MASK 0x04u
#define Decoder_Left_bQuadDec_Stsreg__2__POS 2
#define Decoder_Left_bQuadDec_Stsreg__3__MASK 0x08u
#define Decoder_Left_bQuadDec_Stsreg__3__POS 3
#define Decoder_Left_bQuadDec_Stsreg__MASK 0x0Fu
#define Decoder_Left_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Decoder_Left_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Decoder_Left_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Decoder_Left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Decoder_Left_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Decoder_Left_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Decoder_Left_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* Decoder_Left_Cnt16_CounterUDB */
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Decoder_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Decoder_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Decoder_Left_isr */
#define Decoder_Left_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Decoder_Left_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Decoder_Left_isr__INTC_MASK 0x10u
#define Decoder_Left_isr__INTC_NUMBER 4u
#define Decoder_Left_isr__INTC_PRIOR_NUM 7u
#define Decoder_Left_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define Decoder_Left_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Decoder_Left_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* FT232_Detect */
#define FT232_Detect__0__INTTYPE CYREG_PICU1_INTTYPE7
#define FT232_Detect__0__MASK 0x80u
#define FT232_Detect__0__PC CYREG_PRT1_PC7
#define FT232_Detect__0__PORT 1u
#define FT232_Detect__0__SHIFT 7u
#define FT232_Detect__AG CYREG_PRT1_AG
#define FT232_Detect__AMUX CYREG_PRT1_AMUX
#define FT232_Detect__BIE CYREG_PRT1_BIE
#define FT232_Detect__BIT_MASK CYREG_PRT1_BIT_MASK
#define FT232_Detect__BYP CYREG_PRT1_BYP
#define FT232_Detect__CTL CYREG_PRT1_CTL
#define FT232_Detect__DM0 CYREG_PRT1_DM0
#define FT232_Detect__DM1 CYREG_PRT1_DM1
#define FT232_Detect__DM2 CYREG_PRT1_DM2
#define FT232_Detect__DR CYREG_PRT1_DR
#define FT232_Detect__INP_DIS CYREG_PRT1_INP_DIS
#define FT232_Detect__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define FT232_Detect__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define FT232_Detect__LCD_EN CYREG_PRT1_LCD_EN
#define FT232_Detect__MASK 0x80u
#define FT232_Detect__PORT 1u
#define FT232_Detect__PRT CYREG_PRT1_PRT
#define FT232_Detect__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define FT232_Detect__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define FT232_Detect__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define FT232_Detect__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define FT232_Detect__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define FT232_Detect__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define FT232_Detect__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define FT232_Detect__PS CYREG_PRT1_PS
#define FT232_Detect__SHIFT 7u
#define FT232_Detect__SLW CYREG_PRT1_SLW

/* RX_PWM_Right */
#define RX_PWM_Right__0__INTTYPE CYREG_PICU2_INTTYPE7
#define RX_PWM_Right__0__MASK 0x80u
#define RX_PWM_Right__0__PC CYREG_PRT2_PC7
#define RX_PWM_Right__0__PORT 2u
#define RX_PWM_Right__0__SHIFT 7u
#define RX_PWM_Right__AG CYREG_PRT2_AG
#define RX_PWM_Right__AMUX CYREG_PRT2_AMUX
#define RX_PWM_Right__BIE CYREG_PRT2_BIE
#define RX_PWM_Right__BIT_MASK CYREG_PRT2_BIT_MASK
#define RX_PWM_Right__BYP CYREG_PRT2_BYP
#define RX_PWM_Right__CTL CYREG_PRT2_CTL
#define RX_PWM_Right__DM0 CYREG_PRT2_DM0
#define RX_PWM_Right__DM1 CYREG_PRT2_DM1
#define RX_PWM_Right__DM2 CYREG_PRT2_DM2
#define RX_PWM_Right__DR CYREG_PRT2_DR
#define RX_PWM_Right__INP_DIS CYREG_PRT2_INP_DIS
#define RX_PWM_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RX_PWM_Right__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RX_PWM_Right__LCD_EN CYREG_PRT2_LCD_EN
#define RX_PWM_Right__MASK 0x80u
#define RX_PWM_Right__PORT 2u
#define RX_PWM_Right__PRT CYREG_PRT2_PRT
#define RX_PWM_Right__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RX_PWM_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RX_PWM_Right__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RX_PWM_Right__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RX_PWM_Right__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RX_PWM_Right__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RX_PWM_Right__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RX_PWM_Right__PS CYREG_PRT2_PS
#define RX_PWM_Right__SHIFT 7u
#define RX_PWM_Right__SLW CYREG_PRT2_SLW

/* Counter_Clock */
#define Counter_Clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Counter_Clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Counter_Clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Counter_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Counter_Clock__INDEX 0x01u
#define Counter_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Counter_Clock__PM_ACT_MSK 0x02u
#define Counter_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Counter_Clock__PM_STBY_MSK 0x02u

/* Decoder_Clock */
#define Decoder_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Decoder_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Decoder_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Decoder_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Decoder_Clock__INDEX 0x00u
#define Decoder_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Decoder_Clock__PM_ACT_MSK 0x01u
#define Decoder_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Decoder_Clock__PM_STBY_MSK 0x01u

/* Decoder_Right_A */
#define Decoder_Right_A__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Decoder_Right_A__0__MASK 0x02u
#define Decoder_Right_A__0__PC CYREG_IO_PC_PRT15_PC1
#define Decoder_Right_A__0__PORT 15u
#define Decoder_Right_A__0__SHIFT 1u
#define Decoder_Right_A__AG CYREG_PRT15_AG
#define Decoder_Right_A__AMUX CYREG_PRT15_AMUX
#define Decoder_Right_A__BIE CYREG_PRT15_BIE
#define Decoder_Right_A__BIT_MASK CYREG_PRT15_BIT_MASK
#define Decoder_Right_A__BYP CYREG_PRT15_BYP
#define Decoder_Right_A__CTL CYREG_PRT15_CTL
#define Decoder_Right_A__DM0 CYREG_PRT15_DM0
#define Decoder_Right_A__DM1 CYREG_PRT15_DM1
#define Decoder_Right_A__DM2 CYREG_PRT15_DM2
#define Decoder_Right_A__DR CYREG_PRT15_DR
#define Decoder_Right_A__INP_DIS CYREG_PRT15_INP_DIS
#define Decoder_Right_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Decoder_Right_A__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Decoder_Right_A__LCD_EN CYREG_PRT15_LCD_EN
#define Decoder_Right_A__MASK 0x02u
#define Decoder_Right_A__PORT 15u
#define Decoder_Right_A__PRT CYREG_PRT15_PRT
#define Decoder_Right_A__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Decoder_Right_A__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Decoder_Right_A__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Decoder_Right_A__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Decoder_Right_A__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Decoder_Right_A__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Decoder_Right_A__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Decoder_Right_A__PS CYREG_PRT15_PS
#define Decoder_Right_A__SHIFT 1u
#define Decoder_Right_A__SLW CYREG_PRT15_SLW

/* Decoder_Right_B */
#define Decoder_Right_B__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Decoder_Right_B__0__MASK 0x01u
#define Decoder_Right_B__0__PC CYREG_IO_PC_PRT15_PC0
#define Decoder_Right_B__0__PORT 15u
#define Decoder_Right_B__0__SHIFT 0u
#define Decoder_Right_B__AG CYREG_PRT15_AG
#define Decoder_Right_B__AMUX CYREG_PRT15_AMUX
#define Decoder_Right_B__BIE CYREG_PRT15_BIE
#define Decoder_Right_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define Decoder_Right_B__BYP CYREG_PRT15_BYP
#define Decoder_Right_B__CTL CYREG_PRT15_CTL
#define Decoder_Right_B__DM0 CYREG_PRT15_DM0
#define Decoder_Right_B__DM1 CYREG_PRT15_DM1
#define Decoder_Right_B__DM2 CYREG_PRT15_DM2
#define Decoder_Right_B__DR CYREG_PRT15_DR
#define Decoder_Right_B__INP_DIS CYREG_PRT15_INP_DIS
#define Decoder_Right_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Decoder_Right_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Decoder_Right_B__LCD_EN CYREG_PRT15_LCD_EN
#define Decoder_Right_B__MASK 0x01u
#define Decoder_Right_B__PORT 15u
#define Decoder_Right_B__PRT CYREG_PRT15_PRT
#define Decoder_Right_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Decoder_Right_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Decoder_Right_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Decoder_Right_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Decoder_Right_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Decoder_Right_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Decoder_Right_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Decoder_Right_B__PS CYREG_PRT15_PS
#define Decoder_Right_B__SHIFT 0u
#define Decoder_Right_B__SLW CYREG_PRT15_SLW

/* Decoder_Right_bQuadDec */
#define Decoder_Right_bQuadDec_Stsreg__0__MASK 0x01u
#define Decoder_Right_bQuadDec_Stsreg__0__POS 0
#define Decoder_Right_bQuadDec_Stsreg__1__MASK 0x02u
#define Decoder_Right_bQuadDec_Stsreg__1__POS 1
#define Decoder_Right_bQuadDec_Stsreg__2__MASK 0x04u
#define Decoder_Right_bQuadDec_Stsreg__2__POS 2
#define Decoder_Right_bQuadDec_Stsreg__3__MASK 0x08u
#define Decoder_Right_bQuadDec_Stsreg__3__POS 3
#define Decoder_Right_bQuadDec_Stsreg__MASK 0x0Fu
#define Decoder_Right_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Decoder_Right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Decoder_Right_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB15_ST

/* Decoder_Right_Cnt16_CounterUDB */
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Decoder_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* Decoder_Right_isr */
#define Decoder_Right_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Decoder_Right_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Decoder_Right_isr__INTC_MASK 0x20u
#define Decoder_Right_isr__INTC_NUMBER 5u
#define Decoder_Right_isr__INTC_PRIOR_NUM 7u
#define Decoder_Right_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define Decoder_Right_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Decoder_Right_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* GPS_Interrupt */
#define GPS_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define GPS_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define GPS_Interrupt__INTC_MASK 0x02u
#define GPS_Interrupt__INTC_NUMBER 1u
#define GPS_Interrupt__INTC_PRIOR_NUM 7u
#define GPS_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define GPS_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define GPS_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_Left_Rear_PWMHW */
#define PWM_Left_Rear_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_Left_Rear_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_Left_Rear_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_Left_Rear_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_Left_Rear_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_Left_Rear_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_Left_Rear_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_Left_Rear_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_Left_Rear_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_Left_Rear_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_Left_Rear_PWMHW__PM_ACT_MSK 0x02u
#define PWM_Left_Rear_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_Left_Rear_PWMHW__PM_STBY_MSK 0x02u
#define PWM_Left_Rear_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_Left_Rear_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_Left_Rear_PWMHW__SR0 CYREG_TMR1_SR0

/* PWM_Left_Front_PWMHW */
#define PWM_Left_Front_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_Left_Front_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_Left_Front_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_Left_Front_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_Left_Front_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_Left_Front_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_Left_Front_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_Left_Front_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_Left_Front_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_Left_Front_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_Left_Front_PWMHW__PM_ACT_MSK 0x01u
#define PWM_Left_Front_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_Left_Front_PWMHW__PM_STBY_MSK 0x01u
#define PWM_Left_Front_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_Left_Front_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_Left_Front_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_Right_Rear_PWMHW */
#define PWM_Right_Rear_PWMHW__CAP0 CYREG_TMR3_CAP0
#define PWM_Right_Rear_PWMHW__CAP1 CYREG_TMR3_CAP1
#define PWM_Right_Rear_PWMHW__CFG0 CYREG_TMR3_CFG0
#define PWM_Right_Rear_PWMHW__CFG1 CYREG_TMR3_CFG1
#define PWM_Right_Rear_PWMHW__CFG2 CYREG_TMR3_CFG2
#define PWM_Right_Rear_PWMHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define PWM_Right_Rear_PWMHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define PWM_Right_Rear_PWMHW__PER0 CYREG_TMR3_PER0
#define PWM_Right_Rear_PWMHW__PER1 CYREG_TMR3_PER1
#define PWM_Right_Rear_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_Right_Rear_PWMHW__PM_ACT_MSK 0x08u
#define PWM_Right_Rear_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_Right_Rear_PWMHW__PM_STBY_MSK 0x08u
#define PWM_Right_Rear_PWMHW__RT0 CYREG_TMR3_RT0
#define PWM_Right_Rear_PWMHW__RT1 CYREG_TMR3_RT1
#define PWM_Right_Rear_PWMHW__SR0 CYREG_TMR3_SR0

/* Debouncer_Clock */
#define Debouncer_Clock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Debouncer_Clock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Debouncer_Clock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Debouncer_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Debouncer_Clock__INDEX 0x06u
#define Debouncer_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Debouncer_Clock__PM_ACT_MSK 0x40u
#define Debouncer_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Debouncer_Clock__PM_STBY_MSK 0x40u

/* ESP07_Interrupt */
#define ESP07_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ESP07_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ESP07_Interrupt__INTC_MASK 0x01u
#define ESP07_Interrupt__INTC_NUMBER 0u
#define ESP07_Interrupt__INTC_PRIOR_NUM 7u
#define ESP07_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ESP07_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ESP07_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_Right_Front_PWMHW */
#define PWM_Right_Front_PWMHW__CAP0 CYREG_TMR2_CAP0
#define PWM_Right_Front_PWMHW__CAP1 CYREG_TMR2_CAP1
#define PWM_Right_Front_PWMHW__CFG0 CYREG_TMR2_CFG0
#define PWM_Right_Front_PWMHW__CFG1 CYREG_TMR2_CFG1
#define PWM_Right_Front_PWMHW__CFG2 CYREG_TMR2_CFG2
#define PWM_Right_Front_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PWM_Right_Front_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PWM_Right_Front_PWMHW__PER0 CYREG_TMR2_PER0
#define PWM_Right_Front_PWMHW__PER1 CYREG_TMR2_PER1
#define PWM_Right_Front_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_Right_Front_PWMHW__PM_ACT_MSK 0x04u
#define PWM_Right_Front_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_Right_Front_PWMHW__PM_STBY_MSK 0x04u
#define PWM_Right_Front_PWMHW__RT0 CYREG_TMR2_RT0
#define PWM_Right_Front_PWMHW__RT1 CYREG_TMR2_RT1
#define PWM_Right_Front_PWMHW__SR0 CYREG_TMR2_SR0

/* Timer_Channel_Left_TimerUDB */
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define Timer_Channel_Left_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Timer_Channel_Left_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB13_A0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB13_A1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB13_D0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB13_D1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB13_F0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB13_F1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB14_A0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB14_A1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB14_D0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB14_D1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB14_F0
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB14_F1
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Timer_Channel_Left_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* Direction_Left_Rear */
#define Direction_Left_Rear_Sync_ctrl_reg__0__MASK 0x01u
#define Direction_Left_Rear_Sync_ctrl_reg__0__POS 0
#define Direction_Left_Rear_Sync_ctrl_reg__1__MASK 0x02u
#define Direction_Left_Rear_Sync_ctrl_reg__1__POS 1
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Direction_Left_Rear_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Direction_Left_Rear_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Direction_Left_Rear_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Direction_Left_Rear_Sync_ctrl_reg__MASK 0x03u
#define Direction_Left_Rear_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Direction_Left_Rear_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Direction_Left_Rear_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Motor_Left_Rear_PWM */
#define Motor_Left_Rear_PWM__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Motor_Left_Rear_PWM__0__MASK 0x40u
#define Motor_Left_Rear_PWM__0__PC CYREG_PRT0_PC6
#define Motor_Left_Rear_PWM__0__PORT 0u
#define Motor_Left_Rear_PWM__0__SHIFT 6u
#define Motor_Left_Rear_PWM__AG CYREG_PRT0_AG
#define Motor_Left_Rear_PWM__AMUX CYREG_PRT0_AMUX
#define Motor_Left_Rear_PWM__BIE CYREG_PRT0_BIE
#define Motor_Left_Rear_PWM__BIT_MASK CYREG_PRT0_BIT_MASK
#define Motor_Left_Rear_PWM__BYP CYREG_PRT0_BYP
#define Motor_Left_Rear_PWM__CTL CYREG_PRT0_CTL
#define Motor_Left_Rear_PWM__DM0 CYREG_PRT0_DM0
#define Motor_Left_Rear_PWM__DM1 CYREG_PRT0_DM1
#define Motor_Left_Rear_PWM__DM2 CYREG_PRT0_DM2
#define Motor_Left_Rear_PWM__DR CYREG_PRT0_DR
#define Motor_Left_Rear_PWM__INP_DIS CYREG_PRT0_INP_DIS
#define Motor_Left_Rear_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Motor_Left_Rear_PWM__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Motor_Left_Rear_PWM__LCD_EN CYREG_PRT0_LCD_EN
#define Motor_Left_Rear_PWM__MASK 0x40u
#define Motor_Left_Rear_PWM__PORT 0u
#define Motor_Left_Rear_PWM__PRT CYREG_PRT0_PRT
#define Motor_Left_Rear_PWM__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Motor_Left_Rear_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Motor_Left_Rear_PWM__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Motor_Left_Rear_PWM__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Motor_Left_Rear_PWM__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Motor_Left_Rear_PWM__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Motor_Left_Rear_PWM__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Motor_Left_Rear_PWM__PS CYREG_PRT0_PS
#define Motor_Left_Rear_PWM__SHIFT 6u
#define Motor_Left_Rear_PWM__SLW CYREG_PRT0_SLW

/* Timer_Channel_Right_TimerUDB */
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_Channel_Right_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Timer_Channel_Right_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Timer_Channel_Right_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB07_F1

/* Direction_Left_Front */
#define Direction_Left_Front_Sync_ctrl_reg__0__MASK 0x01u
#define Direction_Left_Front_Sync_ctrl_reg__0__POS 0
#define Direction_Left_Front_Sync_ctrl_reg__1__MASK 0x02u
#define Direction_Left_Front_Sync_ctrl_reg__1__POS 1
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Direction_Left_Front_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Direction_Left_Front_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Direction_Left_Front_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Direction_Left_Front_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Direction_Left_Front_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Direction_Left_Front_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Direction_Left_Front_Sync_ctrl_reg__MASK 0x03u
#define Direction_Left_Front_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Direction_Left_Front_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Direction_Left_Front_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* Direction_Right_Rear */
#define Direction_Right_Rear_Sync_ctrl_reg__0__MASK 0x01u
#define Direction_Right_Rear_Sync_ctrl_reg__0__POS 0
#define Direction_Right_Rear_Sync_ctrl_reg__1__MASK 0x02u
#define Direction_Right_Rear_Sync_ctrl_reg__1__POS 1
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Direction_Right_Rear_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Direction_Right_Rear_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Direction_Right_Rear_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Direction_Right_Rear_Sync_ctrl_reg__MASK 0x03u
#define Direction_Right_Rear_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Direction_Right_Rear_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Direction_Right_Rear_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* Motor_Left_Front_PWM */
#define Motor_Left_Front_PWM__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Motor_Left_Front_PWM__0__MASK 0x20u
#define Motor_Left_Front_PWM__0__PC CYREG_PRT2_PC5
#define Motor_Left_Front_PWM__0__PORT 2u
#define Motor_Left_Front_PWM__0__SHIFT 5u
#define Motor_Left_Front_PWM__AG CYREG_PRT2_AG
#define Motor_Left_Front_PWM__AMUX CYREG_PRT2_AMUX
#define Motor_Left_Front_PWM__BIE CYREG_PRT2_BIE
#define Motor_Left_Front_PWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Motor_Left_Front_PWM__BYP CYREG_PRT2_BYP
#define Motor_Left_Front_PWM__CTL CYREG_PRT2_CTL
#define Motor_Left_Front_PWM__DM0 CYREG_PRT2_DM0
#define Motor_Left_Front_PWM__DM1 CYREG_PRT2_DM1
#define Motor_Left_Front_PWM__DM2 CYREG_PRT2_DM2
#define Motor_Left_Front_PWM__DR CYREG_PRT2_DR
#define Motor_Left_Front_PWM__INP_DIS CYREG_PRT2_INP_DIS
#define Motor_Left_Front_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Motor_Left_Front_PWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Motor_Left_Front_PWM__LCD_EN CYREG_PRT2_LCD_EN
#define Motor_Left_Front_PWM__MASK 0x20u
#define Motor_Left_Front_PWM__PORT 2u
#define Motor_Left_Front_PWM__PRT CYREG_PRT2_PRT
#define Motor_Left_Front_PWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Motor_Left_Front_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Motor_Left_Front_PWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Motor_Left_Front_PWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Motor_Left_Front_PWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Motor_Left_Front_PWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Motor_Left_Front_PWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Motor_Left_Front_PWM__PS CYREG_PRT2_PS
#define Motor_Left_Front_PWM__SHIFT 5u
#define Motor_Left_Front_PWM__SLW CYREG_PRT2_SLW

/* Motor_Right_Rear_PWM */
#define Motor_Right_Rear_PWM__0__INTTYPE CYREG_PICU1_INTTYPE0
#define Motor_Right_Rear_PWM__0__MASK 0x01u
#define Motor_Right_Rear_PWM__0__PC CYREG_PRT1_PC0
#define Motor_Right_Rear_PWM__0__PORT 1u
#define Motor_Right_Rear_PWM__0__SHIFT 0u
#define Motor_Right_Rear_PWM__AG CYREG_PRT1_AG
#define Motor_Right_Rear_PWM__AMUX CYREG_PRT1_AMUX
#define Motor_Right_Rear_PWM__BIE CYREG_PRT1_BIE
#define Motor_Right_Rear_PWM__BIT_MASK CYREG_PRT1_BIT_MASK
#define Motor_Right_Rear_PWM__BYP CYREG_PRT1_BYP
#define Motor_Right_Rear_PWM__CTL CYREG_PRT1_CTL
#define Motor_Right_Rear_PWM__DM0 CYREG_PRT1_DM0
#define Motor_Right_Rear_PWM__DM1 CYREG_PRT1_DM1
#define Motor_Right_Rear_PWM__DM2 CYREG_PRT1_DM2
#define Motor_Right_Rear_PWM__DR CYREG_PRT1_DR
#define Motor_Right_Rear_PWM__INP_DIS CYREG_PRT1_INP_DIS
#define Motor_Right_Rear_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Motor_Right_Rear_PWM__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Motor_Right_Rear_PWM__LCD_EN CYREG_PRT1_LCD_EN
#define Motor_Right_Rear_PWM__MASK 0x01u
#define Motor_Right_Rear_PWM__PORT 1u
#define Motor_Right_Rear_PWM__PRT CYREG_PRT1_PRT
#define Motor_Right_Rear_PWM__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Motor_Right_Rear_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Motor_Right_Rear_PWM__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Motor_Right_Rear_PWM__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Motor_Right_Rear_PWM__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Motor_Right_Rear_PWM__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Motor_Right_Rear_PWM__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Motor_Right_Rear_PWM__PS CYREG_PRT1_PS
#define Motor_Right_Rear_PWM__SHIFT 0u
#define Motor_Right_Rear_PWM__SLW CYREG_PRT1_SLW

/* Direction_Right_Front */
#define Direction_Right_Front_Sync_ctrl_reg__0__MASK 0x01u
#define Direction_Right_Front_Sync_ctrl_reg__0__POS 0
#define Direction_Right_Front_Sync_ctrl_reg__1__MASK 0x02u
#define Direction_Right_Front_Sync_ctrl_reg__1__POS 1
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Direction_Right_Front_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Direction_Right_Front_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Direction_Right_Front_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Direction_Right_Front_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Direction_Right_Front_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Direction_Right_Front_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Direction_Right_Front_Sync_ctrl_reg__MASK 0x03u
#define Direction_Right_Front_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Direction_Right_Front_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Direction_Right_Front_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Motor_Right_Front_PWM */
#define Motor_Right_Front_PWM__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Motor_Right_Front_PWM__0__MASK 0x04u
#define Motor_Right_Front_PWM__0__PC CYREG_PRT2_PC2
#define Motor_Right_Front_PWM__0__PORT 2u
#define Motor_Right_Front_PWM__0__SHIFT 2u
#define Motor_Right_Front_PWM__AG CYREG_PRT2_AG
#define Motor_Right_Front_PWM__AMUX CYREG_PRT2_AMUX
#define Motor_Right_Front_PWM__BIE CYREG_PRT2_BIE
#define Motor_Right_Front_PWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Motor_Right_Front_PWM__BYP CYREG_PRT2_BYP
#define Motor_Right_Front_PWM__CTL CYREG_PRT2_CTL
#define Motor_Right_Front_PWM__DM0 CYREG_PRT2_DM0
#define Motor_Right_Front_PWM__DM1 CYREG_PRT2_DM1
#define Motor_Right_Front_PWM__DM2 CYREG_PRT2_DM2
#define Motor_Right_Front_PWM__DR CYREG_PRT2_DR
#define Motor_Right_Front_PWM__INP_DIS CYREG_PRT2_INP_DIS
#define Motor_Right_Front_PWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Motor_Right_Front_PWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Motor_Right_Front_PWM__LCD_EN CYREG_PRT2_LCD_EN
#define Motor_Right_Front_PWM__MASK 0x04u
#define Motor_Right_Front_PWM__PORT 2u
#define Motor_Right_Front_PWM__PRT CYREG_PRT2_PRT
#define Motor_Right_Front_PWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Motor_Right_Front_PWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Motor_Right_Front_PWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Motor_Right_Front_PWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Motor_Right_Front_PWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Motor_Right_Front_PWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Motor_Right_Front_PWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Motor_Right_Front_PWM__PS CYREG_PRT2_PS
#define Motor_Right_Front_PWM__SHIFT 2u
#define Motor_Right_Front_PWM__SLW CYREG_PRT2_SLW

/* Interrupt_Channel_Left */
#define Interrupt_Channel_Left__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Interrupt_Channel_Left__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Interrupt_Channel_Left__INTC_MASK 0x04u
#define Interrupt_Channel_Left__INTC_NUMBER 2u
#define Interrupt_Channel_Left__INTC_PRIOR_NUM 7u
#define Interrupt_Channel_Left__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Interrupt_Channel_Left__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Interrupt_Channel_Left__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Motor_Left_Rear_Input1 */
#define Motor_Left_Rear_Input1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Motor_Left_Rear_Input1__0__MASK 0x20u
#define Motor_Left_Rear_Input1__0__PC CYREG_PRT0_PC5
#define Motor_Left_Rear_Input1__0__PORT 0u
#define Motor_Left_Rear_Input1__0__SHIFT 5u
#define Motor_Left_Rear_Input1__AG CYREG_PRT0_AG
#define Motor_Left_Rear_Input1__AMUX CYREG_PRT0_AMUX
#define Motor_Left_Rear_Input1__BIE CYREG_PRT0_BIE
#define Motor_Left_Rear_Input1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Motor_Left_Rear_Input1__BYP CYREG_PRT0_BYP
#define Motor_Left_Rear_Input1__CTL CYREG_PRT0_CTL
#define Motor_Left_Rear_Input1__DM0 CYREG_PRT0_DM0
#define Motor_Left_Rear_Input1__DM1 CYREG_PRT0_DM1
#define Motor_Left_Rear_Input1__DM2 CYREG_PRT0_DM2
#define Motor_Left_Rear_Input1__DR CYREG_PRT0_DR
#define Motor_Left_Rear_Input1__INP_DIS CYREG_PRT0_INP_DIS
#define Motor_Left_Rear_Input1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Motor_Left_Rear_Input1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Motor_Left_Rear_Input1__LCD_EN CYREG_PRT0_LCD_EN
#define Motor_Left_Rear_Input1__MASK 0x20u
#define Motor_Left_Rear_Input1__PORT 0u
#define Motor_Left_Rear_Input1__PRT CYREG_PRT0_PRT
#define Motor_Left_Rear_Input1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Motor_Left_Rear_Input1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Motor_Left_Rear_Input1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Motor_Left_Rear_Input1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Motor_Left_Rear_Input1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Motor_Left_Rear_Input1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Motor_Left_Rear_Input1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Motor_Left_Rear_Input1__PS CYREG_PRT0_PS
#define Motor_Left_Rear_Input1__SHIFT 5u
#define Motor_Left_Rear_Input1__SLW CYREG_PRT0_SLW

/* Motor_Left_Rear_Input2 */
#define Motor_Left_Rear_Input2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Motor_Left_Rear_Input2__0__MASK 0x10u
#define Motor_Left_Rear_Input2__0__PC CYREG_PRT0_PC4
#define Motor_Left_Rear_Input2__0__PORT 0u
#define Motor_Left_Rear_Input2__0__SHIFT 4u
#define Motor_Left_Rear_Input2__AG CYREG_PRT0_AG
#define Motor_Left_Rear_Input2__AMUX CYREG_PRT0_AMUX
#define Motor_Left_Rear_Input2__BIE CYREG_PRT0_BIE
#define Motor_Left_Rear_Input2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Motor_Left_Rear_Input2__BYP CYREG_PRT0_BYP
#define Motor_Left_Rear_Input2__CTL CYREG_PRT0_CTL
#define Motor_Left_Rear_Input2__DM0 CYREG_PRT0_DM0
#define Motor_Left_Rear_Input2__DM1 CYREG_PRT0_DM1
#define Motor_Left_Rear_Input2__DM2 CYREG_PRT0_DM2
#define Motor_Left_Rear_Input2__DR CYREG_PRT0_DR
#define Motor_Left_Rear_Input2__INP_DIS CYREG_PRT0_INP_DIS
#define Motor_Left_Rear_Input2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Motor_Left_Rear_Input2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Motor_Left_Rear_Input2__LCD_EN CYREG_PRT0_LCD_EN
#define Motor_Left_Rear_Input2__MASK 0x10u
#define Motor_Left_Rear_Input2__PORT 0u
#define Motor_Left_Rear_Input2__PRT CYREG_PRT0_PRT
#define Motor_Left_Rear_Input2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Motor_Left_Rear_Input2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Motor_Left_Rear_Input2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Motor_Left_Rear_Input2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Motor_Left_Rear_Input2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Motor_Left_Rear_Input2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Motor_Left_Rear_Input2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Motor_Left_Rear_Input2__PS CYREG_PRT0_PS
#define Motor_Left_Rear_Input2__SHIFT 4u
#define Motor_Left_Rear_Input2__SLW CYREG_PRT0_SLW

/* Interrupt_Channel_Right */
#define Interrupt_Channel_Right__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Interrupt_Channel_Right__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Interrupt_Channel_Right__INTC_MASK 0x08u
#define Interrupt_Channel_Right__INTC_NUMBER 3u
#define Interrupt_Channel_Right__INTC_PRIOR_NUM 7u
#define Interrupt_Channel_Right__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Interrupt_Channel_Right__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Interrupt_Channel_Right__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Motor_Left_Front_Input1 */
#define Motor_Left_Front_Input1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Motor_Left_Front_Input1__0__MASK 0x10u
#define Motor_Left_Front_Input1__0__PC CYREG_PRT2_PC4
#define Motor_Left_Front_Input1__0__PORT 2u
#define Motor_Left_Front_Input1__0__SHIFT 4u
#define Motor_Left_Front_Input1__AG CYREG_PRT2_AG
#define Motor_Left_Front_Input1__AMUX CYREG_PRT2_AMUX
#define Motor_Left_Front_Input1__BIE CYREG_PRT2_BIE
#define Motor_Left_Front_Input1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Motor_Left_Front_Input1__BYP CYREG_PRT2_BYP
#define Motor_Left_Front_Input1__CTL CYREG_PRT2_CTL
#define Motor_Left_Front_Input1__DM0 CYREG_PRT2_DM0
#define Motor_Left_Front_Input1__DM1 CYREG_PRT2_DM1
#define Motor_Left_Front_Input1__DM2 CYREG_PRT2_DM2
#define Motor_Left_Front_Input1__DR CYREG_PRT2_DR
#define Motor_Left_Front_Input1__INP_DIS CYREG_PRT2_INP_DIS
#define Motor_Left_Front_Input1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Motor_Left_Front_Input1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Motor_Left_Front_Input1__LCD_EN CYREG_PRT2_LCD_EN
#define Motor_Left_Front_Input1__MASK 0x10u
#define Motor_Left_Front_Input1__PORT 2u
#define Motor_Left_Front_Input1__PRT CYREG_PRT2_PRT
#define Motor_Left_Front_Input1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Motor_Left_Front_Input1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Motor_Left_Front_Input1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Motor_Left_Front_Input1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Motor_Left_Front_Input1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Motor_Left_Front_Input1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Motor_Left_Front_Input1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Motor_Left_Front_Input1__PS CYREG_PRT2_PS
#define Motor_Left_Front_Input1__SHIFT 4u
#define Motor_Left_Front_Input1__SLW CYREG_PRT2_SLW

/* Motor_Left_Front_Input2 */
#define Motor_Left_Front_Input2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Motor_Left_Front_Input2__0__MASK 0x08u
#define Motor_Left_Front_Input2__0__PC CYREG_PRT2_PC3
#define Motor_Left_Front_Input2__0__PORT 2u
#define Motor_Left_Front_Input2__0__SHIFT 3u
#define Motor_Left_Front_Input2__AG CYREG_PRT2_AG
#define Motor_Left_Front_Input2__AMUX CYREG_PRT2_AMUX
#define Motor_Left_Front_Input2__BIE CYREG_PRT2_BIE
#define Motor_Left_Front_Input2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Motor_Left_Front_Input2__BYP CYREG_PRT2_BYP
#define Motor_Left_Front_Input2__CTL CYREG_PRT2_CTL
#define Motor_Left_Front_Input2__DM0 CYREG_PRT2_DM0
#define Motor_Left_Front_Input2__DM1 CYREG_PRT2_DM1
#define Motor_Left_Front_Input2__DM2 CYREG_PRT2_DM2
#define Motor_Left_Front_Input2__DR CYREG_PRT2_DR
#define Motor_Left_Front_Input2__INP_DIS CYREG_PRT2_INP_DIS
#define Motor_Left_Front_Input2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Motor_Left_Front_Input2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Motor_Left_Front_Input2__LCD_EN CYREG_PRT2_LCD_EN
#define Motor_Left_Front_Input2__MASK 0x08u
#define Motor_Left_Front_Input2__PORT 2u
#define Motor_Left_Front_Input2__PRT CYREG_PRT2_PRT
#define Motor_Left_Front_Input2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Motor_Left_Front_Input2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Motor_Left_Front_Input2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Motor_Left_Front_Input2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Motor_Left_Front_Input2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Motor_Left_Front_Input2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Motor_Left_Front_Input2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Motor_Left_Front_Input2__PS CYREG_PRT2_PS
#define Motor_Left_Front_Input2__SHIFT 3u
#define Motor_Left_Front_Input2__SLW CYREG_PRT2_SLW

/* Motor_Right_Rear_Input1 */
#define Motor_Right_Rear_Input1__0__INTTYPE CYREG_PICU1_INTTYPE1
#define Motor_Right_Rear_Input1__0__MASK 0x02u
#define Motor_Right_Rear_Input1__0__PC CYREG_PRT1_PC1
#define Motor_Right_Rear_Input1__0__PORT 1u
#define Motor_Right_Rear_Input1__0__SHIFT 1u
#define Motor_Right_Rear_Input1__AG CYREG_PRT1_AG
#define Motor_Right_Rear_Input1__AMUX CYREG_PRT1_AMUX
#define Motor_Right_Rear_Input1__BIE CYREG_PRT1_BIE
#define Motor_Right_Rear_Input1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Motor_Right_Rear_Input1__BYP CYREG_PRT1_BYP
#define Motor_Right_Rear_Input1__CTL CYREG_PRT1_CTL
#define Motor_Right_Rear_Input1__DM0 CYREG_PRT1_DM0
#define Motor_Right_Rear_Input1__DM1 CYREG_PRT1_DM1
#define Motor_Right_Rear_Input1__DM2 CYREG_PRT1_DM2
#define Motor_Right_Rear_Input1__DR CYREG_PRT1_DR
#define Motor_Right_Rear_Input1__INP_DIS CYREG_PRT1_INP_DIS
#define Motor_Right_Rear_Input1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Motor_Right_Rear_Input1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Motor_Right_Rear_Input1__LCD_EN CYREG_PRT1_LCD_EN
#define Motor_Right_Rear_Input1__MASK 0x02u
#define Motor_Right_Rear_Input1__PORT 1u
#define Motor_Right_Rear_Input1__PRT CYREG_PRT1_PRT
#define Motor_Right_Rear_Input1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Motor_Right_Rear_Input1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Motor_Right_Rear_Input1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Motor_Right_Rear_Input1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Motor_Right_Rear_Input1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Motor_Right_Rear_Input1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Motor_Right_Rear_Input1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Motor_Right_Rear_Input1__PS CYREG_PRT1_PS
#define Motor_Right_Rear_Input1__SHIFT 1u
#define Motor_Right_Rear_Input1__SLW CYREG_PRT1_SLW

/* Motor_Right_Rear_Input2 */
#define Motor_Right_Rear_Input2__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Motor_Right_Rear_Input2__0__MASK 0x04u
#define Motor_Right_Rear_Input2__0__PC CYREG_PRT1_PC2
#define Motor_Right_Rear_Input2__0__PORT 1u
#define Motor_Right_Rear_Input2__0__SHIFT 2u
#define Motor_Right_Rear_Input2__AG CYREG_PRT1_AG
#define Motor_Right_Rear_Input2__AMUX CYREG_PRT1_AMUX
#define Motor_Right_Rear_Input2__BIE CYREG_PRT1_BIE
#define Motor_Right_Rear_Input2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Motor_Right_Rear_Input2__BYP CYREG_PRT1_BYP
#define Motor_Right_Rear_Input2__CTL CYREG_PRT1_CTL
#define Motor_Right_Rear_Input2__DM0 CYREG_PRT1_DM0
#define Motor_Right_Rear_Input2__DM1 CYREG_PRT1_DM1
#define Motor_Right_Rear_Input2__DM2 CYREG_PRT1_DM2
#define Motor_Right_Rear_Input2__DR CYREG_PRT1_DR
#define Motor_Right_Rear_Input2__INP_DIS CYREG_PRT1_INP_DIS
#define Motor_Right_Rear_Input2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Motor_Right_Rear_Input2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Motor_Right_Rear_Input2__LCD_EN CYREG_PRT1_LCD_EN
#define Motor_Right_Rear_Input2__MASK 0x04u
#define Motor_Right_Rear_Input2__PORT 1u
#define Motor_Right_Rear_Input2__PRT CYREG_PRT1_PRT
#define Motor_Right_Rear_Input2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Motor_Right_Rear_Input2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Motor_Right_Rear_Input2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Motor_Right_Rear_Input2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Motor_Right_Rear_Input2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Motor_Right_Rear_Input2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Motor_Right_Rear_Input2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Motor_Right_Rear_Input2__PS CYREG_PRT1_PS
#define Motor_Right_Rear_Input2__SHIFT 2u
#define Motor_Right_Rear_Input2__SLW CYREG_PRT1_SLW

/* Motor_Right_Front_Input1 */
#define Motor_Right_Front_Input1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Motor_Right_Front_Input1__0__MASK 0x02u
#define Motor_Right_Front_Input1__0__PC CYREG_PRT2_PC1
#define Motor_Right_Front_Input1__0__PORT 2u
#define Motor_Right_Front_Input1__0__SHIFT 1u
#define Motor_Right_Front_Input1__AG CYREG_PRT2_AG
#define Motor_Right_Front_Input1__AMUX CYREG_PRT2_AMUX
#define Motor_Right_Front_Input1__BIE CYREG_PRT2_BIE
#define Motor_Right_Front_Input1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Motor_Right_Front_Input1__BYP CYREG_PRT2_BYP
#define Motor_Right_Front_Input1__CTL CYREG_PRT2_CTL
#define Motor_Right_Front_Input1__DM0 CYREG_PRT2_DM0
#define Motor_Right_Front_Input1__DM1 CYREG_PRT2_DM1
#define Motor_Right_Front_Input1__DM2 CYREG_PRT2_DM2
#define Motor_Right_Front_Input1__DR CYREG_PRT2_DR
#define Motor_Right_Front_Input1__INP_DIS CYREG_PRT2_INP_DIS
#define Motor_Right_Front_Input1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Motor_Right_Front_Input1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Motor_Right_Front_Input1__LCD_EN CYREG_PRT2_LCD_EN
#define Motor_Right_Front_Input1__MASK 0x02u
#define Motor_Right_Front_Input1__PORT 2u
#define Motor_Right_Front_Input1__PRT CYREG_PRT2_PRT
#define Motor_Right_Front_Input1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Motor_Right_Front_Input1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Motor_Right_Front_Input1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Motor_Right_Front_Input1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Motor_Right_Front_Input1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Motor_Right_Front_Input1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Motor_Right_Front_Input1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Motor_Right_Front_Input1__PS CYREG_PRT2_PS
#define Motor_Right_Front_Input1__SHIFT 1u
#define Motor_Right_Front_Input1__SLW CYREG_PRT2_SLW

/* Motor_Right_Front_Input2 */
#define Motor_Right_Front_Input2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Motor_Right_Front_Input2__0__MASK 0x01u
#define Motor_Right_Front_Input2__0__PC CYREG_PRT2_PC0
#define Motor_Right_Front_Input2__0__PORT 2u
#define Motor_Right_Front_Input2__0__SHIFT 0u
#define Motor_Right_Front_Input2__AG CYREG_PRT2_AG
#define Motor_Right_Front_Input2__AMUX CYREG_PRT2_AMUX
#define Motor_Right_Front_Input2__BIE CYREG_PRT2_BIE
#define Motor_Right_Front_Input2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Motor_Right_Front_Input2__BYP CYREG_PRT2_BYP
#define Motor_Right_Front_Input2__CTL CYREG_PRT2_CTL
#define Motor_Right_Front_Input2__DM0 CYREG_PRT2_DM0
#define Motor_Right_Front_Input2__DM1 CYREG_PRT2_DM1
#define Motor_Right_Front_Input2__DM2 CYREG_PRT2_DM2
#define Motor_Right_Front_Input2__DR CYREG_PRT2_DR
#define Motor_Right_Front_Input2__INP_DIS CYREG_PRT2_INP_DIS
#define Motor_Right_Front_Input2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Motor_Right_Front_Input2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Motor_Right_Front_Input2__LCD_EN CYREG_PRT2_LCD_EN
#define Motor_Right_Front_Input2__MASK 0x01u
#define Motor_Right_Front_Input2__PORT 2u
#define Motor_Right_Front_Input2__PRT CYREG_PRT2_PRT
#define Motor_Right_Front_Input2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Motor_Right_Front_Input2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Motor_Right_Front_Input2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Motor_Right_Front_Input2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Motor_Right_Front_Input2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Motor_Right_Front_Input2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Motor_Right_Front_Input2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Motor_Right_Front_Input2__PS CYREG_PRT2_PS
#define Motor_Right_Front_Input2__SHIFT 0u
#define Motor_Right_Front_Input2__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Platform Control Firmware"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000807Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 1
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
