Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 07:01:30 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 19:33:50 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_Intellight_Accelerat_0_0'. These changes may impact your design.


-Upgrade has added port 'learning'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 18:52:32 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 17:21:58 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

SUCCESS in the conversion of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 17:04:29 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'top_level_Intellight_Accelerat_0_0'. These changes may impact your design.


-Upgrade has added port 'mode'

-Upgrade has added port 'run'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  2 22:34:43 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

SUCCESS in the upgrade of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  2 22:01:31 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'R_WIDTH' from '16' to '0' has been ignored for IP 'top_level_Intellight_Accelerat_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 -user_name top_level_Intellight_Accelerat_0_0
set_property -dict "\
  CONFIG.ADDR_WIDTH {32} \
  CONFIG.CTR_WIDTH {16} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {8} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {top_level_Intellight_Accelerat_0_0} \
  CONFIG.L_WIDTH {4} \
  CONFIG.Q_WIDTH {16} \
  CONFIG.R_WIDTH {0} \
  CONFIG.S00_AXI.ADDR_WIDTH {8} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {top_level_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {64} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {top_level_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.clk.ASSOCIATED_BUSIF {} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {} \
  CONFIG.clk.CLK_DOMAIN {top_level_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.rst.INSERT_VIP {0} \
  CONFIG.rst.POLARITY {ACTIVE_HIGH} " [get_ips top_level_Intellight_Accelerat_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  2 19:50:51 2022
| Host         : DESKTOP-IH2NQ0H running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_level_Intellight_Accelerat_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of top_level_Intellight_Accelerat_0_0 (xilinx.com:user:Intellight_Accelerator:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'R_WIDTH' from '0' to '16' has been ignored for IP 'top_level_Intellight_Accelerat_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 -user_name top_level_Intellight_Accelerat_0_0
set_property -dict "\
  CONFIG.ADDR_WIDTH {32} \
  CONFIG.CTR_WIDTH {16} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {8} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {top_level_Intellight_Accelerat_0_0} \
  CONFIG.L_WIDTH {4} \
  CONFIG.Q_WIDTH {16} \
  CONFIG.R_WIDTH {16} \
  CONFIG.S00_AXI.ADDR_WIDTH {8} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {top_level_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {64} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {top_level_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.clk.ASSOCIATED_BUSIF {} \
  CONFIG.clk.ASSOCIATED_PORT {} \
  CONFIG.clk.ASSOCIATED_RESET {} \
  CONFIG.clk.CLK_DOMAIN {top_level_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.rst.INSERT_VIP {0} \
  CONFIG.rst.POLARITY {ACTIVE_HIGH} " [get_ips top_level_Intellight_Accelerat_0_0]


