{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712933300290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712933300290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 21:48:19 2024 " "Processing started: Fri Apr 12 21:48:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712933300290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933300290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933300291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712933300618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712933300619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_fillter.v 2 2 " "Found 2 design units, including 2 entities, in source file iir_fillter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_fillter " "Found entity 1: IIR_fillter" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712933307548 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_1 " "Found entity 2: testbench_1" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712933307548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933307548 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "multiply_fixed_point.v(66) " "Verilog HDL error at multiply_fixed_point.v(66): constant value overflow" {  } { { "../multiply_fixed_point.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/multiply_fixed_point.v" 66 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1712933307550 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "multiply_fixed_point.v(67) " "Verilog HDL error at multiply_fixed_point.v(67): constant value overflow" {  } { { "../multiply_fixed_point.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/multiply_fixed_point.v" 67 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1712933307551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_fixed_point.v 2 2 " "Found 2 design units, including 2 entities, in source file multiply_fixed_point.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_fixed_point " "Found entity 1: multiply_fixed_point" {  } { { "../multiply_fixed_point.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/multiply_fixed_point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712933307551 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Found entity 2: testbench" {  } { { "../multiply_fixed_point.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/multiply_fixed_point.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712933307551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933307551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file iir_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_stage " "Found entity 1: iir_stage" {  } { { "iir_stage.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712933307552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933307552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_filter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file iir_filter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_filter_tb " "Found entity 1: iir_filter_tb" {  } { { "iir_filter_tb.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_filter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712933307553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933307553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equalizer " "Found entity 1: Equalizer" {  } { { "Equalizer.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/Equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712933307555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933307555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iir_stage " "Elaborating entity \"iir_stage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712933307583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR_fillter IIR_fillter:biquad_1 " "Elaborating entity \"IIR_fillter\" for hierarchy \"IIR_fillter:biquad_1\"" {  } { { "iir_stage.v" "biquad_1" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712933307615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 IIR_fillter.v(63) " "Verilog HDL assignment warning at IIR_fillter.v(63): truncated value with size 20 to match size of target (16)" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712933307616 "|iir_stage|IIR_fillter:biquad_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_fixed_point IIR_fillter:biquad_1\|multiply_fixed_point:multi " "Elaborating entity \"multiply_fixed_point\" for hierarchy \"IIR_fillter:biquad_1\|multiply_fixed_point:multi\"" {  } { { "IIR_fillter.v" "multi" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712933307628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712933308410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712933308822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712933309121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712933309121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "846 " "Implemented 846 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712933309306 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712933309306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "745 " "Implemented 745 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712933309306 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "51 " "Implemented 51 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712933309306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712933309306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712933309320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 21:48:29 2024 " "Processing ended: Fri Apr 12 21:48:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712933309320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712933309320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712933309320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712933309320 ""}
