================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Aug 02 01:46:46 -03 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         digitrec
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              1212
FF:               1843
DSP:              0
BRAM:             0
URAM:             0
SRL:              4


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 5.788       |
| Post-Route     | 4.894       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                               | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                               | 1212 | 1843 |     |      |      |     |        |      |         |          |        |
|   (inst)                                           | 14   | 148  |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_3_fu_172                   | 9    | 11   |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_3_fu_172)               |      | 9    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 9    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_SET_KNN_SET_fu_156         | 10   | 43   |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_SET_KNN_SET_fu_156)     | 1    | 41   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 9    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177       | 1007 | 1415 |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177)   | 947  | 1413 |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 61   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201     | 41   | 82   |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201) | 27   | 80   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 14   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209     | 99   | 112  |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209) | 84   | 110  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 15   | 2    |     |      |      |     |        |      |         |          |        |
|   votes_U                                          | 32   | 32   |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.28%  | OK     |
| FD                                                        | 50%       | 1.73%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.21%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 35     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.03   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                             | ENDPOINT PIN                                                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                            |                                                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.106 | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/D    |            7 |        113 |          4.752 |          1.699 |        3.053 |
| Path2 | 0.179 | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/D     |            7 |        113 |          4.784 |          1.727 |        3.057 |
| Path3 | 0.184 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C              | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/CE |            0 |        288 |          4.527 |          0.456 |        4.071 |
| Path4 | 0.184 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C              | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/CE |            0 |        288 |          4.527 |          0.456 |        4.071 |
| Path5 | 0.233 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C              | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/CE       |            0 |        288 |          4.478 |          0.456 |        4.022 |
+-------+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg    | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11 | LUT.others.LUT3      |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3  | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry      | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0   | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1   | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2   | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[11]_i_1       | LUT.others.LUT5      |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]       | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg    | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11 | LUT.others.LUT3      |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3  | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry      | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0   | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1   | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2   | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[9]_i_1        | LUT.others.LUT5      |
    | grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                             | Primitive Type       |
    +-------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]             | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                             | Primitive Type       |
    +-------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]             | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                       | Primitive Type       |
    +-------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]       | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0] | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/DigitRec_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/DigitRec_failfast_routed.rpt                 |
| status                   | impl/verilog/report/DigitRec_status_routed.rpt                   |
| timing                   | impl/verilog/report/DigitRec_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/DigitRec_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/DigitRec_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/DigitRec_utilization_hierarchical_routed.rpt |
+--------------------------+------------------------------------------------------------------+


