============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:42:06 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs112/A                                          +0     115   
      drc_bufs112/Y         BUFX2             3  8.1   10   +39     154 F 
    ctr/countval[1] 
    g130/A                                                   +0     154   
    g130/Y                  INVX1             2  4.8    0    +9     163 R 
    g3/B                                                     +0     163   
    g3/Y                    OAI21X1           1  2.3    5   +14     176 F 
    g2/A                                                     +0     176   
    g2/Y                    OR2X1             1  2.7   14   +41     217 F 
    g126/A                                                   +0     217   
    g126/Y                  AOI22X1           1  1.5   43   +46     263 R 
    drc_bufs133/A                                            +0     263   
    drc_bufs133/Y           BUFX2             1  1.6    9   +34     297 R 
    g125/A                                                   +0     297   
    g125/Y                  INVX1             1  1.9   11   +15     312 F 
    g124/C                                                   +0     312   
    g124/Y                  OAI21X1           1  2.3   42   +19     331 R 
  genblk1[1].genblk1.sng/sn_out[0] 
  g10/B                                                      +0     331   
  g10/Y                     AND2X1            7 28.2  154  +120     452 R 
  stoch2bin/en 
    g3/A                                                     +0     452   
    g3/Y                    AND2X1            1  5.4   47   +39     491 R 
    g192/A                                                   +0     491   
    g192/Y                  XOR2X1            1  2.0   42   +37     528 R 
    countval_reg[6]/D       DFFSR                            +0     528   
    countval_reg[6]/CLK     setup                       0   +84     612 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4338ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[6]/D
