-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity retransmit_timer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxEng2timer_clearRet_1_dout : IN STD_LOGIC_VECTOR (16 downto 0);
    rxEng2timer_clearRet_1_empty_n : IN STD_LOGIC;
    rxEng2timer_clearRet_1_read : OUT STD_LOGIC;
    txEng2timer_setRetra_1_dout : IN STD_LOGIC_VECTOR (18 downto 0);
    txEng2timer_setRetra_1_empty_n : IN STD_LOGIC;
    txEng2timer_setRetra_1_read : OUT STD_LOGIC;
    rtTimer2eventEng_set_1_din : OUT STD_LOGIC_VECTOR (55 downto 0);
    rtTimer2eventEng_set_1_full_n : IN STD_LOGIC;
    rtTimer2eventEng_set_1_write : OUT STD_LOGIC;
    rtTimer2stateTable_r_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    rtTimer2stateTable_r_1_full_n : IN STD_LOGIC;
    rtTimer2stateTable_r_1_write : OUT STD_LOGIC;
    timer2rxApp_notifica_1_din : OUT STD_LOGIC_VECTOR (80 downto 0);
    timer2rxApp_notifica_1_full_n : IN STD_LOGIC;
    timer2rxApp_notifica_1_write : OUT STD_LOGIC;
    timer2txApp_notifica_1_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    timer2txApp_notifica_1_full_n : IN STD_LOGIC;
    timer2txApp_notifica_1_write : OUT STD_LOGIC );
end;


architecture behav of retransmit_timer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_47868D : STD_LOGIC_VECTOR (31 downto 0) := "00000000010001111000011010001101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_23C347 : STD_LOGIC_VECTOR (31 downto 0) := "00000000001000111100001101000111";
    constant ap_const_lv32_17D785 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000101111101011110000101";
    constant ap_const_lv32_BEBC3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010111110101111000011";
    constant ap_const_lv32_2625B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000100110001001011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv16_3E7 : STD_LOGIC_VECTOR (15 downto 0) := "0000001111100111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv17_1FFFD : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111101";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv65_10000000000000000 : STD_LOGIC_VECTOR (64 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal and_ln80_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op16_read_state1 : BOOLEAN;
    signal tmp_348_nbreadreq_fu_158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op23_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal and_ln80_reg_765 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln80_reg_765_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_769 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_769_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0158_0_i_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_350_reg_835 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_851 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_351_nbwritereq_fu_172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_352_fu_692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op87_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal and_ln80_reg_765_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_769_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0158_0_i_reg_255_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_350_reg_835_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_851_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_351_reg_865 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_352_reg_869 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op110_write_state5 : BOOLEAN;
    signal icmp_ln175_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op112_write_state5 : BOOLEAN;
    signal ap_predicate_op115_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal rt_waitForWrite : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rt_update_sessionID_s : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rt_prevPosition_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rt_update_stop : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal retransmitTimerTable_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_ce0 : STD_LOGIC;
    signal retransmitTimerTable_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal retransmitTimerTable_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_ce1 : STD_LOGIC;
    signal retransmitTimerTable_we1 : STD_LOGIC;
    signal retransmitTimerTable_d1 : STD_LOGIC_VECTOR (38 downto 0);
    signal rt_position_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rxEng2timer_clearRet_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txEng2timer_setRetra_1_blk_n : STD_LOGIC;
    signal rtTimer2eventEng_set_1_blk_n : STD_LOGIC;
    signal rtTimer2stateTable_r_1_blk_n : STD_LOGIC;
    signal timer2txApp_notifica_1_blk_n : STD_LOGIC;
    signal timer2rxApp_notifica_1_blk_n : STD_LOGIC;
    signal tmp_sessionID_V_reg_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sessionID_V_reg_232_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sessionID_V_reg_232_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln80_reg_765_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln94_reg_769_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_349_reg_773 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_349_reg_773_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_348_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal currID_V_1_fu_468_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal currID_V_1_reg_782 : STD_LOGIC_VECTOR (15 downto 0);
    signal retransmitTimerTable_1_reg_794 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_1_reg_794_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_1_reg_794_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln108_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retransmitTimerTable_4_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_4_reg_804_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal retransmitTimerTable_7_reg_810 : STD_LOGIC_VECTOR (38 downto 0);
    signal t_V_1_fu_606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_fu_610_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_V_2_reg_821 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_350_fu_620_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_type_reg_840 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln895_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0158_0_i_phi_fu_260_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln701_fu_644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln82_fu_684_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal select_ln82_reg_860 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln175_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_sessionID_V_reg_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_reg_243 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_reg_243 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_243 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0158_0_i_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0158_0_i_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0158_0_i_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_459_phi_fu_277_p22 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_459_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_459_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_459_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_459_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_460_phi_fu_312_p22 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_460_reg_309 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_460_reg_309 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_460_reg_309 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_460_reg_309 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_empty_461_phi_fu_346_p22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_461_reg_342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_461_reg_342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_461_reg_342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_461_reg_342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_462_phi_fu_383_p22 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_462_reg_380 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_462_reg_380 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_462_reg_380 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_462_reg_380 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_rt_count_V_fu_699_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln544_fu_482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_18_fu_586_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln321_fu_444_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_rt_prevPosition_V_lo : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln117_fu_528_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_94_fu_574_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_nbreadreq_fu_144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal retransmitTimerTable_8_fu_722_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal retransmitTimerTable_6_fu_735_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln883_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln94_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln700_fu_498_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln700_fu_502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln891_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln891_fu_508_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln117_fu_520_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln215_fu_538_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_541_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln108_fu_547_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln108_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retransmitTimerTable_3_fu_650_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_347_fu_662_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal retransmitTimerTable_5_fu_672_p5 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op52_load_state2 : BOOLEAN;
    signal ap_enable_operation_52 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op59_load_state3 : BOOLEAN;
    signal ap_enable_operation_59 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op97_store_state4 : BOOLEAN;
    signal ap_enable_operation_97 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_operation_99 : BOOLEAN;
    signal ap_enable_operation_54 : BOOLEAN;
    signal ap_enable_operation_76 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_98 : BOOLEAN;
    signal ap_condition_66 : BOOLEAN;
    signal ap_condition_172 : BOOLEAN;
    signal ap_condition_322 : BOOLEAN;
    signal ap_condition_320 : BOOLEAN;
    signal ap_condition_416 : BOOLEAN;
    signal ap_condition_425 : BOOLEAN;

    component retransmit_timer_zec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (38 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (38 downto 0) );
    end component;



begin
    retransmitTimerTable_U : component retransmit_timer_zec
    generic map (
        DataWidth => 39,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => retransmitTimerTable_address0,
        ce0 => retransmitTimerTable_ce0,
        q0 => retransmitTimerTable_q0,
        address1 => retransmitTimerTable_address1,
        ce1 => retransmitTimerTable_ce1,
        we1 => retransmitTimerTable_we1,
        d1 => retransmitTimerTable_d1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_empty_reg_243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_boolean_1 = ap_condition_66)) then 
                    ap_phi_reg_pp0_iter1_empty_reg_243 <= txEng2timer_setRetra_1_dout(18 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_empty_reg_243 <= ap_phi_reg_pp0_iter0_empty_reg_243;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_0158_0_i_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_boolean_1 = ap_condition_66)) then 
                    ap_phi_reg_pp0_iter1_p_0158_0_i_reg_255 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_0158_0_i_reg_255 <= ap_phi_reg_pp0_iter0_p_0158_0_i_reg_255;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tmp_sessionID_V_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_boolean_1 = ap_condition_66)) then 
                    ap_phi_reg_pp0_iter1_tmp_sessionID_V_reg_232 <= currID_V_1_fu_468_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_sessionID_V_reg_232 <= ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_232;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0158_0_i_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_320)) then
                if ((ap_const_boolean_1 = ap_condition_322)) then 
                    ap_phi_reg_pp0_iter2_p_0158_0_i_reg_255 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0158_0_i_reg_255 <= ap_phi_reg_pp0_iter1_p_0158_0_i_reg_255;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_459_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (icmp_ln895_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= add_ln701_fu_644_p2;
            elsif ((((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= t_V_1_fu_606_p1;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= ap_const_lv32_2625B;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= ap_const_lv32_BEBC3;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= ap_const_lv32_17D785;
            elsif (((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= ap_const_lv32_23C347;
            elsif ((not((t_V_2_fu_610_p4 = ap_const_lv3_3)) and not((t_V_2_fu_610_p4 = ap_const_lv3_2)) and not((t_V_2_fu_610_p4 = ap_const_lv3_1)) and not((t_V_2_fu_610_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= ap_const_lv32_47868D;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_459_reg_269 <= ap_phi_reg_pp0_iter2_empty_459_reg_269;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_460_reg_309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (icmp_ln895_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_460_reg_309 <= retransmitTimerTable_q0(38 downto 36);
            elsif ((((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((t_V_2_fu_610_p4 = ap_const_lv3_3)) and not((t_V_2_fu_610_p4 = ap_const_lv3_2)) and not((t_V_2_fu_610_p4 = ap_const_lv3_1)) and not((t_V_2_fu_610_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_460_reg_309 <= ap_phi_reg_pp0_iter2_empty_reg_243;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_460_reg_309 <= ap_phi_reg_pp0_iter2_empty_460_reg_309;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_461_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_461_reg_342 <= retransmitTimerTable_q0(35 downto 35);
            elsif ((((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((t_V_2_fu_610_p4 = ap_const_lv3_3)) and not((t_V_2_fu_610_p4 = ap_const_lv3_2)) and not((t_V_2_fu_610_p4 = ap_const_lv3_1)) and not((t_V_2_fu_610_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (icmp_ln895_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_461_reg_342 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_461_reg_342 <= ap_phi_reg_pp0_iter2_empty_461_reg_342;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_empty_462_reg_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not((t_V_2_fu_610_p4 = ap_const_lv3_3)) and not((t_V_2_fu_610_p4 = ap_const_lv3_2)) and not((t_V_2_fu_610_p4 = ap_const_lv3_1)) and not((t_V_2_fu_610_p4 = ap_const_lv3_0)) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (t_V_2_fu_610_p4 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_1) and (tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (tmp_350_fu_620_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (icmp_ln895_fu_638_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_empty_462_reg_380 <= retransmitTimerTable_q0(34 downto 32);
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_empty_462_reg_380 <= ap_phi_reg_pp0_iter2_empty_462_reg_380;
            end if; 
        end if;
    end process;

    rt_position_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_425)) then
                if (((tmp_348_reg_778 = ap_const_lv1_1) and (or_ln108_fu_568_p2 = ap_const_lv1_0))) then 
                    rt_position_V <= add_ln700_94_fu_574_p2;
                elsif ((tmp_348_reg_778 = ap_const_lv1_0)) then 
                    rt_position_V <= zext_ln117_fu_528_p1;
                end if;
            end if; 
        end if;
    end process;

    rt_waitForWrite_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_172)) then
                if ((ap_const_lv1_1 = and_ln80_fu_426_p2)) then 
                    rt_waitForWrite <= ap_const_lv1_0;
                elsif (((or_ln94_fu_438_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_426_p2))) then 
                    rt_waitForWrite <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    tmp_sessionID_V_reg_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_320)) then
                if ((ap_const_boolean_1 = ap_condition_322)) then 
                    tmp_sessionID_V_reg_232 <= rt_position_V;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    tmp_sessionID_V_reg_232 <= ap_phi_reg_pp0_iter1_tmp_sessionID_V_reg_232;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln80_reg_765 <= and_ln80_fu_426_p2;
                and_ln80_reg_765_pp0_iter1_reg <= and_ln80_reg_765;
                or_ln94_reg_769_pp0_iter1_reg <= or_ln94_reg_769;
                retransmitTimerTable_1_reg_794_pp0_iter1_reg <= retransmitTimerTable_1_reg_794;
                tmp_349_reg_773_pp0_iter1_reg <= tmp_349_reg_773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln80_reg_765_pp0_iter2_reg <= and_ln80_reg_765_pp0_iter1_reg;
                and_ln80_reg_765_pp0_iter3_reg <= and_ln80_reg_765_pp0_iter2_reg;
                icmp_ln895_reg_851_pp0_iter3_reg <= icmp_ln895_reg_851;
                or_ln94_reg_769_pp0_iter2_reg <= or_ln94_reg_769_pp0_iter1_reg;
                or_ln94_reg_769_pp0_iter3_reg <= or_ln94_reg_769_pp0_iter2_reg;
                p_0158_0_i_reg_255_pp0_iter3_reg <= p_0158_0_i_reg_255;
                retransmitTimerTable_1_reg_794_pp0_iter2_reg <= retransmitTimerTable_1_reg_794_pp0_iter1_reg;
                retransmitTimerTable_4_reg_804_pp0_iter2_reg <= retransmitTimerTable_4_reg_804;
                tmp_350_reg_835_pp0_iter3_reg <= tmp_350_reg_835;
                tmp_sessionID_V_reg_232_pp0_iter2_reg <= tmp_sessionID_V_reg_232;
                tmp_sessionID_V_reg_232_pp0_iter3_reg <= tmp_sessionID_V_reg_232_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_empty_459_reg_269 <= ap_phi_reg_pp0_iter0_empty_459_reg_269;
                ap_phi_reg_pp0_iter1_empty_460_reg_309 <= ap_phi_reg_pp0_iter0_empty_460_reg_309;
                ap_phi_reg_pp0_iter1_empty_461_reg_342 <= ap_phi_reg_pp0_iter0_empty_461_reg_342;
                ap_phi_reg_pp0_iter1_empty_462_reg_380 <= ap_phi_reg_pp0_iter0_empty_462_reg_380;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_empty_459_reg_269 <= ap_phi_reg_pp0_iter1_empty_459_reg_269;
                ap_phi_reg_pp0_iter2_empty_460_reg_309 <= ap_phi_reg_pp0_iter1_empty_460_reg_309;
                ap_phi_reg_pp0_iter2_empty_461_reg_342 <= ap_phi_reg_pp0_iter1_empty_461_reg_342;
                ap_phi_reg_pp0_iter2_empty_462_reg_380 <= ap_phi_reg_pp0_iter1_empty_462_reg_380;
                ap_phi_reg_pp0_iter2_empty_reg_243 <= ap_phi_reg_pp0_iter1_empty_reg_243;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_348_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (or_ln94_fu_438_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_426_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                currID_V_1_reg_782 <= currID_V_1_fu_468_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (tmp_352_fu_692_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln175_reg_873 <= icmp_ln175_fu_717_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_350_fu_620_p3 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_phi_mux_p_0158_0_i_phi_fu_260_p4 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln895_reg_851 <= icmp_ln895_fu_638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln80_fu_426_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln94_reg_769 <= or_ln94_fu_438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_0158_0_i_reg_255 <= ap_phi_reg_pp0_iter2_p_0158_0_i_reg_255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_fu_426_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransmitTimerTable_1_reg_794 <= zext_ln544_fu_482_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransmitTimerTable_4_reg_804 <= zext_ln544_18_fu_586_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransmitTimerTable_7_reg_810 <= retransmitTimerTable_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_prevPosition_V <= ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_438_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_426_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_update_sessionID_s <= trunc_ln321_fu_444_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rt_update_stop <= tmp_349_reg_773_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln80_reg_765_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln82_reg_860 <= select_ln82_fu_684_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                t_V_2_reg_821 <= retransmitTimerTable_q0(34 downto 32);
                tmp_350_reg_835 <= retransmitTimerTable_q0(35 downto 35);
                tmp_type_reg_840 <= retransmitTimerTable_q0(38 downto 36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_438_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_426_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_348_reg_778 <= tmp_348_nbreadreq_fu_158_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln94_fu_438_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_426_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_349_reg_773 <= rxEng2timer_clearRet_1_dout(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_351_reg_865 <= (0=>rtTimer2eventEng_set_1_full_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_352_reg_869 <= retransmitTimerTable_7_reg_810(34 downto 34);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln700_94_fu_574_p2 <= std_logic_vector(unsigned(rt_position_V) + unsigned(ap_const_lv16_5));
    add_ln700_fu_502_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(rt_position_V));
    add_ln701_fu_644_p2 <= std_logic_vector(unsigned(t_V_1_fu_606_p1) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln891_fu_508_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(trunc_ln700_fu_498_p1));
    and_ln80_fu_426_p2 <= (rt_waitForWrite and icmp_ln883_fu_420_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op23_read_state1, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op23_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op23_read_state1, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op23_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op23_read_state1, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op23_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, txEng2timer_setRetra_1_empty_n, ap_predicate_op23_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((txEng2timer_setRetra_1_empty_n = ap_const_logic_0) and (ap_predicate_op23_read_state1 = ap_const_boolean_1)) or ((rxEng2timer_clearRet_1_empty_n = ap_const_logic_0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= ((rtTimer2eventEng_set_1_full_n = ap_const_logic_0) and (ap_predicate_op87_write_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= (((timer2txApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1)) or ((timer2rxApp_notifica_1_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1)) or ((rtTimer2stateTable_r_1_full_n = ap_const_logic_0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1)));
    end process;


    ap_condition_172_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_172 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_320_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_320 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_322_assign_proc : process(and_ln80_reg_765, or_ln94_reg_769, tmp_348_reg_778)
    begin
                ap_condition_322 <= ((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765) and (tmp_348_reg_778 = ap_const_lv1_0));
    end process;


    ap_condition_416_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_416 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_425_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_reg_765, or_ln94_reg_769, ap_block_pp0_stage0_11001)
    begin
                ap_condition_425 <= ((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_66_assign_proc : process(and_ln80_fu_426_p2, or_ln94_fu_438_p2, tmp_348_nbreadreq_fu_158_p3)
    begin
                ap_condition_66 <= ((tmp_348_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (or_ln94_fu_438_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_426_p2));
    end process;


    ap_condition_98_assign_proc : process(and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, p_0158_0_i_reg_255, tmp_350_reg_835, icmp_ln895_reg_851)
    begin
                ap_condition_98 <= ((icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_52_assign_proc : process(ap_predicate_op52_load_state2)
    begin
                ap_enable_operation_52 <= (ap_predicate_op52_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_54_assign_proc : process(and_ln80_reg_765)
    begin
                ap_enable_operation_54 <= (ap_const_lv1_1 = and_ln80_reg_765);
    end process;


    ap_enable_operation_59_assign_proc : process(ap_predicate_op59_load_state3)
    begin
                ap_enable_operation_59 <= (ap_predicate_op59_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_76_assign_proc : process(and_ln80_reg_765_pp0_iter1_reg)
    begin
                ap_enable_operation_76 <= (ap_const_lv1_1 = and_ln80_reg_765_pp0_iter1_reg);
    end process;


    ap_enable_operation_97_assign_proc : process(ap_predicate_op97_store_state4)
    begin
                ap_enable_operation_97 <= (ap_predicate_op97_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_99_assign_proc : process(and_ln80_reg_765_pp0_iter2_reg)
    begin
                ap_enable_operation_99 <= (ap_const_lv1_1 = and_ln80_reg_765_pp0_iter2_reg);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_459_phi_fu_277_p22_assign_proc : process(and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, p_0158_0_i_reg_255, tmp_350_reg_835, icmp_ln895_reg_851, tmp_351_nbwritereq_fu_172_p3, tmp_352_fu_692_p3, ap_phi_reg_pp0_iter3_empty_459_reg_269)
    begin
        if ((((icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_0) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg)) or ((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (tmp_352_fu_692_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg)) or ((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (tmp_352_fu_692_p3 = ap_const_lv1_0)))) then 
            ap_phi_mux_empty_459_phi_fu_277_p22 <= ap_const_lv32_0;
        else 
            ap_phi_mux_empty_459_phi_fu_277_p22 <= ap_phi_reg_pp0_iter3_empty_459_reg_269;
        end if; 
    end process;


    ap_phi_mux_empty_460_phi_fu_312_p22_assign_proc : process(and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, p_0158_0_i_reg_255, tmp_350_reg_835, icmp_ln895_reg_851, tmp_351_nbwritereq_fu_172_p3, tmp_352_fu_692_p3, tmp_type_reg_840, ap_phi_reg_pp0_iter3_empty_460_reg_309)
    begin
        if ((((icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_0) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg)) or ((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (tmp_352_fu_692_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg)) or ((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (tmp_352_fu_692_p3 = ap_const_lv1_0)))) then 
            ap_phi_mux_empty_460_phi_fu_312_p22 <= tmp_type_reg_840;
        else 
            ap_phi_mux_empty_460_phi_fu_312_p22 <= ap_phi_reg_pp0_iter3_empty_460_reg_309;
        end if; 
    end process;


    ap_phi_mux_empty_461_phi_fu_346_p22_assign_proc : process(and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, p_0158_0_i_reg_255, tmp_350_reg_835, icmp_ln895_reg_851, tmp_351_nbwritereq_fu_172_p3, tmp_352_fu_692_p3, ap_phi_reg_pp0_iter3_empty_461_reg_342)
    begin
        if (((icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_0) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg))) then 
            ap_phi_mux_empty_461_phi_fu_346_p22 <= ap_const_lv1_1;
        elsif ((((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (tmp_352_fu_692_p3 = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg)) or ((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (tmp_352_fu_692_p3 = ap_const_lv1_0)))) then 
            ap_phi_mux_empty_461_phi_fu_346_p22 <= ap_const_lv1_0;
        else 
            ap_phi_mux_empty_461_phi_fu_346_p22 <= ap_phi_reg_pp0_iter3_empty_461_reg_342;
        end if; 
    end process;


    ap_phi_mux_empty_462_phi_fu_383_p22_assign_proc : process(tmp_351_nbwritereq_fu_172_p3, tmp_352_fu_692_p3, t_V_2_reg_821, ap_phi_reg_pp0_iter3_empty_462_reg_380, tmp_rt_count_V_fu_699_p2, ap_condition_98)
    begin
        if ((ap_const_boolean_1 = ap_condition_98)) then
            if ((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_empty_462_phi_fu_383_p22 <= t_V_2_reg_821;
            elsif (((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (tmp_352_fu_692_p3 = ap_const_lv1_1))) then 
                ap_phi_mux_empty_462_phi_fu_383_p22 <= ap_const_lv3_0;
            elsif (((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (tmp_352_fu_692_p3 = ap_const_lv1_0))) then 
                ap_phi_mux_empty_462_phi_fu_383_p22 <= tmp_rt_count_V_fu_699_p2;
            else 
                ap_phi_mux_empty_462_phi_fu_383_p22 <= ap_phi_reg_pp0_iter3_empty_462_reg_380;
            end if;
        else 
            ap_phi_mux_empty_462_phi_fu_383_p22 <= ap_phi_reg_pp0_iter3_empty_462_reg_380;
        end if; 
    end process;

    ap_phi_mux_p_0158_0_i_phi_fu_260_p4 <= ap_phi_reg_pp0_iter2_p_0158_0_i_reg_255;

    ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4_assign_proc : process(and_ln80_reg_765, or_ln94_reg_769, rt_position_V, tmp_348_reg_778, ap_phi_reg_pp0_iter1_tmp_sessionID_V_reg_232)
    begin
        if (((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765) and (tmp_348_reg_778 = ap_const_lv1_0))) then 
            ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4 <= rt_position_V;
        else 
            ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4 <= ap_phi_reg_pp0_iter1_tmp_sessionID_V_reg_232;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_459_reg_269 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_460_reg_309 <= "XXX";
    ap_phi_reg_pp0_iter0_empty_461_reg_342 <= "X";
    ap_phi_reg_pp0_iter0_empty_462_reg_380 <= "XXX";
    ap_phi_reg_pp0_iter0_empty_reg_243 <= "XXX";
    ap_phi_reg_pp0_iter0_p_0158_0_i_reg_255 <= "X";
    ap_phi_reg_pp0_iter0_tmp_sessionID_V_reg_232 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op110_write_state5_assign_proc : process(and_ln80_reg_765_pp0_iter3_reg, or_ln94_reg_769_pp0_iter3_reg, p_0158_0_i_reg_255_pp0_iter3_reg, tmp_350_reg_835_pp0_iter3_reg, icmp_ln895_reg_851_pp0_iter3_reg, tmp_351_reg_865, tmp_352_reg_869)
    begin
                ap_predicate_op110_write_state5 <= ((tmp_352_reg_869 = ap_const_lv1_1) and (tmp_351_reg_865 = ap_const_lv1_1) and (icmp_ln895_reg_851_pp0_iter3_reg = ap_const_lv1_1) and (tmp_350_reg_835_pp0_iter3_reg = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter3_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter3_reg));
    end process;


    ap_predicate_op112_write_state5_assign_proc : process(and_ln80_reg_765_pp0_iter3_reg, or_ln94_reg_769_pp0_iter3_reg, p_0158_0_i_reg_255_pp0_iter3_reg, tmp_350_reg_835_pp0_iter3_reg, icmp_ln895_reg_851_pp0_iter3_reg, tmp_351_reg_865, tmp_352_reg_869, icmp_ln175_reg_873)
    begin
                ap_predicate_op112_write_state5 <= ((tmp_352_reg_869 = ap_const_lv1_1) and (tmp_351_reg_865 = ap_const_lv1_1) and (icmp_ln895_reg_851_pp0_iter3_reg = ap_const_lv1_1) and (tmp_350_reg_835_pp0_iter3_reg = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln175_reg_873 = ap_const_lv1_0) and (p_0158_0_i_reg_255_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter3_reg));
    end process;


    ap_predicate_op115_write_state5_assign_proc : process(and_ln80_reg_765_pp0_iter3_reg, or_ln94_reg_769_pp0_iter3_reg, p_0158_0_i_reg_255_pp0_iter3_reg, tmp_350_reg_835_pp0_iter3_reg, icmp_ln895_reg_851_pp0_iter3_reg, tmp_351_reg_865, tmp_352_reg_869, icmp_ln175_reg_873)
    begin
                ap_predicate_op115_write_state5 <= ((icmp_ln175_reg_873 = ap_const_lv1_1) and (tmp_352_reg_869 = ap_const_lv1_1) and (tmp_351_reg_865 = ap_const_lv1_1) and (icmp_ln895_reg_851_pp0_iter3_reg = ap_const_lv1_1) and (tmp_350_reg_835_pp0_iter3_reg = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter3_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter3_reg));
    end process;


    ap_predicate_op16_read_state1_assign_proc : process(and_ln80_fu_426_p2, or_ln94_fu_438_p2)
    begin
                ap_predicate_op16_read_state1 <= ((or_ln94_fu_438_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_fu_426_p2));
    end process;


    ap_predicate_op23_read_state1_assign_proc : process(and_ln80_fu_426_p2, or_ln94_fu_438_p2, tmp_348_nbreadreq_fu_158_p3)
    begin
                ap_predicate_op23_read_state1 <= ((tmp_348_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (or_ln94_fu_438_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_fu_426_p2));
    end process;


    ap_predicate_op52_load_state2_assign_proc : process(and_ln80_reg_765, or_ln94_reg_769)
    begin
                ap_predicate_op52_load_state2 <= ((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765));
    end process;


    ap_predicate_op59_load_state3_assign_proc : process(and_ln80_reg_765_pp0_iter1_reg, or_ln94_reg_769_pp0_iter1_reg)
    begin
                ap_predicate_op59_load_state3 <= ((or_ln94_reg_769_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter1_reg));
    end process;


    ap_predicate_op87_write_state4_assign_proc : process(and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, p_0158_0_i_reg_255, tmp_350_reg_835, icmp_ln895_reg_851, tmp_351_nbwritereq_fu_172_p3, tmp_352_fu_692_p3)
    begin
                ap_predicate_op87_write_state4 <= ((tmp_351_nbwritereq_fu_172_p3 = ap_const_lv1_1) and (icmp_ln895_reg_851 = ap_const_lv1_1) and (tmp_350_reg_835 = ap_const_lv1_1) and (or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (p_0158_0_i_reg_255 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (tmp_352_fu_692_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op97_store_state4_assign_proc : process(and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg)
    begin
                ap_predicate_op97_store_state4 <= ((or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_rt_prevPosition_V_lo_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_reg_765, or_ln94_reg_769, rt_prevPosition_V, ap_block_pp0_stage0, ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4)
    begin
        if (((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_rt_prevPosition_V_lo <= ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4;
        else 
            ap_sig_allocacmp_rt_prevPosition_V_lo <= rt_prevPosition_V;
        end if; 
    end process;

    currID_V_1_fu_468_p1 <= txEng2timer_setRetra_1_dout(16 - 1 downto 0);
    icmp_ln108_fu_551_p2 <= "1" when (signed(ret_V_fu_541_p2) < signed(zext_ln108_fu_547_p1)) else "0";
    icmp_ln175_fu_717_p2 <= "1" when (tmp_type_reg_840 = ap_const_lv3_3) else "0";
    icmp_ln883_fu_420_p2 <= "0" when (rt_update_sessionID_s = ap_sig_allocacmp_rt_prevPosition_V_lo) else "1";
    icmp_ln891_fu_514_p2 <= "1" when (unsigned(add_ln700_fu_502_p2) > unsigned(ap_const_lv16_3E7)) else "0";
    icmp_ln895_fu_638_p2 <= "1" when (t_V_1_fu_606_p1 = ap_const_lv32_0) else "0";
    icmp_ln899_fu_563_p2 <= "1" when (unsigned(rt_position_V) > unsigned(currID_V_1_reg_782)) else "0";
    or_ln108_fu_568_p2 <= (xor_ln108_fu_557_p2 or icmp_ln899_fu_563_p2);
    or_ln94_fu_438_p2 <= (xor_ln94_fu_432_p2 or rt_waitForWrite);
    ret_V_fu_541_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFD) + signed(zext_ln215_fu_538_p1));
    retransmitTimerTable_3_fu_650_p5 <= (retransmitTimerTable_q0(38 downto 32) & ap_const_lv32_0);
    retransmitTimerTable_5_fu_672_p5 <= (retransmitTimerTable_q0(38 downto 32) & ap_const_lv32_2625B);
    retransmitTimerTable_6_fu_735_p5 <= (select_ln82_reg_860(38 downto 35) & ap_const_lv3_0 & select_ln82_reg_860(31 downto 0));
    retransmitTimerTable_8_fu_722_p5 <= (((ap_phi_mux_empty_460_phi_fu_312_p22 & ap_phi_mux_empty_461_phi_fu_346_p22) & ap_phi_mux_empty_462_phi_fu_383_p22) & ap_phi_mux_empty_459_phi_fu_277_p22);

    retransmitTimerTable_address0_assign_proc : process(and_ln80_reg_765, or_ln94_reg_769, retransmitTimerTable_1_reg_794, zext_ln544_18_fu_586_p1, ap_condition_416)
    begin
        if ((ap_const_boolean_1 = ap_condition_416)) then
            if ((ap_const_lv1_1 = and_ln80_reg_765)) then 
                retransmitTimerTable_address0 <= retransmitTimerTable_1_reg_794;
            elsif (((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765))) then 
                retransmitTimerTable_address0 <= zext_ln544_18_fu_586_p1(10 - 1 downto 0);
            else 
                retransmitTimerTable_address0 <= "XXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_address1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, ap_block_pp0_stage0, retransmitTimerTable_1_reg_794_pp0_iter2_reg, retransmitTimerTable_4_reg_804_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_lv1_1 = and_ln80_reg_765_pp0_iter2_reg)) then 
                retransmitTimerTable_address1 <= retransmitTimerTable_1_reg_794_pp0_iter2_reg;
            elsif (((or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg))) then 
                retransmitTimerTable_address1 <= retransmitTimerTable_4_reg_804_pp0_iter2_reg;
            else 
                retransmitTimerTable_address1 <= "XXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln80_reg_765, or_ln94_reg_769, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_lv1_1 = and_ln80_reg_765) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_ln94_reg_769 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_ce0 <= ap_const_logic_1;
        else 
            retransmitTimerTable_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    retransmitTimerTable_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln80_reg_765_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_ce1 <= ap_const_logic_1;
        else 
            retransmitTimerTable_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    retransmitTimerTable_d1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, ap_block_pp0_stage0, retransmitTimerTable_8_fu_722_p5, retransmitTimerTable_6_fu_735_p5)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_const_lv1_1 = and_ln80_reg_765_pp0_iter2_reg)) then 
                retransmitTimerTable_d1 <= retransmitTimerTable_6_fu_735_p5;
            elsif (((or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg))) then 
                retransmitTimerTable_d1 <= retransmitTimerTable_8_fu_722_p5;
            else 
                retransmitTimerTable_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            retransmitTimerTable_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    retransmitTimerTable_we1_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln80_reg_765_pp0_iter2_reg, or_ln94_reg_769_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((or_ln94_reg_769_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln80_reg_765_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln80_reg_765_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            retransmitTimerTable_we1 <= ap_const_logic_1;
        else 
            retransmitTimerTable_we1 <= ap_const_logic_0;
        end if; 
    end process;


    rtTimer2eventEng_set_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, rtTimer2eventEng_set_1_full_n, ap_predicate_op87_write_state4, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op87_write_state4 = ap_const_boolean_1))) then 
            rtTimer2eventEng_set_1_blk_n <= rtTimer2eventEng_set_1_full_n;
        else 
            rtTimer2eventEng_set_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rtTimer2eventEng_set_1_din <= (((tmp_rt_count_V_fu_699_p2 & ap_const_lv34_0) & tmp_sessionID_V_reg_232_pp0_iter2_reg) & tmp_type_reg_840);

    rtTimer2eventEng_set_1_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_predicate_op87_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_op87_write_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rtTimer2eventEng_set_1_write <= ap_const_logic_1;
        else 
            rtTimer2eventEng_set_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rtTimer2stateTable_r_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, rtTimer2stateTable_r_1_full_n, ap_predicate_op110_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op110_write_state5 = ap_const_boolean_1))) then 
            rtTimer2stateTable_r_1_blk_n <= rtTimer2stateTable_r_1_full_n;
        else 
            rtTimer2stateTable_r_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rtTimer2stateTable_r_1_din <= tmp_sessionID_V_reg_232_pp0_iter3_reg;

    rtTimer2stateTable_r_1_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op110_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op110_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rtTimer2stateTable_r_1_write <= ap_const_logic_1;
        else 
            rtTimer2stateTable_r_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng2timer_clearRet_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rxEng2timer_clearRet_1_empty_n, ap_predicate_op16_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1))) then 
            rxEng2timer_clearRet_1_blk_n <= rxEng2timer_clearRet_1_empty_n;
        else 
            rxEng2timer_clearRet_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxEng2timer_clearRet_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op16_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op16_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng2timer_clearRet_1_read <= ap_const_logic_1;
        else 
            rxEng2timer_clearRet_1_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln117_fu_520_p3 <= 
        ap_const_lv10_0 when (icmp_ln891_fu_514_p2(0) = '1') else 
        add_ln891_fu_508_p2;
    select_ln82_fu_684_p3 <= 
        tmp_347_fu_662_p4 when (rt_update_stop(0) = '1') else 
        retransmitTimerTable_5_fu_672_p5;
    t_V_1_fu_606_p1 <= retransmitTimerTable_q0(32 - 1 downto 0);
    t_V_2_fu_610_p4 <= retransmitTimerTable_q0(34 downto 32);

    timer2rxApp_notifica_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, timer2rxApp_notifica_1_full_n, ap_predicate_op112_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op112_write_state5 = ap_const_boolean_1))) then 
            timer2rxApp_notifica_1_blk_n <= timer2rxApp_notifica_1_full_n;
        else 
            timer2rxApp_notifica_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timer2rxApp_notifica_1_din <= (ap_const_lv65_10000000000000000 & tmp_sessionID_V_reg_232_pp0_iter3_reg);

    timer2rxApp_notifica_1_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op112_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op112_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            timer2rxApp_notifica_1_write <= ap_const_logic_1;
        else 
            timer2rxApp_notifica_1_write <= ap_const_logic_0;
        end if; 
    end process;


    timer2txApp_notifica_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, timer2txApp_notifica_1_full_n, ap_predicate_op115_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op115_write_state5 = ap_const_boolean_1))) then 
            timer2txApp_notifica_1_blk_n <= timer2txApp_notifica_1_full_n;
        else 
            timer2txApp_notifica_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timer2txApp_notifica_1_din <= (ap_const_lv1_0 & tmp_sessionID_V_reg_232_pp0_iter3_reg);

    timer2txApp_notifica_1_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op115_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op115_write_state5 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            timer2txApp_notifica_1_write <= ap_const_logic_1;
        else 
            timer2txApp_notifica_1_write <= ap_const_logic_0;
        end if; 
    end process;

    
    tmp_347_fu_662_p4_proc : process(retransmitTimerTable_3_fu_650_p5)
    begin
        tmp_347_fu_662_p4 <= retransmitTimerTable_3_fu_650_p5;
        tmp_347_fu_662_p4(35) <= ap_const_lv1_0(0);
    end process;

    tmp_348_nbreadreq_fu_158_p3 <= (0=>(txEng2timer_setRetra_1_empty_n), others=>'-');
    tmp_350_fu_620_p3 <= retransmitTimerTable_q0(35 downto 35);
    tmp_351_nbwritereq_fu_172_p3 <= (0=>rtTimer2eventEng_set_1_full_n, others=>'-');
    tmp_352_fu_692_p3 <= retransmitTimerTable_7_reg_810(34 downto 34);
    tmp_nbreadreq_fu_144_p3 <= (0=>(rxEng2timer_clearRet_1_empty_n), others=>'-');
    tmp_rt_count_V_fu_699_p2 <= std_logic_vector(unsigned(t_V_2_reg_821) + unsigned(ap_const_lv3_1));
    trunc_ln321_fu_444_p1 <= rxEng2timer_clearRet_1_dout(16 - 1 downto 0);
    trunc_ln700_fu_498_p1 <= rt_position_V(10 - 1 downto 0);

    txEng2timer_setRetra_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, txEng2timer_setRetra_1_empty_n, ap_predicate_op23_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op23_read_state1 = ap_const_boolean_1))) then 
            txEng2timer_setRetra_1_blk_n <= txEng2timer_setRetra_1_empty_n;
        else 
            txEng2timer_setRetra_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txEng2timer_setRetra_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op23_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op23_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txEng2timer_setRetra_1_read <= ap_const_logic_1;
        else 
            txEng2timer_setRetra_1_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln108_fu_557_p2 <= (icmp_ln108_fu_551_p2 xor ap_const_lv1_1);
    xor_ln94_fu_432_p2 <= (tmp_nbreadreq_fu_144_p3 xor ap_const_lv1_1);
    zext_ln108_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rt_position_V),17));
    zext_ln117_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln117_fu_520_p3),16));
    zext_ln215_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currID_V_1_reg_782),17));
    zext_ln544_18_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_tmp_sessionID_V_phi_fu_236_p4),64));
    zext_ln544_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rt_update_sessionID_s),64));
end behav;
