// Seed: 1531632227
module module_0 (
    input supply0 id_0,
    input wor id_1
);
  tri0 id_3;
  assign id_3 = id_1 == 1'b0;
  uwire id_5 = $display(1);
  wire  id_6;
  always @(id_3 - 1'b0 or posedge id_3) id_5 = id_3;
  id_7(
      .id_0(id_6)
  ); id_8(
      1, id_5
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    input uwire id_9
);
  uwire id_11 = (id_11) & "" & (1);
  module_0 modCall_1 (
      id_2,
      id_7
  );
  wire id_12;
  wire id_13;
  assign id_0 = 1;
  assign id_0 = id_11;
endmodule
