/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

#ifndef _NTHW_FPGA_REG_DEFS_RPF_
#define _NTHW_FPGA_REG_DEFS_RPF_

/* RPF */
#define RPF_CONTROL (0x7a5bdb50UL)
#define RPF_CONTROL_KEEP_ALIVE_EN (0x80be3ffcUL)
#define RPF_CONTROL_PEN (0xb23137b8UL)
#define RPF_CONTROL_RPP_EN (0xdb51f109UL)
#define RPF_CONTROL_ST_TGL_EN (0x45a6ecfaUL)
#define RPF_TS_SORT_PRG (0xff1d137eUL)
#define RPF_TS_SORT_PRG_MATURING_DELAY (0x2a38e127UL)
#define RPF_TS_SORT_PRG_TS_AT_EOF (0x9f27d433UL)

#endif	/* _NTHW_FPGA_REG_DEFS_RPF_ */
