
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000be  00800200  000017f2  00001886  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017f2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  008002be  008002be  00001944  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001944  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000210  00000000  00000000  000019a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001e3f  00000000  00000000  00001bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e81  00000000  00000000  000039ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000011c5  00000000  00000000  00004870  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000558  00000000  00000000  00005a38  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006a9  00000000  00000000  00005f90  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001187  00000000  00000000  00006639  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  000077c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	80 c4       	rjmp	.+2304   	; 0x99e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ea 04       	cpc	r14, r10
      e6:	3c 05       	cpc	r19, r12
      e8:	3c 05       	cpc	r19, r12
      ea:	3c 05       	cpc	r19, r12
      ec:	3c 05       	cpc	r19, r12
      ee:	3c 05       	cpc	r19, r12
      f0:	3c 05       	cpc	r19, r12
      f2:	3c 05       	cpc	r19, r12
      f4:	ea 04       	cpc	r14, r10
      f6:	3c 05       	cpc	r19, r12
      f8:	3c 05       	cpc	r19, r12
      fa:	3c 05       	cpc	r19, r12
      fc:	3c 05       	cpc	r19, r12
      fe:	3c 05       	cpc	r19, r12
     100:	3c 05       	cpc	r19, r12
     102:	3c 05       	cpc	r19, r12
     104:	ec 04       	cpc	r14, r12
     106:	3c 05       	cpc	r19, r12
     108:	3c 05       	cpc	r19, r12
     10a:	3c 05       	cpc	r19, r12
     10c:	3c 05       	cpc	r19, r12
     10e:	3c 05       	cpc	r19, r12
     110:	3c 05       	cpc	r19, r12
     112:	3c 05       	cpc	r19, r12
     114:	3c 05       	cpc	r19, r12
     116:	3c 05       	cpc	r19, r12
     118:	3c 05       	cpc	r19, r12
     11a:	3c 05       	cpc	r19, r12
     11c:	3c 05       	cpc	r19, r12
     11e:	3c 05       	cpc	r19, r12
     120:	3c 05       	cpc	r19, r12
     122:	3c 05       	cpc	r19, r12
     124:	ec 04       	cpc	r14, r12
     126:	3c 05       	cpc	r19, r12
     128:	3c 05       	cpc	r19, r12
     12a:	3c 05       	cpc	r19, r12
     12c:	3c 05       	cpc	r19, r12
     12e:	3c 05       	cpc	r19, r12
     130:	3c 05       	cpc	r19, r12
     132:	3c 05       	cpc	r19, r12
     134:	3c 05       	cpc	r19, r12
     136:	3c 05       	cpc	r19, r12
     138:	3c 05       	cpc	r19, r12
     13a:	3c 05       	cpc	r19, r12
     13c:	3c 05       	cpc	r19, r12
     13e:	3c 05       	cpc	r19, r12
     140:	3c 05       	cpc	r19, r12
     142:	3c 05       	cpc	r19, r12
     144:	38 05       	cpc	r19, r8
     146:	3c 05       	cpc	r19, r12
     148:	3c 05       	cpc	r19, r12
     14a:	3c 05       	cpc	r19, r12
     14c:	3c 05       	cpc	r19, r12
     14e:	3c 05       	cpc	r19, r12
     150:	3c 05       	cpc	r19, r12
     152:	3c 05       	cpc	r19, r12
     154:	15 05       	cpc	r17, r5
     156:	3c 05       	cpc	r19, r12
     158:	3c 05       	cpc	r19, r12
     15a:	3c 05       	cpc	r19, r12
     15c:	3c 05       	cpc	r19, r12
     15e:	3c 05       	cpc	r19, r12
     160:	3c 05       	cpc	r19, r12
     162:	3c 05       	cpc	r19, r12
     164:	3c 05       	cpc	r19, r12
     166:	3c 05       	cpc	r19, r12
     168:	3c 05       	cpc	r19, r12
     16a:	3c 05       	cpc	r19, r12
     16c:	3c 05       	cpc	r19, r12
     16e:	3c 05       	cpc	r19, r12
     170:	3c 05       	cpc	r19, r12
     172:	3c 05       	cpc	r19, r12
     174:	09 05       	cpc	r16, r9
     176:	3c 05       	cpc	r19, r12
     178:	3c 05       	cpc	r19, r12
     17a:	3c 05       	cpc	r19, r12
     17c:	3c 05       	cpc	r19, r12
     17e:	3c 05       	cpc	r19, r12
     180:	3c 05       	cpc	r19, r12
     182:	3c 05       	cpc	r19, r12
     184:	27 05       	cpc	r18, r7

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 ef       	ldi	r30, 0xF2	; 242
     19e:	f7 e1       	ldi	r31, 0x17	; 23
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 3b       	cpi	r26, 0xBE	; 190
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae eb       	ldi	r26, 0xBE	; 190
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a3 3d       	cpi	r26, 0xD3	; 211
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d1       	rcall	.+554    	; 0x3ec <main>
     1c2:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	28 3c       	cpi	r18, 0xC8	; 200
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:
		printf("can message send %d", msg->data[i]);
	}
	printf("\n\r");
	mcp2515_request(MCP_RTS_TX0);
	//Do something...
}
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	62 d1       	rcall	.+708    	; 0x4e6 <mcp2515_init>
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	80 d1       	rcall	.+768    	; 0x52a <mcp2515_write>
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	8c d1       	rcall	.+792    	; 0x556 <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	82 d1       	rcall	.+772    	; 0x556 <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	41 d1       	rcall	.+642    	; 0x4ec <mcp2515_read>
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
     26e:	99 f0       	breq	.+38     	; 0x296 <can_init+0x8a>
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e0       	ldi	r24, 0x07	; 7
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	9e d6       	rcall	.+3388   	; 0xfba <printf>
     27e:	83 eb       	ldi	r24, 0xB3	; 179
     280:	92 e0       	ldi	r25, 0x02	; 2
     282:	9f 93       	push	r25
     284:	8f 93       	push	r24
     286:	99 d6       	rcall	.+3378   	; 0xfba <printf>
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	07 c0       	rjmp	.+14     	; 0x2a4 <can_init+0x98>
     296:	8b e4       	ldi	r24, 0x4B	; 75
     298:	92 e0       	ldi	r25, 0x02	; 2
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	8d d6       	rcall	.+3354   	; 0xfba <printf>
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
     2a4:	2a 96       	adiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	cd b7       	in	r28, 0x3d	; 61
     2c2:	de b7       	in	r29, 0x3e	; 62
     2c4:	2a 97       	sbiw	r28, 0x0a	; 10
     2c6:	0f b6       	in	r0, 0x3f	; 63
     2c8:	f8 94       	cli
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	0f be       	out	0x3f, r0	; 63
     2ce:	cd bf       	out	0x3d, r28	; 61
     2d0:	8c 01       	movw	r16, r24
     2d2:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	be 01       	movw	r22, r28
     2d8:	6f 5f       	subi	r22, 0xFF	; 255
     2da:	7f 4f       	sbci	r23, 0xFF	; 255
     2dc:	8c e2       	ldi	r24, 0x2C	; 44
     2de:	06 d1       	rcall	.+524    	; 0x4ec <mcp2515_read>

	if (!result[0]){
     2e0:	89 81       	ldd	r24, Y+1	; 0x01
     2e2:	81 11       	cpse	r24, r1
     2e4:	0b c0       	rjmp	.+22     	; 0x2fc <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     2e6:	1f 92       	push	r1
     2e8:	1f 92       	push	r1
     2ea:	21 e7       	ldi	r18, 0x71	; 113
     2ec:	32 e0       	ldi	r19, 0x02	; 2
     2ee:	3f 93       	push	r19
     2f0:	2f 93       	push	r18
     2f2:	63 d6       	rcall	.+3270   	; 0xfba <printf>
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     2fc:	41 e0       	ldi	r20, 0x01	; 1
     2fe:	be 01       	movw	r22, r28
     300:	6f 5f       	subi	r22, 0xFF	; 255
     302:	7f 4f       	sbci	r23, 0xFF	; 255
     304:	85 e6       	ldi	r24, 0x65	; 101
     306:	8f 0d       	add	r24, r15
     308:	f1 d0       	rcall	.+482    	; 0x4ec <mcp2515_read>
	msg->length = result[0];
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	f8 01       	movw	r30, r16
     30e:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     310:	41 e0       	ldi	r20, 0x01	; 1
     312:	be 01       	movw	r22, r28
     314:	6f 5f       	subi	r22, 0xFF	; 255
     316:	7f 4f       	sbci	r23, 0xFF	; 255
     318:	81 e6       	ldi	r24, 0x61	; 97
     31a:	8f 0d       	add	r24, r15
     31c:	e7 d0       	rcall	.+462    	; 0x4ec <mcp2515_read>
	msg->id = result[0];
     31e:	29 81       	ldd	r18, Y+1	; 0x01
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	f8 01       	movw	r30, r16
     324:	31 83       	std	Z+1, r19	; 0x01
     326:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     328:	42 81       	ldd	r20, Z+2	; 0x02
     32a:	be 01       	movw	r22, r28
     32c:	6f 5f       	subi	r22, 0xFF	; 255
     32e:	7f 4f       	sbci	r23, 0xFF	; 255
     330:	86 e6       	ldi	r24, 0x66	; 102
     332:	8f 0d       	add	r24, r15
     334:	db d0       	rcall	.+438    	; 0x4ec <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     336:	f8 01       	movw	r30, r16
     338:	92 81       	ldd	r25, Z+2	; 0x02
     33a:	99 23       	and	r25, r25
     33c:	61 f0       	breq	.+24     	; 0x356 <can_data_receive+0xa0>
     33e:	9e 01       	movw	r18, r28
     340:	2f 5f       	subi	r18, 0xFF	; 255
     342:	3f 4f       	sbci	r19, 0xFF	; 255
     344:	d8 01       	movw	r26, r16
     346:	13 96       	adiw	r26, 0x03	; 3
     348:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     34a:	81 91       	ld	r24, Z+
     34c:	8d 93       	st	X+, r24
     34e:	8e 2f       	mov	r24, r30
     350:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     352:	89 17       	cp	r24, r25
     354:	d0 f3       	brcs	.-12     	; 0x34a <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     356:	40 e0       	ldi	r20, 0x00	; 0
     358:	61 e0       	ldi	r22, 0x01	; 1
     35a:	8c e2       	ldi	r24, 0x2C	; 44
     35c:	fc d0       	rcall	.+504    	; 0x556 <mcp2515_bit_modify>
}
     35e:	2a 96       	adiw	r28, 0x0a	; 10
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	f8 94       	cli
     364:	de bf       	out	0x3e, r29	; 62
     366:	0f be       	out	0x3f, r0	; 63
     368:	cd bf       	out	0x3d, r28	; 61
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	ff 90       	pop	r15
     374:	08 95       	ret

00000376 <can_get_message>:

int can_get_message(struct can_message* message)
{
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	0f b6       	in	r0, 0x3f	; 63
     386:	f8 94       	cli
     388:	de bf       	out	0x3e, r29	; 62
     38a:	0f be       	out	0x3f, r0	; 63
     38c:	cd bf       	out	0x3d, r28	; 61
     38e:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     390:	41 e0       	ldi	r20, 0x01	; 1
     392:	be 01       	movw	r22, r28
     394:	6f 5f       	subi	r22, 0xFF	; 255
     396:	7f 4f       	sbci	r23, 0xFF	; 255
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	a8 d0       	rcall	.+336    	; 0x4ec <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     39c:	89 81       	ldd	r24, Y+1	; 0x01
     39e:	80 ff       	sbrs	r24, 0
     3a0:	0b c0       	rjmp	.+22     	; 0x3b8 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     3a2:	60 e0       	ldi	r22, 0x00	; 0
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	c8 01       	movw	r24, r16
     3a8:	86 df       	rcall	.-244    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	61 e0       	ldi	r22, 0x01	; 1
     3ae:	8c e2       	ldi	r24, 0x2C	; 44
     3b0:	d2 d0       	rcall	.+420    	; 0x556 <mcp2515_bit_modify>
		return 1;
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	0f c0       	rjmp	.+30     	; 0x3d6 <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     3b8:	81 ff       	sbrs	r24, 1
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     3bc:	61 e0       	ldi	r22, 0x01	; 1
     3be:	70 e0       	ldi	r23, 0x00	; 0
     3c0:	c8 01       	movw	r24, r16
     3c2:	79 df       	rcall	.-270    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     3c4:	40 e0       	ldi	r20, 0x00	; 0
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	8c e2       	ldi	r24, 0x2C	; 44
     3ca:	c5 d0       	rcall	.+394    	; 0x556 <mcp2515_bit_modify>
		return 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <can_get_message+0x60>
	}
	else
	{
		return 0;
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     3d6:	2a 96       	adiw	r28, 0x0a	; 10
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	f8 94       	cli
     3dc:	de bf       	out	0x3e, r29	; 62
     3de:	0f be       	out	0x3f, r0	; 63
     3e0:	cd bf       	out	0x3d, r28	; 61
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	1f 91       	pop	r17
     3e8:	0f 91       	pop	r16
     3ea:	08 95       	ret

000003ec <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	cd b7       	in	r28, 0x3d	; 61
     3f2:	de b7       	in	r29, 0x3e	; 62
     3f4:	2d 97       	sbiw	r28, 0x0d	; 13
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	f8 94       	cli
     3fa:	de bf       	out	0x3e, r29	; 62
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	cd bf       	out	0x3d, r28	; 61
	
	DDRD |= (1 << PD3);//init solenoid
     400:	53 9a       	sbi	0x0a, 3	; 10
	PORTD &= (1 << PD3);//init solenoid
     402:	8b b1       	in	r24, 0x0b	; 11
     404:	88 70       	andi	r24, 0x08	; 8
     406:	8b b9       	out	0x0b, r24	; 11
	
	USART_Init(MYUBRR);
     408:	87 e6       	ldi	r24, 0x67	; 103
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	5b d3       	rcall	.+1718   	; 0xac4 <USART_Init>
	printf("start \n\r \n");
     40e:	83 e8       	ldi	r24, 0x83	; 131
     410:	92 e0       	ldi	r25, 0x02	; 2
     412:	e4 d5       	rcall	.+3016   	; 0xfdc <puts>
	
	can_init();
     414:	fb de       	rcall	.-522    	; 0x20c <can_init>
	

	
	struct can_message message;
	message.id = 3;
     416:	83 e0       	ldi	r24, 0x03	; 3
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	9a 83       	std	Y+2, r25	; 0x02
     41c:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     41e:	81 e0       	ldi	r24, 0x01	; 1
     420:	8b 83       	std	Y+3, r24	; 0x03
	message.data[0] = (uint8_t) 'c';
     422:	83 e6       	ldi	r24, 0x63	; 99
     424:	8c 83       	std	Y+4, r24	; 0x04
	

	pwm_init();	
     426:	d9 d1       	rcall	.+946    	; 0x7da <pwm_init>
	adc_init();
     428:	cf de       	rcall	.-610    	; 0x1c8 <adc_init>
	
	//pwm_set_pulse_width(50000);	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     42a:	d7 de       	rcall	.-594    	; 0x1da <adc_read>
	int new_val = adc_read();
     42c:	d6 de       	rcall	.-596    	; 0x1da <adc_read>
	
	int loose_counter = 0;
	sei();
     42e:	78 94       	sei
	motor_init();
     430:	bd d0       	rcall	.+378    	; 0x5ac <motor_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     432:	2f ef       	ldi	r18, 0xFF	; 255
     434:	87 ea       	ldi	r24, 0xA7	; 167
     436:	91 e6       	ldi	r25, 0x61	; 97
     438:	21 50       	subi	r18, 0x01	; 1
     43a:	80 40       	sbci	r24, 0x00	; 0
     43c:	90 40       	sbci	r25, 0x00	; 0
     43e:	e1 f7       	brne	.-8      	; 0x438 <main+0x4c>
     440:	00 c0       	rjmp	.+0      	; 0x442 <main+0x56>
     442:	00 00       	nop
	_delay_ms(2000);
	motor_reset_encoder();
     444:	17 d1       	rcall	.+558    	; 0x674 <motor_reset_encoder>
	motor_dac_write(0);
     446:	80 e0       	ldi	r24, 0x00	; 0
     448:	9e d0       	rcall	.+316    	; 0x586 <motor_dac_write>
			}
			else if(message.id == 2){
				motor_pid_controller(message.data[0]);
			}
			else if(message.id == 3){
				printf("\n\r shot \n\r");
     44a:	0d e8       	ldi	r16, 0x8D	; 141
     44c:	12 e0       	ldi	r17, 0x02	; 2

    while(1)
    {
		
		//motor_dac_write(80);
		if(can_get_message(&message)){
     44e:	ce 01       	movw	r24, r28
     450:	01 96       	adiw	r24, 0x01	; 1
     452:	91 df       	rcall	.-222    	; 0x376 <can_get_message>
     454:	89 2b       	or	r24, r25
     456:	61 f1       	breq	.+88     	; 0x4b0 <main+0xc4>
			if(message.id == 1){
     458:	89 81       	ldd	r24, Y+1	; 0x01
     45a:	9a 81       	ldd	r25, Y+2	; 0x02
     45c:	81 30       	cpi	r24, 0x01	; 1
     45e:	91 05       	cpc	r25, r1
     460:	79 f4       	brne	.+30     	; 0x480 <main+0x94>
				x_val = 255-(float) message.data[0];
     462:	6c 81       	ldd	r22, Y+4	; 0x04
     464:	70 e0       	ldi	r23, 0x00	; 0
     466:	80 e0       	ldi	r24, 0x00	; 0
     468:	90 e0       	ldi	r25, 0x00	; 0
     46a:	3e d4       	rcall	.+2172   	; 0xce8 <__floatunsisf>
     46c:	9b 01       	movw	r18, r22
     46e:	ac 01       	movw	r20, r24
     470:	60 e0       	ldi	r22, 0x00	; 0
     472:	70 e0       	ldi	r23, 0x00	; 0
     474:	8f e7       	ldi	r24, 0x7F	; 127
     476:	93 e4       	ldi	r25, 0x43	; 67
     478:	35 d3       	rcall	.+1642   	; 0xae4 <__subsf3>
				a = (int) pw;
				//printf("ow b: %d\n\r",  a);
				//pw = pwm_follow_joystick_val(pw, x_val);
				//a = (int) pw;
				//printf("pw not scaled: %d\n\r",  a);
				pw = pwm_scale_joystick_val(x_val);
     47a:	17 d2       	rcall	.+1070   	; 0x8aa <pwm_scale_joystick_val>
				a = (int) pw;
				//printf("pw scaled: %d\n\r",  a);
				pwm_set_pulse_width(pw);
     47c:	cd d1       	rcall	.+922    	; 0x818 <pwm_set_pulse_width>
     47e:	18 c0       	rjmp	.+48     	; 0x4b0 <main+0xc4>
			}
			else if(message.id == 2){
     480:	82 30       	cpi	r24, 0x02	; 2
     482:	91 05       	cpc	r25, r1
     484:	19 f4       	brne	.+6      	; 0x48c <main+0xa0>
				motor_pid_controller(message.data[0]);
     486:	8c 81       	ldd	r24, Y+4	; 0x04
     488:	02 d1       	rcall	.+516    	; 0x68e <motor_pid_controller>
     48a:	12 c0       	rjmp	.+36     	; 0x4b0 <main+0xc4>
			}
			else if(message.id == 3){
     48c:	03 97       	sbiw	r24, 0x03	; 3
     48e:	81 f4       	brne	.+32     	; 0x4b0 <main+0xc4>
				printf("\n\r shot \n\r");
     490:	1f 93       	push	r17
     492:	0f 93       	push	r16
     494:	92 d5       	rcall	.+2852   	; 0xfba <printf>
				
				PORTD |= (1 << PD3);
     496:	5b 9a       	sbi	0x0b, 3	; 11
     498:	2f ef       	ldi	r18, 0xFF	; 255
     49a:	81 ee       	ldi	r24, 0xE1	; 225
     49c:	94 e0       	ldi	r25, 0x04	; 4
     49e:	21 50       	subi	r18, 0x01	; 1
     4a0:	80 40       	sbci	r24, 0x00	; 0
     4a2:	90 40       	sbci	r25, 0x00	; 0
     4a4:	e1 f7       	brne	.-8      	; 0x49e <main+0xb2>
     4a6:	00 c0       	rjmp	.+0      	; 0x4a8 <main+0xbc>
     4a8:	00 00       	nop
				_delay_ms(100);
				PORTD &= ~(1 << PD3);
     4aa:	5b 98       	cbi	0x0b, 3	; 11
     4ac:	0f 90       	pop	r0
     4ae:	0f 90       	pop	r0
     4b0:	2f ef       	ldi	r18, 0xFF	; 255
     4b2:	80 e7       	ldi	r24, 0x70	; 112
     4b4:	92 e0       	ldi	r25, 0x02	; 2
     4b6:	21 50       	subi	r18, 0x01	; 1
     4b8:	80 40       	sbci	r24, 0x00	; 0
     4ba:	90 40       	sbci	r25, 0x00	; 0
     4bc:	e1 f7       	brne	.-8      	; 0x4b6 <main+0xca>
     4be:	00 c0       	rjmp	.+0      	; 0x4c0 <main+0xd4>
     4c0:	00 00       	nop
     4c2:	c5 cf       	rjmp	.-118    	; 0x44e <main+0x62>

000004c4 <mcp2515_reset>:
		
	uint8_t cmd[] = {rqs};
	spi_write(cmd, 1);		
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
}
     4c4:	cf 93       	push	r28
     4c6:	df 93       	push	r29
     4c8:	1f 92       	push	r1
     4ca:	cd b7       	in	r28, 0x3d	; 61
     4cc:	de b7       	in	r29, 0x3e	; 62
     4ce:	2f 98       	cbi	0x05, 7	; 5
     4d0:	80 ec       	ldi	r24, 0xC0	; 192
     4d2:	89 83       	std	Y+1, r24	; 0x01
     4d4:	61 e0       	ldi	r22, 0x01	; 1
     4d6:	ce 01       	movw	r24, r28
     4d8:	01 96       	adiw	r24, 0x01	; 1
     4da:	21 d2       	rcall	.+1090   	; 0x91e <spi_write>
     4dc:	2f 9a       	sbi	0x05, 7	; 5
     4de:	0f 90       	pop	r0
     4e0:	df 91       	pop	r29
     4e2:	cf 91       	pop	r28
     4e4:	08 95       	ret

000004e6 <mcp2515_init>:
     4e6:	ec d1       	rcall	.+984    	; 0x8c0 <spi_init>
     4e8:	ed cf       	rjmp	.-38     	; 0x4c4 <mcp2515_reset>
     4ea:	08 95       	ret

000004ec <mcp2515_read>:
     4ec:	ff 92       	push	r15
     4ee:	0f 93       	push	r16
     4f0:	1f 93       	push	r17
     4f2:	cf 93       	push	r28
     4f4:	df 93       	push	r29
     4f6:	1f 92       	push	r1
     4f8:	1f 92       	push	r1
     4fa:	cd b7       	in	r28, 0x3d	; 61
     4fc:	de b7       	in	r29, 0x3e	; 62
     4fe:	8b 01       	movw	r16, r22
     500:	f4 2e       	mov	r15, r20
     502:	2f 98       	cbi	0x05, 7	; 5
     504:	93 e0       	ldi	r25, 0x03	; 3
     506:	99 83       	std	Y+1, r25	; 0x01
     508:	8a 83       	std	Y+2, r24	; 0x02
     50a:	62 e0       	ldi	r22, 0x02	; 2
     50c:	ce 01       	movw	r24, r28
     50e:	01 96       	adiw	r24, 0x01	; 1
     510:	06 d2       	rcall	.+1036   	; 0x91e <spi_write>
     512:	6f 2d       	mov	r22, r15
     514:	c8 01       	movw	r24, r16
     516:	dd d1       	rcall	.+954    	; 0x8d2 <spi_read>
     518:	2f 9a       	sbi	0x05, 7	; 5
     51a:	0f 90       	pop	r0
     51c:	0f 90       	pop	r0
     51e:	df 91       	pop	r29
     520:	cf 91       	pop	r28
     522:	1f 91       	pop	r17
     524:	0f 91       	pop	r16
     526:	ff 90       	pop	r15
     528:	08 95       	ret

0000052a <mcp2515_write>:
     52a:	cf 93       	push	r28
     52c:	df 93       	push	r29
     52e:	00 d0       	rcall	.+0      	; 0x530 <mcp2515_write+0x6>
     530:	cd b7       	in	r28, 0x3d	; 61
     532:	de b7       	in	r29, 0x3e	; 62
     534:	2f 98       	cbi	0x05, 7	; 5
     536:	92 e0       	ldi	r25, 0x02	; 2
     538:	99 83       	std	Y+1, r25	; 0x01
     53a:	8a 83       	std	Y+2, r24	; 0x02
     53c:	6b 83       	std	Y+3, r22	; 0x03
     53e:	62 e0       	ldi	r22, 0x02	; 2
     540:	64 0f       	add	r22, r20
     542:	ce 01       	movw	r24, r28
     544:	01 96       	adiw	r24, 0x01	; 1
     546:	eb d1       	rcall	.+982    	; 0x91e <spi_write>
     548:	2f 9a       	sbi	0x05, 7	; 5
     54a:	0f 90       	pop	r0
     54c:	0f 90       	pop	r0
     54e:	0f 90       	pop	r0
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     556:	cf 93       	push	r28
     558:	df 93       	push	r29
     55a:	00 d0       	rcall	.+0      	; 0x55c <mcp2515_bit_modify+0x6>
     55c:	1f 92       	push	r1
     55e:	cd b7       	in	r28, 0x3d	; 61
     560:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     562:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     564:	95 e0       	ldi	r25, 0x05	; 5
     566:	99 83       	std	Y+1, r25	; 0x01
     568:	8a 83       	std	Y+2, r24	; 0x02
     56a:	6b 83       	std	Y+3, r22	; 0x03
     56c:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     56e:	64 e0       	ldi	r22, 0x04	; 4
     570:	ce 01       	movw	r24, r28
     572:	01 96       	adiw	r24, 0x01	; 1
     574:	d4 d1       	rcall	.+936    	; 0x91e <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     576:	2f 9a       	sbi	0x05, 7	; 5

}
     578:	0f 90       	pop	r0
     57a:	0f 90       	pop	r0
     57c:	0f 90       	pop	r0
     57e:	0f 90       	pop	r0
     580:	df 91       	pop	r29
     582:	cf 91       	pop	r28
     584:	08 95       	ret

00000586 <motor_dac_write>:
	else {
		motor_set_dir(1);
		motor_dac_write((slider_pos - 127) * 0.5);
		//printf(" %d \n \r \n\r", (slider_pos - 127) * 2);
	}
}
     586:	cf 93       	push	r28
     588:	df 93       	push	r29
     58a:	00 d0       	rcall	.+0      	; 0x58c <motor_dac_write+0x6>
     58c:	cd b7       	in	r28, 0x3d	; 61
     58e:	de b7       	in	r29, 0x3e	; 62
     590:	90 e5       	ldi	r25, 0x50	; 80
     592:	99 83       	std	Y+1, r25	; 0x01
     594:	1a 82       	std	Y+2, r1	; 0x02
     596:	8b 83       	std	Y+3, r24	; 0x03
     598:	64 e0       	ldi	r22, 0x04	; 4
     59a:	ce 01       	movw	r24, r28
     59c:	01 96       	adiw	r24, 0x01	; 1
     59e:	dd d1       	rcall	.+954    	; 0x95a <TWI_Start_Transceiver_With_Data>
     5a0:	0f 90       	pop	r0
     5a2:	0f 90       	pop	r0
     5a4:	0f 90       	pop	r0
     5a6:	df 91       	pop	r29
     5a8:	cf 91       	pop	r28
     5aa:	08 95       	ret

000005ac <motor_init>:
     5ac:	cc d1       	rcall	.+920    	; 0x946 <TWI_Master_Initialise>
     5ae:	e1 e0       	ldi	r30, 0x01	; 1
     5b0:	f1 e0       	ldi	r31, 0x01	; 1
     5b2:	80 81       	ld	r24, Z
     5b4:	8a 67       	ori	r24, 0x7A	; 122
     5b6:	80 83       	st	Z, r24
     5b8:	e2 e0       	ldi	r30, 0x02	; 2
     5ba:	f1 e0       	ldi	r31, 0x01	; 1
     5bc:	80 81       	ld	r24, Z
     5be:	82 60       	ori	r24, 0x02	; 2
     5c0:	80 83       	st	Z, r24
     5c2:	80 81       	ld	r24, Z
     5c4:	80 61       	ori	r24, 0x10	; 16
     5c6:	80 83       	st	Z, r24
     5c8:	10 92 07 01 	sts	0x0107, r1
     5cc:	80 e5       	ldi	r24, 0x50	; 80
     5ce:	db cf       	rjmp	.-74     	; 0x586 <motor_dac_write>
     5d0:	08 95       	ret

000005d2 <motor_set_dir>:
     5d2:	88 23       	and	r24, r24
     5d4:	69 f0       	breq	.+26     	; 0x5f0 <motor_set_dir+0x1e>
     5d6:	e2 e0       	ldi	r30, 0x02	; 2
     5d8:	f1 e0       	ldi	r31, 0x01	; 1
     5da:	80 81       	ld	r24, Z
     5dc:	82 60       	ori	r24, 0x02	; 2
     5de:	80 83       	st	Z, r24
     5e0:	88 e9       	ldi	r24, 0x98	; 152
     5e2:	92 e0       	ldi	r25, 0x02	; 2
     5e4:	9f 93       	push	r25
     5e6:	8f 93       	push	r24
     5e8:	e8 d4       	rcall	.+2512   	; 0xfba <printf>
     5ea:	0f 90       	pop	r0
     5ec:	0f 90       	pop	r0
     5ee:	08 95       	ret
     5f0:	e2 e0       	ldi	r30, 0x02	; 2
     5f2:	f1 e0       	ldi	r31, 0x01	; 1
     5f4:	80 81       	ld	r24, Z
     5f6:	8d 7f       	andi	r24, 0xFD	; 253
     5f8:	80 83       	st	Z, r24
     5fa:	81 ea       	ldi	r24, 0xA1	; 161
     5fc:	92 e0       	ldi	r25, 0x02	; 2
     5fe:	9f 93       	push	r25
     600:	8f 93       	push	r24
     602:	db d4       	rcall	.+2486   	; 0xfba <printf>
     604:	0f 90       	pop	r0
     606:	0f 90       	pop	r0
     608:	08 95       	ret

0000060a <motor_read_encoder>:

int16_t motor_read_encoder(){
     60a:	cf 93       	push	r28
     60c:	df 93       	push	r29
     60e:	00 d0       	rcall	.+0      	; 0x610 <motor_read_encoder+0x6>
     610:	1f 92       	push	r1
     612:	cd b7       	in	r28, 0x3d	; 61
     614:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t encoder_val;
	volatile uint8_t lsb;
	volatile uint8_t msb;
	
	PORTH &= ~(1 << PH5); //set !OE low. enable output
     616:	e2 e0       	ldi	r30, 0x02	; 2
     618:	f1 e0       	ldi	r31, 0x01	; 1
     61a:	80 81       	ld	r24, Z
     61c:	8f 7d       	andi	r24, 0xDF	; 223
     61e:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //set SEL low to get high byte
     620:	80 81       	ld	r24, Z
     622:	87 7f       	andi	r24, 0xF7	; 247
     624:	80 83       	st	Z, r24
     626:	87 e8       	ldi	r24, 0x87	; 135
     628:	93 e1       	ldi	r25, 0x13	; 19
     62a:	01 97       	sbiw	r24, 0x01	; 1
     62c:	f1 f7       	brne	.-4      	; 0x62a <motor_read_encoder+0x20>
     62e:	00 c0       	rjmp	.+0      	; 0x630 <motor_read_encoder+0x26>
     630:	00 00       	nop
	
	_delay_ms(20);
	
	msb = PINK; // read msb
     632:	80 91 06 01 	lds	r24, 0x0106
     636:	8c 83       	std	Y+4, r24	; 0x04
	//printf("msb  %d \n \r \n\r", msb);
	
	PORTH |= (1 << PH3); // set SEL high to get low byte
     638:	80 81       	ld	r24, Z
     63a:	88 60       	ori	r24, 0x08	; 8
     63c:	80 83       	st	Z, r24
     63e:	87 e8       	ldi	r24, 0x87	; 135
     640:	93 e1       	ldi	r25, 0x13	; 19
     642:	01 97       	sbiw	r24, 0x01	; 1
     644:	f1 f7       	brne	.-4      	; 0x642 <motor_read_encoder+0x38>
     646:	00 c0       	rjmp	.+0      	; 0x648 <motor_read_encoder+0x3e>
     648:	00 00       	nop
	
	_delay_ms(20);
	
	lsb = PINK; // read lsb
     64a:	80 91 06 01 	lds	r24, 0x0106
     64e:	8b 83       	std	Y+3, r24	; 0x03
	//printf("lsb  %d \n \r \n\r", lsb);
	
	PORTH |= (1 << PH5); // Disable encoder read
     650:	80 81       	ld	r24, Z
     652:	80 62       	ori	r24, 0x20	; 32
     654:	80 83       	st	Z, r24
	
	encoder_val = ((msb<<8) | lsb); //process data
     656:	2c 81       	ldd	r18, Y+4	; 0x04
     658:	8b 81       	ldd	r24, Y+3	; 0x03
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	92 2b       	or	r25, r18
     65e:	9a 83       	std	Y+2, r25	; 0x02
     660:	89 83       	std	Y+1, r24	; 0x01
	return encoder_val;
     662:	89 81       	ldd	r24, Y+1	; 0x01
     664:	9a 81       	ldd	r25, Y+2	; 0x02
}
     666:	0f 90       	pop	r0
     668:	0f 90       	pop	r0
     66a:	0f 90       	pop	r0
     66c:	0f 90       	pop	r0
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	08 95       	ret

00000674 <motor_reset_encoder>:

void motor_reset_encoder() {
	PORTH &= ~(1<<PH6);
     674:	e2 e0       	ldi	r30, 0x02	; 2
     676:	f1 e0       	ldi	r31, 0x01	; 1
     678:	80 81       	ld	r24, Z
     67a:	8f 7b       	andi	r24, 0xBF	; 191
     67c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     67e:	82 e4       	ldi	r24, 0x42	; 66
     680:	8a 95       	dec	r24
     682:	f1 f7       	brne	.-4      	; 0x680 <motor_reset_encoder+0xc>
     684:	00 c0       	rjmp	.+0      	; 0x686 <motor_reset_encoder+0x12>
	_delay_us(200);
	PORTH |= (1<<PH6);
     686:	80 81       	ld	r24, Z
     688:	80 64       	ori	r24, 0x40	; 64
     68a:	80 83       	st	Z, r24
     68c:	08 95       	ret

0000068e <motor_pid_controller>:
}

void motor_pid_controller(uint8_t reference){
     68e:	cf 92       	push	r12
     690:	df 92       	push	r13
     692:	ef 92       	push	r14
     694:	ff 92       	push	r15
     696:	0f 93       	push	r16
     698:	1f 93       	push	r17
     69a:	cf 93       	push	r28
     69c:	df 93       	push	r29
     69e:	c8 2f       	mov	r28, r24
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
	int var = 1;
	
	uint16_t encoder = motor_read_encoder();
     6a0:	b4 df       	rcall	.-152    	; 0x60a <motor_read_encoder>
	double kd = 0.2;
	double ki = 0.8;
	uint16_t freq = 20;
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
     6a2:	c1 95       	neg	r28
	//double scalor = 255 / (encoder_max - encoder_min); 
	double scalor = 0.033031;
	double encoder_diff =(double) encoder - (double) encoder_min;
	var = (int) encoder_diff;
	double measured_val = encoder_diff * scalor;
	int error = reference - (int) measured_val;
     6a4:	d0 e0       	ldi	r29, 0x00	; 0
	
	uint16_t encoder = motor_read_encoder();
	//printf("enc  %d \n \r \n\r", encoder);
	//double scalor = 255 / (encoder_max - encoder_min); 
	double scalor = 0.033031;
	double encoder_diff =(double) encoder - (double) encoder_min;
     6a6:	bc 01       	movw	r22, r24
     6a8:	80 e0       	ldi	r24, 0x00	; 0
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	1d d3       	rcall	.+1594   	; 0xce8 <__floatunsisf>
     6ae:	20 e0       	ldi	r18, 0x00	; 0
     6b0:	30 e0       	ldi	r19, 0x00	; 0
     6b2:	4c e8       	ldi	r20, 0x8C	; 140
     6b4:	53 e4       	ldi	r21, 0x43	; 67
     6b6:	16 d2       	rcall	.+1068   	; 0xae4 <__subsf3>
	var = (int) encoder_diff;
	double measured_val = encoder_diff * scalor;
     6b8:	24 e8       	ldi	r18, 0x84	; 132
     6ba:	3b e4       	ldi	r19, 0x4B	; 75
     6bc:	47 e0       	ldi	r20, 0x07	; 7
     6be:	5d e3       	ldi	r21, 0x3D	; 61
     6c0:	c9 d3       	rcall	.+1938   	; 0xe54 <__mulsf3>
	int error = reference - (int) measured_val;
     6c2:	e1 d2       	rcall	.+1474   	; 0xc86 <__fixsfsi>
     6c4:	c6 1b       	sub	r28, r22
     6c6:	d7 0b       	sbc	r29, r23
	//printf("e  %d \n \r \n\r", error);
	//int error = reference - (encoder - encoder_min) * 255 / (encoder_max - encoder_min); 
	sum_error += error;
     6c8:	00 91 be 02 	lds	r16, 0x02BE
     6cc:	10 91 bf 02 	lds	r17, 0x02BF
     6d0:	0c 0f       	add	r16, r28
     6d2:	1d 1f       	adc	r17, r29
     6d4:	10 93 bf 02 	sts	0x02BF, r17
     6d8:	00 93 be 02 	sts	0x02BE, r16
	int u = ( kp * error ) + ( ki * sum_error / freq ) + ( kd * (error - prev_error) * freq);
     6dc:	be 01       	movw	r22, r28
     6de:	88 27       	eor	r24, r24
     6e0:	77 fd       	sbrc	r23, 7
     6e2:	80 95       	com	r24
     6e4:	98 2f       	mov	r25, r24
     6e6:	02 d3       	rcall	.+1540   	; 0xcec <__floatsisf>
     6e8:	2a e9       	ldi	r18, 0x9A	; 154
     6ea:	39 e9       	ldi	r19, 0x99	; 153
     6ec:	49 e9       	ldi	r20, 0x99	; 153
     6ee:	5f e3       	ldi	r21, 0x3F	; 63
     6f0:	b1 d3       	rcall	.+1890   	; 0xe54 <__mulsf3>
     6f2:	6b 01       	movw	r12, r22
     6f4:	7c 01       	movw	r14, r24
     6f6:	b8 01       	movw	r22, r16
     6f8:	88 27       	eor	r24, r24
     6fa:	77 fd       	sbrc	r23, 7
     6fc:	80 95       	com	r24
     6fe:	98 2f       	mov	r25, r24
     700:	f5 d2       	rcall	.+1514   	; 0xcec <__floatsisf>
     702:	2d ec       	ldi	r18, 0xCD	; 205
     704:	3c ec       	ldi	r19, 0xCC	; 204
     706:	4c e4       	ldi	r20, 0x4C	; 76
     708:	5f e3       	ldi	r21, 0x3F	; 63
     70a:	a4 d3       	rcall	.+1864   	; 0xe54 <__mulsf3>
     70c:	20 e0       	ldi	r18, 0x00	; 0
     70e:	30 e0       	ldi	r19, 0x00	; 0
     710:	40 ea       	ldi	r20, 0xA0	; 160
     712:	51 e4       	ldi	r21, 0x41	; 65
     714:	50 d2       	rcall	.+1184   	; 0xbb6 <__divsf3>
     716:	9b 01       	movw	r18, r22
     718:	ac 01       	movw	r20, r24
     71a:	c7 01       	movw	r24, r14
     71c:	b6 01       	movw	r22, r12
     71e:	e3 d1       	rcall	.+966    	; 0xae6 <__addsf3>
     720:	6b 01       	movw	r12, r22
     722:	7c 01       	movw	r14, r24
     724:	80 91 c0 02 	lds	r24, 0x02C0
     728:	90 91 c1 02 	lds	r25, 0x02C1
     72c:	be 01       	movw	r22, r28
     72e:	68 1b       	sub	r22, r24
     730:	79 0b       	sbc	r23, r25
     732:	80 e0       	ldi	r24, 0x00	; 0
     734:	90 e0       	ldi	r25, 0x00	; 0
     736:	d8 d2       	rcall	.+1456   	; 0xce8 <__floatunsisf>
     738:	2d ec       	ldi	r18, 0xCD	; 205
     73a:	3c ec       	ldi	r19, 0xCC	; 204
     73c:	4c e4       	ldi	r20, 0x4C	; 76
     73e:	5e e3       	ldi	r21, 0x3E	; 62
     740:	89 d3       	rcall	.+1810   	; 0xe54 <__mulsf3>
     742:	20 e0       	ldi	r18, 0x00	; 0
     744:	30 e0       	ldi	r19, 0x00	; 0
     746:	40 ea       	ldi	r20, 0xA0	; 160
     748:	51 e4       	ldi	r21, 0x41	; 65
     74a:	84 d3       	rcall	.+1800   	; 0xe54 <__mulsf3>
     74c:	9b 01       	movw	r18, r22
     74e:	ac 01       	movw	r20, r24
     750:	c7 01       	movw	r24, r14
     752:	b6 01       	movw	r22, r12
     754:	c8 d1       	rcall	.+912    	; 0xae6 <__addsf3>
     756:	97 d2       	rcall	.+1326   	; 0xc86 <__fixsfsi>
     758:	6b 01       	movw	r12, r22
     75a:	7c 01       	movw	r14, r24
     75c:	8b 01       	movw	r16, r22
	prev_error = error;
     75e:	d0 93 c1 02 	sts	0x02C1, r29
     762:	c0 93 c0 02 	sts	0x02C0, r28
	if (u > 0){motor_set_dir(0);}
     766:	16 16       	cp	r1, r22
     768:	17 06       	cpc	r1, r23
     76a:	1c f4       	brge	.+6      	; 0x772 <motor_pid_controller+0xe4>
     76c:	80 e0       	ldi	r24, 0x00	; 0
     76e:	31 df       	rcall	.-414    	; 0x5d2 <motor_set_dir>
     770:	06 c0       	rjmp	.+12     	; 0x77e <motor_pid_controller+0xf0>
	else {
		motor_set_dir(1);
     772:	81 e0       	ldi	r24, 0x01	; 1
     774:	2e df       	rcall	.-420    	; 0x5d2 <motor_set_dir>
		u = -u;
     776:	00 27       	eor	r16, r16
     778:	11 27       	eor	r17, r17
     77a:	0c 19       	sub	r16, r12
     77c:	1d 09       	sbc	r17, r13
     77e:	e8 01       	movw	r28, r16
     780:	05 36       	cpi	r16, 0x65	; 101
     782:	11 05       	cpc	r17, r1
     784:	14 f0       	brlt	.+4      	; 0x78a <motor_pid_controller+0xfc>
     786:	c4 e6       	ldi	r28, 0x64	; 100
     788:	d0 e0       	ldi	r29, 0x00	; 0
	}
	if ( 100 < u ){ u = 100; };
	//if ( u < 15 ){ u = 0; };
	motor_dac_write(u);
     78a:	8c 2f       	mov	r24, r28
     78c:	fc de       	rcall	.-520    	; 0x586 <motor_dac_write>
	printf("u  %d ", u);
     78e:	df 93       	push	r29
     790:	cf 93       	push	r28
     792:	86 eb       	ldi	r24, 0xB6	; 182
     794:	92 e0       	ldi	r25, 0x02	; 2
     796:	9f 93       	push	r25
     798:	8f 93       	push	r24
     79a:	0f d4       	rcall	.+2078   	; 0xfba <printf>
     79c:	0f 90       	pop	r0
     79e:	0f 90       	pop	r0
     7a0:	0f 90       	pop	r0
     7a2:	0f 90       	pop	r0
     7a4:	df 91       	pop	r29
     7a6:	cf 91       	pop	r28
     7a8:	1f 91       	pop	r17
     7aa:	0f 91       	pop	r16
     7ac:	ff 90       	pop	r15
     7ae:	ef 90       	pop	r14
     7b0:	df 90       	pop	r13
     7b2:	cf 90       	pop	r12
     7b4:	08 95       	ret

000007b6 <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     7b6:	e1 e8       	ldi	r30, 0x81	; 129
     7b8:	f0 e0       	ldi	r31, 0x00	; 0
     7ba:	80 81       	ld	r24, Z
     7bc:	82 60       	ori	r24, 0x02	; 2
     7be:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     7c0:	80 81       	ld	r24, Z
     7c2:	8b 7f       	andi	r24, 0xFB	; 251
     7c4:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     7c6:	80 81       	ld	r24, Z
     7c8:	8e 7f       	andi	r24, 0xFE	; 254
     7ca:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     7cc:	80 e4       	ldi	r24, 0x40	; 64
     7ce:	9c e9       	ldi	r25, 0x9C	; 156
     7d0:	90 93 87 00 	sts	0x0087, r25
     7d4:	80 93 86 00 	sts	0x0086, r24
     7d8:	08 95       	ret

000007da <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     7da:	e1 e8       	ldi	r30, 0x81	; 129
     7dc:	f0 e0       	ldi	r31, 0x00	; 0
     7de:	80 81       	ld	r24, Z
     7e0:	80 61       	ori	r24, 0x10	; 16
     7e2:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     7e4:	80 81       	ld	r24, Z
     7e6:	88 60       	ori	r24, 0x08	; 8
     7e8:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     7ea:	e0 e8       	ldi	r30, 0x80	; 128
     7ec:	f0 e0       	ldi	r31, 0x00	; 0
     7ee:	80 81       	ld	r24, Z
     7f0:	82 60       	ori	r24, 0x02	; 2
     7f2:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     7f4:	80 81       	ld	r24, Z
     7f6:	8e 7f       	andi	r24, 0xFE	; 254
     7f8:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     7fa:	80 81       	ld	r24, Z
     7fc:	80 68       	ori	r24, 0x80	; 128
     7fe:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     800:	80 81       	ld	r24, Z
     802:	8f 7b       	andi	r24, 0xBF	; 191
     804:	80 83       	st	Z, r24
	pwm_set_signal_period();
     806:	d7 df       	rcall	.-82     	; 0x7b6 <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     808:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     80a:	88 eb       	ldi	r24, 0xB8	; 184
     80c:	9b e0       	ldi	r25, 0x0B	; 11
     80e:	90 93 89 00 	sts	0x0089, r25
     812:	80 93 88 00 	sts	0x0088, r24
     816:	08 95       	ret

00000818 <pwm_set_pulse_width>:
	
	ICR1 = TOP_VALUE;	//set period to 20ms
	//ICR1 = 1250;
}

void pwm_set_pulse_width(float pulse_width){
     818:	cf 92       	push	r12
     81a:	df 92       	push	r13
     81c:	ef 92       	push	r14
     81e:	ff 92       	push	r15
     820:	6b 01       	movw	r12, r22
     822:	7c 01       	movw	r14, r24
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
     824:	20 e0       	ldi	r18, 0x00	; 0
     826:	30 e0       	ldi	r19, 0x00	; 0
     828:	41 e6       	ldi	r20, 0x61	; 97
     82a:	54 e4       	ldi	r21, 0x44	; 68
     82c:	c0 d1       	rcall	.+896    	; 0xbae <__cmpsf2>
     82e:	88 23       	and	r24, r24
     830:	54 f0       	brlt	.+20     	; 0x846 <pwm_set_pulse_width+0x2e>
	if (pulse_width>2100.0){pulse_width=2100.0;}	
     832:	20 e0       	ldi	r18, 0x00	; 0
     834:	30 e4       	ldi	r19, 0x40	; 64
     836:	43 e0       	ldi	r20, 0x03	; 3
     838:	55 e4       	ldi	r21, 0x45	; 69
     83a:	c7 01       	movw	r24, r14
     83c:	b6 01       	movw	r22, r12
     83e:	06 d3       	rcall	.+1548   	; 0xe4c <__gesf2>
     840:	18 16       	cp	r1, r24
     842:	54 f0       	brlt	.+20     	; 0x858 <pwm_set_pulse_width+0x40>
     844:	12 c0       	rjmp	.+36     	; 0x86a <pwm_set_pulse_width+0x52>
	//ICR1 = 1250;
}

void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
     846:	0f 2e       	mov	r0, r31
     848:	c1 2c       	mov	r12, r1
     84a:	d1 2c       	mov	r13, r1
     84c:	f1 e6       	ldi	r31, 0x61	; 97
     84e:	ef 2e       	mov	r14, r31
     850:	f4 e4       	ldi	r31, 0x44	; 68
     852:	ff 2e       	mov	r15, r31
     854:	f0 2d       	mov	r31, r0
     856:	09 c0       	rjmp	.+18     	; 0x86a <pwm_set_pulse_width+0x52>
	if (pulse_width>2100.0){pulse_width=2100.0;}	
     858:	0f 2e       	mov	r0, r31
     85a:	c1 2c       	mov	r12, r1
     85c:	f0 e4       	ldi	r31, 0x40	; 64
     85e:	df 2e       	mov	r13, r31
     860:	f3 e0       	ldi	r31, 0x03	; 3
     862:	ef 2e       	mov	r14, r31
     864:	f5 e4       	ldi	r31, 0x45	; 69
     866:	ff 2e       	mov	r15, r31
     868:	f0 2d       	mov	r31, r0
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
     86a:	20 e0       	ldi	r18, 0x00	; 0
     86c:	30 e4       	ldi	r19, 0x40	; 64
     86e:	4c e9       	ldi	r20, 0x9C	; 156
     870:	56 e4       	ldi	r21, 0x46	; 70
     872:	c7 01       	movw	r24, r14
     874:	b6 01       	movw	r22, r12
     876:	9f d1       	rcall	.+830    	; 0xbb6 <__divsf3>
     878:	20 e0       	ldi	r18, 0x00	; 0
     87a:	34 e2       	ldi	r19, 0x24	; 36
     87c:	44 e7       	ldi	r20, 0x74	; 116
     87e:	5b e4       	ldi	r21, 0x4B	; 75
     880:	e9 d2       	rcall	.+1490   	; 0xe54 <__mulsf3>
     882:	20 e0       	ldi	r18, 0x00	; 0
     884:	30 e0       	ldi	r19, 0x00	; 0
     886:	40 e0       	ldi	r20, 0x00	; 0
     888:	5e e3       	ldi	r21, 0x3E	; 62
     88a:	e4 d2       	rcall	.+1480   	; 0xe54 <__mulsf3>
     88c:	20 e0       	ldi	r18, 0x00	; 0
     88e:	30 e0       	ldi	r19, 0x00	; 0
     890:	48 e4       	ldi	r20, 0x48	; 72
     892:	52 e4       	ldi	r21, 0x42	; 66
     894:	90 d1       	rcall	.+800    	; 0xbb6 <__divsf3>
     896:	f7 d1       	rcall	.+1006   	; 0xc86 <__fixsfsi>
	OCR1A = pulse;
     898:	70 93 89 00 	sts	0x0089, r23
     89c:	60 93 88 00 	sts	0x0088, r22
	
	//printf("OCR1A: %d\n\r",  OCR1A);
	
	//OCR1A = 1150;
}
     8a0:	ff 90       	pop	r15
     8a2:	ef 90       	pop	r14
     8a4:	df 90       	pop	r13
     8a6:	cf 90       	pop	r12
     8a8:	08 95       	ret

000008aa <pwm_scale_joystick_val>:

float pwm_scale_joystick_val(float x_val){
		return (x_val*4.7059+900);	
     8aa:	2c eb       	ldi	r18, 0xBC	; 188
     8ac:	36 e9       	ldi	r19, 0x96	; 150
     8ae:	46 e9       	ldi	r20, 0x96	; 150
     8b0:	50 e4       	ldi	r21, 0x40	; 64
     8b2:	d0 d2       	rcall	.+1440   	; 0xe54 <__mulsf3>
     8b4:	20 e0       	ldi	r18, 0x00	; 0
     8b6:	30 e0       	ldi	r19, 0x00	; 0
     8b8:	41 e6       	ldi	r20, 0x61	; 97
     8ba:	54 e4       	ldi	r21, 0x44	; 68
     8bc:	14 c1       	rjmp	.+552    	; 0xae6 <__addsf3>
}
     8be:	08 95       	ret

000008c0 <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     8c0:	84 b1       	in	r24, 0x04	; 4
     8c2:	87 68       	ori	r24, 0x87	; 135
     8c4:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     8c6:	85 b1       	in	r24, 0x05	; 5
     8c8:	81 68       	ori	r24, 0x81	; 129
     8ca:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     8cc:	81 e5       	ldi	r24, 0x51	; 81
     8ce:	8c bd       	out	0x2c, r24	; 44
     8d0:	08 95       	ret

000008d2 <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     8d2:	cf 93       	push	r28
     8d4:	df 93       	push	r29
     8d6:	cd b7       	in	r28, 0x3d	; 61
     8d8:	de b7       	in	r29, 0x3e	; 62
     8da:	2a 97       	sbiw	r28, 0x0a	; 10
     8dc:	0f b6       	in	r0, 0x3f	; 63
     8de:	f8 94       	cli
     8e0:	de bf       	out	0x3e, r29	; 62
     8e2:	0f be       	out	0x3f, r0	; 63
     8e4:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     8e6:	66 23       	and	r22, r22
     8e8:	89 f0       	breq	.+34     	; 0x90c <spi_read+0x3a>
     8ea:	fe 01       	movw	r30, r28
     8ec:	31 96       	adiw	r30, 0x01	; 1
     8ee:	a8 2f       	mov	r26, r24
     8f0:	b9 2f       	mov	r27, r25
     8f2:	cf 01       	movw	r24, r30
     8f4:	86 0f       	add	r24, r22
     8f6:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     8f8:	21 91       	ld	r18, Z+
     8fa:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     8fc:	0d b4       	in	r0, 0x2d	; 45
     8fe:	07 fe       	sbrs	r0, 7
     900:	fd cf       	rjmp	.-6      	; 0x8fc <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     902:	2e b5       	in	r18, 0x2e	; 46
     904:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     906:	e8 17       	cp	r30, r24
     908:	f9 07       	cpc	r31, r25
     90a:	b1 f7       	brne	.-20     	; 0x8f8 <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     90c:	2a 96       	adiw	r28, 0x0a	; 10
     90e:	0f b6       	in	r0, 0x3f	; 63
     910:	f8 94       	cli
     912:	de bf       	out	0x3e, r29	; 62
     914:	0f be       	out	0x3f, r0	; 63
     916:	cd bf       	out	0x3d, r28	; 61
     918:	df 91       	pop	r29
     91a:	cf 91       	pop	r28
     91c:	08 95       	ret

0000091e <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     91e:	26 2f       	mov	r18, r22
     920:	30 e0       	ldi	r19, 0x00	; 0
     922:	12 16       	cp	r1, r18
     924:	13 06       	cpc	r1, r19
     926:	74 f4       	brge	.+28     	; 0x944 <spi_write+0x26>
     928:	e8 2f       	mov	r30, r24
     92a:	f9 2f       	mov	r31, r25
     92c:	80 e0       	ldi	r24, 0x00	; 0
     92e:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     930:	41 91       	ld	r20, Z+
     932:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     934:	0d b4       	in	r0, 0x2d	; 45
     936:	07 fe       	sbrs	r0, 7
     938:	fd cf       	rjmp	.-6      	; 0x934 <spi_write+0x16>
		dummy_data[i] = SPDR;
     93a:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     93c:	01 96       	adiw	r24, 0x01	; 1
     93e:	82 17       	cp	r24, r18
     940:	93 07       	cpc	r25, r19
     942:	b4 f3       	brlt	.-20     	; 0x930 <spi_write+0x12>
     944:	08 95       	ret

00000946 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     946:	8c e0       	ldi	r24, 0x0C	; 12
     948:	80 93 b8 00 	sts	0x00B8, r24
     94c:	8f ef       	ldi	r24, 0xFF	; 255
     94e:	80 93 bb 00 	sts	0x00BB, r24
     952:	84 e0       	ldi	r24, 0x04	; 4
     954:	80 93 bc 00 	sts	0x00BC, r24
     958:	08 95       	ret

0000095a <TWI_Start_Transceiver_With_Data>:
     95a:	ec eb       	ldi	r30, 0xBC	; 188
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	20 81       	ld	r18, Z
     960:	20 fd       	sbrc	r18, 0
     962:	fd cf       	rjmp	.-6      	; 0x95e <TWI_Start_Transceiver_With_Data+0x4>
     964:	60 93 c4 02 	sts	0x02C4, r22
     968:	fc 01       	movw	r30, r24
     96a:	20 81       	ld	r18, Z
     96c:	20 93 c5 02 	sts	0x02C5, r18
     970:	20 fd       	sbrc	r18, 0
     972:	0c c0       	rjmp	.+24     	; 0x98c <TWI_Start_Transceiver_With_Data+0x32>
     974:	62 30       	cpi	r22, 0x02	; 2
     976:	50 f0       	brcs	.+20     	; 0x98c <TWI_Start_Transceiver_With_Data+0x32>
     978:	dc 01       	movw	r26, r24
     97a:	11 96       	adiw	r26, 0x01	; 1
     97c:	e6 ec       	ldi	r30, 0xC6	; 198
     97e:	f2 e0       	ldi	r31, 0x02	; 2
     980:	81 e0       	ldi	r24, 0x01	; 1
     982:	9d 91       	ld	r25, X+
     984:	91 93       	st	Z+, r25
     986:	8f 5f       	subi	r24, 0xFF	; 255
     988:	86 13       	cpse	r24, r22
     98a:	fb cf       	rjmp	.-10     	; 0x982 <TWI_Start_Transceiver_With_Data+0x28>
     98c:	10 92 c3 02 	sts	0x02C3, r1
     990:	88 ef       	ldi	r24, 0xF8	; 248
     992:	80 93 06 02 	sts	0x0206, r24
     996:	85 ea       	ldi	r24, 0xA5	; 165
     998:	80 93 bc 00 	sts	0x00BC, r24
     99c:	08 95       	ret

0000099e <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     99e:	1f 92       	push	r1
     9a0:	0f 92       	push	r0
     9a2:	0f b6       	in	r0, 0x3f	; 63
     9a4:	0f 92       	push	r0
     9a6:	11 24       	eor	r1, r1
     9a8:	0b b6       	in	r0, 0x3b	; 59
     9aa:	0f 92       	push	r0
     9ac:	2f 93       	push	r18
     9ae:	3f 93       	push	r19
     9b0:	8f 93       	push	r24
     9b2:	9f 93       	push	r25
     9b4:	af 93       	push	r26
     9b6:	bf 93       	push	r27
     9b8:	ef 93       	push	r30
     9ba:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9bc:	80 91 b9 00 	lds	r24, 0x00B9
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	fc 01       	movw	r30, r24
     9c4:	38 97       	sbiw	r30, 0x08	; 8
     9c6:	e1 35       	cpi	r30, 0x51	; 81
     9c8:	f1 05       	cpc	r31, r1
     9ca:	08 f0       	brcs	.+2      	; 0x9ce <__vector_39+0x30>
     9cc:	55 c0       	rjmp	.+170    	; 0xa78 <__vector_39+0xda>
     9ce:	ee 58       	subi	r30, 0x8E	; 142
     9d0:	ff 4f       	sbci	r31, 0xFF	; 255
     9d2:	a3 c2       	rjmp	.+1350   	; 0xf1a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9d4:	10 92 c2 02 	sts	0x02C2, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9d8:	e0 91 c2 02 	lds	r30, 0x02C2
     9dc:	80 91 c4 02 	lds	r24, 0x02C4
     9e0:	e8 17       	cp	r30, r24
     9e2:	70 f4       	brcc	.+28     	; 0xa00 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     9e4:	81 e0       	ldi	r24, 0x01	; 1
     9e6:	8e 0f       	add	r24, r30
     9e8:	80 93 c2 02 	sts	0x02C2, r24
     9ec:	f0 e0       	ldi	r31, 0x00	; 0
     9ee:	eb 53       	subi	r30, 0x3B	; 59
     9f0:	fd 4f       	sbci	r31, 0xFD	; 253
     9f2:	80 81       	ld	r24, Z
     9f4:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     9f8:	85 e8       	ldi	r24, 0x85	; 133
     9fa:	80 93 bc 00 	sts	0x00BC, r24
     9fe:	43 c0       	rjmp	.+134    	; 0xa86 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a00:	80 91 c3 02 	lds	r24, 0x02C3
     a04:	81 60       	ori	r24, 0x01	; 1
     a06:	80 93 c3 02 	sts	0x02C3, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a0a:	84 e9       	ldi	r24, 0x94	; 148
     a0c:	80 93 bc 00 	sts	0x00BC, r24
     a10:	3a c0       	rjmp	.+116    	; 0xa86 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a12:	e0 91 c2 02 	lds	r30, 0x02C2
     a16:	81 e0       	ldi	r24, 0x01	; 1
     a18:	8e 0f       	add	r24, r30
     a1a:	80 93 c2 02 	sts	0x02C2, r24
     a1e:	80 91 bb 00 	lds	r24, 0x00BB
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	eb 53       	subi	r30, 0x3B	; 59
     a26:	fd 4f       	sbci	r31, 0xFD	; 253
     a28:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a2a:	20 91 c2 02 	lds	r18, 0x02C2
     a2e:	30 e0       	ldi	r19, 0x00	; 0
     a30:	80 91 c4 02 	lds	r24, 0x02C4
     a34:	90 e0       	ldi	r25, 0x00	; 0
     a36:	01 97       	sbiw	r24, 0x01	; 1
     a38:	28 17       	cp	r18, r24
     a3a:	39 07       	cpc	r19, r25
     a3c:	24 f4       	brge	.+8      	; 0xa46 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a3e:	85 ec       	ldi	r24, 0xC5	; 197
     a40:	80 93 bc 00 	sts	0x00BC, r24
     a44:	20 c0       	rjmp	.+64     	; 0xa86 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a46:	85 e8       	ldi	r24, 0x85	; 133
     a48:	80 93 bc 00 	sts	0x00BC, r24
     a4c:	1c c0       	rjmp	.+56     	; 0xa86 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a4e:	80 91 bb 00 	lds	r24, 0x00BB
     a52:	e0 91 c2 02 	lds	r30, 0x02C2
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	eb 53       	subi	r30, 0x3B	; 59
     a5a:	fd 4f       	sbci	r31, 0xFD	; 253
     a5c:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a5e:	80 91 c3 02 	lds	r24, 0x02C3
     a62:	81 60       	ori	r24, 0x01	; 1
     a64:	80 93 c3 02 	sts	0x02C3, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a68:	84 e9       	ldi	r24, 0x94	; 148
     a6a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a6e:	0b c0       	rjmp	.+22     	; 0xa86 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a70:	85 ea       	ldi	r24, 0xA5	; 165
     a72:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a76:	07 c0       	rjmp	.+14     	; 0xa86 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a78:	80 91 b9 00 	lds	r24, 0x00B9
     a7c:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a80:	84 e0       	ldi	r24, 0x04	; 4
     a82:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     a86:	ff 91       	pop	r31
     a88:	ef 91       	pop	r30
     a8a:	bf 91       	pop	r27
     a8c:	af 91       	pop	r26
     a8e:	9f 91       	pop	r25
     a90:	8f 91       	pop	r24
     a92:	3f 91       	pop	r19
     a94:	2f 91       	pop	r18
     a96:	0f 90       	pop	r0
     a98:	0b be       	out	0x3b, r0	; 59
     a9a:	0f 90       	pop	r0
     a9c:	0f be       	out	0x3f, r0	; 63
     a9e:	0f 90       	pop	r0
     aa0:	1f 90       	pop	r1
     aa2:	18 95       	reti

00000aa4 <USART_Transmit>:
     aa4:	e0 ec       	ldi	r30, 0xC0	; 192
     aa6:	f0 e0       	ldi	r31, 0x00	; 0
     aa8:	90 81       	ld	r25, Z
     aaa:	95 ff       	sbrs	r25, 5
     aac:	fd cf       	rjmp	.-6      	; 0xaa8 <USART_Transmit+0x4>
     aae:	80 93 c6 00 	sts	0x00C6, r24
     ab2:	08 95       	ret

00000ab4 <USART_Receive>:
     ab4:	e0 ec       	ldi	r30, 0xC0	; 192
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	80 81       	ld	r24, Z
     aba:	88 23       	and	r24, r24
     abc:	ec f3       	brlt	.-6      	; 0xab8 <USART_Receive+0x4>
     abe:	80 91 c6 00 	lds	r24, 0x00C6
     ac2:	08 95       	ret

00000ac4 <USART_Init>:
     ac4:	90 93 c5 00 	sts	0x00C5, r25
     ac8:	80 93 c4 00 	sts	0x00C4, r24
     acc:	88 e1       	ldi	r24, 0x18	; 24
     ace:	80 93 c1 00 	sts	0x00C1, r24
     ad2:	8e e0       	ldi	r24, 0x0E	; 14
     ad4:	80 93 c2 00 	sts	0x00C2, r24
     ad8:	6a e5       	ldi	r22, 0x5A	; 90
     ada:	75 e0       	ldi	r23, 0x05	; 5
     adc:	82 e5       	ldi	r24, 0x52	; 82
     ade:	95 e0       	ldi	r25, 0x05	; 5
     ae0:	22 c2       	rjmp	.+1092   	; 0xf26 <fdevopen>
     ae2:	08 95       	ret

00000ae4 <__subsf3>:
     ae4:	50 58       	subi	r21, 0x80	; 128

00000ae6 <__addsf3>:
     ae6:	bb 27       	eor	r27, r27
     ae8:	aa 27       	eor	r26, r26
     aea:	0e d0       	rcall	.+28     	; 0xb08 <__addsf3x>
     aec:	75 c1       	rjmp	.+746    	; 0xdd8 <__fp_round>
     aee:	66 d1       	rcall	.+716    	; 0xdbc <__fp_pscA>
     af0:	30 f0       	brcs	.+12     	; 0xafe <__addsf3+0x18>
     af2:	6b d1       	rcall	.+726    	; 0xdca <__fp_pscB>
     af4:	20 f0       	brcs	.+8      	; 0xafe <__addsf3+0x18>
     af6:	31 f4       	brne	.+12     	; 0xb04 <__addsf3+0x1e>
     af8:	9f 3f       	cpi	r25, 0xFF	; 255
     afa:	11 f4       	brne	.+4      	; 0xb00 <__addsf3+0x1a>
     afc:	1e f4       	brtc	.+6      	; 0xb04 <__addsf3+0x1e>
     afe:	5b c1       	rjmp	.+694    	; 0xdb6 <__fp_nan>
     b00:	0e f4       	brtc	.+2      	; 0xb04 <__addsf3+0x1e>
     b02:	e0 95       	com	r30
     b04:	e7 fb       	bst	r30, 7
     b06:	51 c1       	rjmp	.+674    	; 0xdaa <__fp_inf>

00000b08 <__addsf3x>:
     b08:	e9 2f       	mov	r30, r25
     b0a:	77 d1       	rcall	.+750    	; 0xdfa <__fp_split3>
     b0c:	80 f3       	brcs	.-32     	; 0xaee <__addsf3+0x8>
     b0e:	ba 17       	cp	r27, r26
     b10:	62 07       	cpc	r22, r18
     b12:	73 07       	cpc	r23, r19
     b14:	84 07       	cpc	r24, r20
     b16:	95 07       	cpc	r25, r21
     b18:	18 f0       	brcs	.+6      	; 0xb20 <__addsf3x+0x18>
     b1a:	71 f4       	brne	.+28     	; 0xb38 <__addsf3x+0x30>
     b1c:	9e f5       	brtc	.+102    	; 0xb84 <__addsf3x+0x7c>
     b1e:	8f c1       	rjmp	.+798    	; 0xe3e <__fp_zero>
     b20:	0e f4       	brtc	.+2      	; 0xb24 <__addsf3x+0x1c>
     b22:	e0 95       	com	r30
     b24:	0b 2e       	mov	r0, r27
     b26:	ba 2f       	mov	r27, r26
     b28:	a0 2d       	mov	r26, r0
     b2a:	0b 01       	movw	r0, r22
     b2c:	b9 01       	movw	r22, r18
     b2e:	90 01       	movw	r18, r0
     b30:	0c 01       	movw	r0, r24
     b32:	ca 01       	movw	r24, r20
     b34:	a0 01       	movw	r20, r0
     b36:	11 24       	eor	r1, r1
     b38:	ff 27       	eor	r31, r31
     b3a:	59 1b       	sub	r21, r25
     b3c:	99 f0       	breq	.+38     	; 0xb64 <__addsf3x+0x5c>
     b3e:	59 3f       	cpi	r21, 0xF9	; 249
     b40:	50 f4       	brcc	.+20     	; 0xb56 <__addsf3x+0x4e>
     b42:	50 3e       	cpi	r21, 0xE0	; 224
     b44:	68 f1       	brcs	.+90     	; 0xba0 <__addsf3x+0x98>
     b46:	1a 16       	cp	r1, r26
     b48:	f0 40       	sbci	r31, 0x00	; 0
     b4a:	a2 2f       	mov	r26, r18
     b4c:	23 2f       	mov	r18, r19
     b4e:	34 2f       	mov	r19, r20
     b50:	44 27       	eor	r20, r20
     b52:	58 5f       	subi	r21, 0xF8	; 248
     b54:	f3 cf       	rjmp	.-26     	; 0xb3c <__addsf3x+0x34>
     b56:	46 95       	lsr	r20
     b58:	37 95       	ror	r19
     b5a:	27 95       	ror	r18
     b5c:	a7 95       	ror	r26
     b5e:	f0 40       	sbci	r31, 0x00	; 0
     b60:	53 95       	inc	r21
     b62:	c9 f7       	brne	.-14     	; 0xb56 <__addsf3x+0x4e>
     b64:	7e f4       	brtc	.+30     	; 0xb84 <__addsf3x+0x7c>
     b66:	1f 16       	cp	r1, r31
     b68:	ba 0b       	sbc	r27, r26
     b6a:	62 0b       	sbc	r22, r18
     b6c:	73 0b       	sbc	r23, r19
     b6e:	84 0b       	sbc	r24, r20
     b70:	ba f0       	brmi	.+46     	; 0xba0 <__addsf3x+0x98>
     b72:	91 50       	subi	r25, 0x01	; 1
     b74:	a1 f0       	breq	.+40     	; 0xb9e <__addsf3x+0x96>
     b76:	ff 0f       	add	r31, r31
     b78:	bb 1f       	adc	r27, r27
     b7a:	66 1f       	adc	r22, r22
     b7c:	77 1f       	adc	r23, r23
     b7e:	88 1f       	adc	r24, r24
     b80:	c2 f7       	brpl	.-16     	; 0xb72 <__addsf3x+0x6a>
     b82:	0e c0       	rjmp	.+28     	; 0xba0 <__addsf3x+0x98>
     b84:	ba 0f       	add	r27, r26
     b86:	62 1f       	adc	r22, r18
     b88:	73 1f       	adc	r23, r19
     b8a:	84 1f       	adc	r24, r20
     b8c:	48 f4       	brcc	.+18     	; 0xba0 <__addsf3x+0x98>
     b8e:	87 95       	ror	r24
     b90:	77 95       	ror	r23
     b92:	67 95       	ror	r22
     b94:	b7 95       	ror	r27
     b96:	f7 95       	ror	r31
     b98:	9e 3f       	cpi	r25, 0xFE	; 254
     b9a:	08 f0       	brcs	.+2      	; 0xb9e <__addsf3x+0x96>
     b9c:	b3 cf       	rjmp	.-154    	; 0xb04 <__addsf3+0x1e>
     b9e:	93 95       	inc	r25
     ba0:	88 0f       	add	r24, r24
     ba2:	08 f0       	brcs	.+2      	; 0xba6 <__addsf3x+0x9e>
     ba4:	99 27       	eor	r25, r25
     ba6:	ee 0f       	add	r30, r30
     ba8:	97 95       	ror	r25
     baa:	87 95       	ror	r24
     bac:	08 95       	ret

00000bae <__cmpsf2>:
     bae:	d9 d0       	rcall	.+434    	; 0xd62 <__fp_cmp>
     bb0:	08 f4       	brcc	.+2      	; 0xbb4 <__cmpsf2+0x6>
     bb2:	81 e0       	ldi	r24, 0x01	; 1
     bb4:	08 95       	ret

00000bb6 <__divsf3>:
     bb6:	0c d0       	rcall	.+24     	; 0xbd0 <__divsf3x>
     bb8:	0f c1       	rjmp	.+542    	; 0xdd8 <__fp_round>
     bba:	07 d1       	rcall	.+526    	; 0xdca <__fp_pscB>
     bbc:	40 f0       	brcs	.+16     	; 0xbce <__divsf3+0x18>
     bbe:	fe d0       	rcall	.+508    	; 0xdbc <__fp_pscA>
     bc0:	30 f0       	brcs	.+12     	; 0xbce <__divsf3+0x18>
     bc2:	21 f4       	brne	.+8      	; 0xbcc <__divsf3+0x16>
     bc4:	5f 3f       	cpi	r21, 0xFF	; 255
     bc6:	19 f0       	breq	.+6      	; 0xbce <__divsf3+0x18>
     bc8:	f0 c0       	rjmp	.+480    	; 0xdaa <__fp_inf>
     bca:	51 11       	cpse	r21, r1
     bcc:	39 c1       	rjmp	.+626    	; 0xe40 <__fp_szero>
     bce:	f3 c0       	rjmp	.+486    	; 0xdb6 <__fp_nan>

00000bd0 <__divsf3x>:
     bd0:	14 d1       	rcall	.+552    	; 0xdfa <__fp_split3>
     bd2:	98 f3       	brcs	.-26     	; 0xbba <__divsf3+0x4>

00000bd4 <__divsf3_pse>:
     bd4:	99 23       	and	r25, r25
     bd6:	c9 f3       	breq	.-14     	; 0xbca <__divsf3+0x14>
     bd8:	55 23       	and	r21, r21
     bda:	b1 f3       	breq	.-20     	; 0xbc8 <__divsf3+0x12>
     bdc:	95 1b       	sub	r25, r21
     bde:	55 0b       	sbc	r21, r21
     be0:	bb 27       	eor	r27, r27
     be2:	aa 27       	eor	r26, r26
     be4:	62 17       	cp	r22, r18
     be6:	73 07       	cpc	r23, r19
     be8:	84 07       	cpc	r24, r20
     bea:	38 f0       	brcs	.+14     	; 0xbfa <__divsf3_pse+0x26>
     bec:	9f 5f       	subi	r25, 0xFF	; 255
     bee:	5f 4f       	sbci	r21, 0xFF	; 255
     bf0:	22 0f       	add	r18, r18
     bf2:	33 1f       	adc	r19, r19
     bf4:	44 1f       	adc	r20, r20
     bf6:	aa 1f       	adc	r26, r26
     bf8:	a9 f3       	breq	.-22     	; 0xbe4 <__divsf3_pse+0x10>
     bfa:	33 d0       	rcall	.+102    	; 0xc62 <__divsf3_pse+0x8e>
     bfc:	0e 2e       	mov	r0, r30
     bfe:	3a f0       	brmi	.+14     	; 0xc0e <__divsf3_pse+0x3a>
     c00:	e0 e8       	ldi	r30, 0x80	; 128
     c02:	30 d0       	rcall	.+96     	; 0xc64 <__divsf3_pse+0x90>
     c04:	91 50       	subi	r25, 0x01	; 1
     c06:	50 40       	sbci	r21, 0x00	; 0
     c08:	e6 95       	lsr	r30
     c0a:	00 1c       	adc	r0, r0
     c0c:	ca f7       	brpl	.-14     	; 0xc00 <__divsf3_pse+0x2c>
     c0e:	29 d0       	rcall	.+82     	; 0xc62 <__divsf3_pse+0x8e>
     c10:	fe 2f       	mov	r31, r30
     c12:	27 d0       	rcall	.+78     	; 0xc62 <__divsf3_pse+0x8e>
     c14:	66 0f       	add	r22, r22
     c16:	77 1f       	adc	r23, r23
     c18:	88 1f       	adc	r24, r24
     c1a:	bb 1f       	adc	r27, r27
     c1c:	26 17       	cp	r18, r22
     c1e:	37 07       	cpc	r19, r23
     c20:	48 07       	cpc	r20, r24
     c22:	ab 07       	cpc	r26, r27
     c24:	b0 e8       	ldi	r27, 0x80	; 128
     c26:	09 f0       	breq	.+2      	; 0xc2a <__divsf3_pse+0x56>
     c28:	bb 0b       	sbc	r27, r27
     c2a:	80 2d       	mov	r24, r0
     c2c:	bf 01       	movw	r22, r30
     c2e:	ff 27       	eor	r31, r31
     c30:	93 58       	subi	r25, 0x83	; 131
     c32:	5f 4f       	sbci	r21, 0xFF	; 255
     c34:	2a f0       	brmi	.+10     	; 0xc40 <__divsf3_pse+0x6c>
     c36:	9e 3f       	cpi	r25, 0xFE	; 254
     c38:	51 05       	cpc	r21, r1
     c3a:	68 f0       	brcs	.+26     	; 0xc56 <__divsf3_pse+0x82>
     c3c:	b6 c0       	rjmp	.+364    	; 0xdaa <__fp_inf>
     c3e:	00 c1       	rjmp	.+512    	; 0xe40 <__fp_szero>
     c40:	5f 3f       	cpi	r21, 0xFF	; 255
     c42:	ec f3       	brlt	.-6      	; 0xc3e <__divsf3_pse+0x6a>
     c44:	98 3e       	cpi	r25, 0xE8	; 232
     c46:	dc f3       	brlt	.-10     	; 0xc3e <__divsf3_pse+0x6a>
     c48:	86 95       	lsr	r24
     c4a:	77 95       	ror	r23
     c4c:	67 95       	ror	r22
     c4e:	b7 95       	ror	r27
     c50:	f7 95       	ror	r31
     c52:	9f 5f       	subi	r25, 0xFF	; 255
     c54:	c9 f7       	brne	.-14     	; 0xc48 <__divsf3_pse+0x74>
     c56:	88 0f       	add	r24, r24
     c58:	91 1d       	adc	r25, r1
     c5a:	96 95       	lsr	r25
     c5c:	87 95       	ror	r24
     c5e:	97 f9       	bld	r25, 7
     c60:	08 95       	ret
     c62:	e1 e0       	ldi	r30, 0x01	; 1
     c64:	66 0f       	add	r22, r22
     c66:	77 1f       	adc	r23, r23
     c68:	88 1f       	adc	r24, r24
     c6a:	bb 1f       	adc	r27, r27
     c6c:	62 17       	cp	r22, r18
     c6e:	73 07       	cpc	r23, r19
     c70:	84 07       	cpc	r24, r20
     c72:	ba 07       	cpc	r27, r26
     c74:	20 f0       	brcs	.+8      	; 0xc7e <__divsf3_pse+0xaa>
     c76:	62 1b       	sub	r22, r18
     c78:	73 0b       	sbc	r23, r19
     c7a:	84 0b       	sbc	r24, r20
     c7c:	ba 0b       	sbc	r27, r26
     c7e:	ee 1f       	adc	r30, r30
     c80:	88 f7       	brcc	.-30     	; 0xc64 <__divsf3_pse+0x90>
     c82:	e0 95       	com	r30
     c84:	08 95       	ret

00000c86 <__fixsfsi>:
     c86:	04 d0       	rcall	.+8      	; 0xc90 <__fixunssfsi>
     c88:	68 94       	set
     c8a:	b1 11       	cpse	r27, r1
     c8c:	d9 c0       	rjmp	.+434    	; 0xe40 <__fp_szero>
     c8e:	08 95       	ret

00000c90 <__fixunssfsi>:
     c90:	bc d0       	rcall	.+376    	; 0xe0a <__fp_splitA>
     c92:	88 f0       	brcs	.+34     	; 0xcb6 <__fixunssfsi+0x26>
     c94:	9f 57       	subi	r25, 0x7F	; 127
     c96:	90 f0       	brcs	.+36     	; 0xcbc <__fixunssfsi+0x2c>
     c98:	b9 2f       	mov	r27, r25
     c9a:	99 27       	eor	r25, r25
     c9c:	b7 51       	subi	r27, 0x17	; 23
     c9e:	a0 f0       	brcs	.+40     	; 0xcc8 <__fixunssfsi+0x38>
     ca0:	d1 f0       	breq	.+52     	; 0xcd6 <__fixunssfsi+0x46>
     ca2:	66 0f       	add	r22, r22
     ca4:	77 1f       	adc	r23, r23
     ca6:	88 1f       	adc	r24, r24
     ca8:	99 1f       	adc	r25, r25
     caa:	1a f0       	brmi	.+6      	; 0xcb2 <__fixunssfsi+0x22>
     cac:	ba 95       	dec	r27
     cae:	c9 f7       	brne	.-14     	; 0xca2 <__fixunssfsi+0x12>
     cb0:	12 c0       	rjmp	.+36     	; 0xcd6 <__fixunssfsi+0x46>
     cb2:	b1 30       	cpi	r27, 0x01	; 1
     cb4:	81 f0       	breq	.+32     	; 0xcd6 <__fixunssfsi+0x46>
     cb6:	c3 d0       	rcall	.+390    	; 0xe3e <__fp_zero>
     cb8:	b1 e0       	ldi	r27, 0x01	; 1
     cba:	08 95       	ret
     cbc:	c0 c0       	rjmp	.+384    	; 0xe3e <__fp_zero>
     cbe:	67 2f       	mov	r22, r23
     cc0:	78 2f       	mov	r23, r24
     cc2:	88 27       	eor	r24, r24
     cc4:	b8 5f       	subi	r27, 0xF8	; 248
     cc6:	39 f0       	breq	.+14     	; 0xcd6 <__fixunssfsi+0x46>
     cc8:	b9 3f       	cpi	r27, 0xF9	; 249
     cca:	cc f3       	brlt	.-14     	; 0xcbe <__fixunssfsi+0x2e>
     ccc:	86 95       	lsr	r24
     cce:	77 95       	ror	r23
     cd0:	67 95       	ror	r22
     cd2:	b3 95       	inc	r27
     cd4:	d9 f7       	brne	.-10     	; 0xccc <__fixunssfsi+0x3c>
     cd6:	3e f4       	brtc	.+14     	; 0xce6 <__fixunssfsi+0x56>
     cd8:	90 95       	com	r25
     cda:	80 95       	com	r24
     cdc:	70 95       	com	r23
     cde:	61 95       	neg	r22
     ce0:	7f 4f       	sbci	r23, 0xFF	; 255
     ce2:	8f 4f       	sbci	r24, 0xFF	; 255
     ce4:	9f 4f       	sbci	r25, 0xFF	; 255
     ce6:	08 95       	ret

00000ce8 <__floatunsisf>:
     ce8:	e8 94       	clt
     cea:	09 c0       	rjmp	.+18     	; 0xcfe <__floatsisf+0x12>

00000cec <__floatsisf>:
     cec:	97 fb       	bst	r25, 7
     cee:	3e f4       	brtc	.+14     	; 0xcfe <__floatsisf+0x12>
     cf0:	90 95       	com	r25
     cf2:	80 95       	com	r24
     cf4:	70 95       	com	r23
     cf6:	61 95       	neg	r22
     cf8:	7f 4f       	sbci	r23, 0xFF	; 255
     cfa:	8f 4f       	sbci	r24, 0xFF	; 255
     cfc:	9f 4f       	sbci	r25, 0xFF	; 255
     cfe:	99 23       	and	r25, r25
     d00:	a9 f0       	breq	.+42     	; 0xd2c <__floatsisf+0x40>
     d02:	f9 2f       	mov	r31, r25
     d04:	96 e9       	ldi	r25, 0x96	; 150
     d06:	bb 27       	eor	r27, r27
     d08:	93 95       	inc	r25
     d0a:	f6 95       	lsr	r31
     d0c:	87 95       	ror	r24
     d0e:	77 95       	ror	r23
     d10:	67 95       	ror	r22
     d12:	b7 95       	ror	r27
     d14:	f1 11       	cpse	r31, r1
     d16:	f8 cf       	rjmp	.-16     	; 0xd08 <__floatsisf+0x1c>
     d18:	fa f4       	brpl	.+62     	; 0xd58 <__floatsisf+0x6c>
     d1a:	bb 0f       	add	r27, r27
     d1c:	11 f4       	brne	.+4      	; 0xd22 <__floatsisf+0x36>
     d1e:	60 ff       	sbrs	r22, 0
     d20:	1b c0       	rjmp	.+54     	; 0xd58 <__floatsisf+0x6c>
     d22:	6f 5f       	subi	r22, 0xFF	; 255
     d24:	7f 4f       	sbci	r23, 0xFF	; 255
     d26:	8f 4f       	sbci	r24, 0xFF	; 255
     d28:	9f 4f       	sbci	r25, 0xFF	; 255
     d2a:	16 c0       	rjmp	.+44     	; 0xd58 <__floatsisf+0x6c>
     d2c:	88 23       	and	r24, r24
     d2e:	11 f0       	breq	.+4      	; 0xd34 <__floatsisf+0x48>
     d30:	96 e9       	ldi	r25, 0x96	; 150
     d32:	11 c0       	rjmp	.+34     	; 0xd56 <__floatsisf+0x6a>
     d34:	77 23       	and	r23, r23
     d36:	21 f0       	breq	.+8      	; 0xd40 <__floatsisf+0x54>
     d38:	9e e8       	ldi	r25, 0x8E	; 142
     d3a:	87 2f       	mov	r24, r23
     d3c:	76 2f       	mov	r23, r22
     d3e:	05 c0       	rjmp	.+10     	; 0xd4a <__floatsisf+0x5e>
     d40:	66 23       	and	r22, r22
     d42:	71 f0       	breq	.+28     	; 0xd60 <__floatsisf+0x74>
     d44:	96 e8       	ldi	r25, 0x86	; 134
     d46:	86 2f       	mov	r24, r22
     d48:	70 e0       	ldi	r23, 0x00	; 0
     d4a:	60 e0       	ldi	r22, 0x00	; 0
     d4c:	2a f0       	brmi	.+10     	; 0xd58 <__floatsisf+0x6c>
     d4e:	9a 95       	dec	r25
     d50:	66 0f       	add	r22, r22
     d52:	77 1f       	adc	r23, r23
     d54:	88 1f       	adc	r24, r24
     d56:	da f7       	brpl	.-10     	; 0xd4e <__floatsisf+0x62>
     d58:	88 0f       	add	r24, r24
     d5a:	96 95       	lsr	r25
     d5c:	87 95       	ror	r24
     d5e:	97 f9       	bld	r25, 7
     d60:	08 95       	ret

00000d62 <__fp_cmp>:
     d62:	99 0f       	add	r25, r25
     d64:	00 08       	sbc	r0, r0
     d66:	55 0f       	add	r21, r21
     d68:	aa 0b       	sbc	r26, r26
     d6a:	e0 e8       	ldi	r30, 0x80	; 128
     d6c:	fe ef       	ldi	r31, 0xFE	; 254
     d6e:	16 16       	cp	r1, r22
     d70:	17 06       	cpc	r1, r23
     d72:	e8 07       	cpc	r30, r24
     d74:	f9 07       	cpc	r31, r25
     d76:	c0 f0       	brcs	.+48     	; 0xda8 <__fp_cmp+0x46>
     d78:	12 16       	cp	r1, r18
     d7a:	13 06       	cpc	r1, r19
     d7c:	e4 07       	cpc	r30, r20
     d7e:	f5 07       	cpc	r31, r21
     d80:	98 f0       	brcs	.+38     	; 0xda8 <__fp_cmp+0x46>
     d82:	62 1b       	sub	r22, r18
     d84:	73 0b       	sbc	r23, r19
     d86:	84 0b       	sbc	r24, r20
     d88:	95 0b       	sbc	r25, r21
     d8a:	39 f4       	brne	.+14     	; 0xd9a <__fp_cmp+0x38>
     d8c:	0a 26       	eor	r0, r26
     d8e:	61 f0       	breq	.+24     	; 0xda8 <__fp_cmp+0x46>
     d90:	23 2b       	or	r18, r19
     d92:	24 2b       	or	r18, r20
     d94:	25 2b       	or	r18, r21
     d96:	21 f4       	brne	.+8      	; 0xda0 <__fp_cmp+0x3e>
     d98:	08 95       	ret
     d9a:	0a 26       	eor	r0, r26
     d9c:	09 f4       	brne	.+2      	; 0xda0 <__fp_cmp+0x3e>
     d9e:	a1 40       	sbci	r26, 0x01	; 1
     da0:	a6 95       	lsr	r26
     da2:	8f ef       	ldi	r24, 0xFF	; 255
     da4:	81 1d       	adc	r24, r1
     da6:	81 1d       	adc	r24, r1
     da8:	08 95       	ret

00000daa <__fp_inf>:
     daa:	97 f9       	bld	r25, 7
     dac:	9f 67       	ori	r25, 0x7F	; 127
     dae:	80 e8       	ldi	r24, 0x80	; 128
     db0:	70 e0       	ldi	r23, 0x00	; 0
     db2:	60 e0       	ldi	r22, 0x00	; 0
     db4:	08 95       	ret

00000db6 <__fp_nan>:
     db6:	9f ef       	ldi	r25, 0xFF	; 255
     db8:	80 ec       	ldi	r24, 0xC0	; 192
     dba:	08 95       	ret

00000dbc <__fp_pscA>:
     dbc:	00 24       	eor	r0, r0
     dbe:	0a 94       	dec	r0
     dc0:	16 16       	cp	r1, r22
     dc2:	17 06       	cpc	r1, r23
     dc4:	18 06       	cpc	r1, r24
     dc6:	09 06       	cpc	r0, r25
     dc8:	08 95       	ret

00000dca <__fp_pscB>:
     dca:	00 24       	eor	r0, r0
     dcc:	0a 94       	dec	r0
     dce:	12 16       	cp	r1, r18
     dd0:	13 06       	cpc	r1, r19
     dd2:	14 06       	cpc	r1, r20
     dd4:	05 06       	cpc	r0, r21
     dd6:	08 95       	ret

00000dd8 <__fp_round>:
     dd8:	09 2e       	mov	r0, r25
     dda:	03 94       	inc	r0
     ddc:	00 0c       	add	r0, r0
     dde:	11 f4       	brne	.+4      	; 0xde4 <__fp_round+0xc>
     de0:	88 23       	and	r24, r24
     de2:	52 f0       	brmi	.+20     	; 0xdf8 <__fp_round+0x20>
     de4:	bb 0f       	add	r27, r27
     de6:	40 f4       	brcc	.+16     	; 0xdf8 <__fp_round+0x20>
     de8:	bf 2b       	or	r27, r31
     dea:	11 f4       	brne	.+4      	; 0xdf0 <__fp_round+0x18>
     dec:	60 ff       	sbrs	r22, 0
     dee:	04 c0       	rjmp	.+8      	; 0xdf8 <__fp_round+0x20>
     df0:	6f 5f       	subi	r22, 0xFF	; 255
     df2:	7f 4f       	sbci	r23, 0xFF	; 255
     df4:	8f 4f       	sbci	r24, 0xFF	; 255
     df6:	9f 4f       	sbci	r25, 0xFF	; 255
     df8:	08 95       	ret

00000dfa <__fp_split3>:
     dfa:	57 fd       	sbrc	r21, 7
     dfc:	90 58       	subi	r25, 0x80	; 128
     dfe:	44 0f       	add	r20, r20
     e00:	55 1f       	adc	r21, r21
     e02:	59 f0       	breq	.+22     	; 0xe1a <__fp_splitA+0x10>
     e04:	5f 3f       	cpi	r21, 0xFF	; 255
     e06:	71 f0       	breq	.+28     	; 0xe24 <__fp_splitA+0x1a>
     e08:	47 95       	ror	r20

00000e0a <__fp_splitA>:
     e0a:	88 0f       	add	r24, r24
     e0c:	97 fb       	bst	r25, 7
     e0e:	99 1f       	adc	r25, r25
     e10:	61 f0       	breq	.+24     	; 0xe2a <__fp_splitA+0x20>
     e12:	9f 3f       	cpi	r25, 0xFF	; 255
     e14:	79 f0       	breq	.+30     	; 0xe34 <__fp_splitA+0x2a>
     e16:	87 95       	ror	r24
     e18:	08 95       	ret
     e1a:	12 16       	cp	r1, r18
     e1c:	13 06       	cpc	r1, r19
     e1e:	14 06       	cpc	r1, r20
     e20:	55 1f       	adc	r21, r21
     e22:	f2 cf       	rjmp	.-28     	; 0xe08 <__fp_split3+0xe>
     e24:	46 95       	lsr	r20
     e26:	f1 df       	rcall	.-30     	; 0xe0a <__fp_splitA>
     e28:	08 c0       	rjmp	.+16     	; 0xe3a <__fp_splitA+0x30>
     e2a:	16 16       	cp	r1, r22
     e2c:	17 06       	cpc	r1, r23
     e2e:	18 06       	cpc	r1, r24
     e30:	99 1f       	adc	r25, r25
     e32:	f1 cf       	rjmp	.-30     	; 0xe16 <__fp_splitA+0xc>
     e34:	86 95       	lsr	r24
     e36:	71 05       	cpc	r23, r1
     e38:	61 05       	cpc	r22, r1
     e3a:	08 94       	sec
     e3c:	08 95       	ret

00000e3e <__fp_zero>:
     e3e:	e8 94       	clt

00000e40 <__fp_szero>:
     e40:	bb 27       	eor	r27, r27
     e42:	66 27       	eor	r22, r22
     e44:	77 27       	eor	r23, r23
     e46:	cb 01       	movw	r24, r22
     e48:	97 f9       	bld	r25, 7
     e4a:	08 95       	ret

00000e4c <__gesf2>:
     e4c:	8a df       	rcall	.-236    	; 0xd62 <__fp_cmp>
     e4e:	08 f4       	brcc	.+2      	; 0xe52 <__gesf2+0x6>
     e50:	8f ef       	ldi	r24, 0xFF	; 255
     e52:	08 95       	ret

00000e54 <__mulsf3>:
     e54:	0b d0       	rcall	.+22     	; 0xe6c <__mulsf3x>
     e56:	c0 cf       	rjmp	.-128    	; 0xdd8 <__fp_round>
     e58:	b1 df       	rcall	.-158    	; 0xdbc <__fp_pscA>
     e5a:	28 f0       	brcs	.+10     	; 0xe66 <__mulsf3+0x12>
     e5c:	b6 df       	rcall	.-148    	; 0xdca <__fp_pscB>
     e5e:	18 f0       	brcs	.+6      	; 0xe66 <__mulsf3+0x12>
     e60:	95 23       	and	r25, r21
     e62:	09 f0       	breq	.+2      	; 0xe66 <__mulsf3+0x12>
     e64:	a2 cf       	rjmp	.-188    	; 0xdaa <__fp_inf>
     e66:	a7 cf       	rjmp	.-178    	; 0xdb6 <__fp_nan>
     e68:	11 24       	eor	r1, r1
     e6a:	ea cf       	rjmp	.-44     	; 0xe40 <__fp_szero>

00000e6c <__mulsf3x>:
     e6c:	c6 df       	rcall	.-116    	; 0xdfa <__fp_split3>
     e6e:	a0 f3       	brcs	.-24     	; 0xe58 <__mulsf3+0x4>

00000e70 <__mulsf3_pse>:
     e70:	95 9f       	mul	r25, r21
     e72:	d1 f3       	breq	.-12     	; 0xe68 <__mulsf3+0x14>
     e74:	95 0f       	add	r25, r21
     e76:	50 e0       	ldi	r21, 0x00	; 0
     e78:	55 1f       	adc	r21, r21
     e7a:	62 9f       	mul	r22, r18
     e7c:	f0 01       	movw	r30, r0
     e7e:	72 9f       	mul	r23, r18
     e80:	bb 27       	eor	r27, r27
     e82:	f0 0d       	add	r31, r0
     e84:	b1 1d       	adc	r27, r1
     e86:	63 9f       	mul	r22, r19
     e88:	aa 27       	eor	r26, r26
     e8a:	f0 0d       	add	r31, r0
     e8c:	b1 1d       	adc	r27, r1
     e8e:	aa 1f       	adc	r26, r26
     e90:	64 9f       	mul	r22, r20
     e92:	66 27       	eor	r22, r22
     e94:	b0 0d       	add	r27, r0
     e96:	a1 1d       	adc	r26, r1
     e98:	66 1f       	adc	r22, r22
     e9a:	82 9f       	mul	r24, r18
     e9c:	22 27       	eor	r18, r18
     e9e:	b0 0d       	add	r27, r0
     ea0:	a1 1d       	adc	r26, r1
     ea2:	62 1f       	adc	r22, r18
     ea4:	73 9f       	mul	r23, r19
     ea6:	b0 0d       	add	r27, r0
     ea8:	a1 1d       	adc	r26, r1
     eaa:	62 1f       	adc	r22, r18
     eac:	83 9f       	mul	r24, r19
     eae:	a0 0d       	add	r26, r0
     eb0:	61 1d       	adc	r22, r1
     eb2:	22 1f       	adc	r18, r18
     eb4:	74 9f       	mul	r23, r20
     eb6:	33 27       	eor	r19, r19
     eb8:	a0 0d       	add	r26, r0
     eba:	61 1d       	adc	r22, r1
     ebc:	23 1f       	adc	r18, r19
     ebe:	84 9f       	mul	r24, r20
     ec0:	60 0d       	add	r22, r0
     ec2:	21 1d       	adc	r18, r1
     ec4:	82 2f       	mov	r24, r18
     ec6:	76 2f       	mov	r23, r22
     ec8:	6a 2f       	mov	r22, r26
     eca:	11 24       	eor	r1, r1
     ecc:	9f 57       	subi	r25, 0x7F	; 127
     ece:	50 40       	sbci	r21, 0x00	; 0
     ed0:	8a f0       	brmi	.+34     	; 0xef4 <__mulsf3_pse+0x84>
     ed2:	e1 f0       	breq	.+56     	; 0xf0c <__mulsf3_pse+0x9c>
     ed4:	88 23       	and	r24, r24
     ed6:	4a f0       	brmi	.+18     	; 0xeea <__mulsf3_pse+0x7a>
     ed8:	ee 0f       	add	r30, r30
     eda:	ff 1f       	adc	r31, r31
     edc:	bb 1f       	adc	r27, r27
     ede:	66 1f       	adc	r22, r22
     ee0:	77 1f       	adc	r23, r23
     ee2:	88 1f       	adc	r24, r24
     ee4:	91 50       	subi	r25, 0x01	; 1
     ee6:	50 40       	sbci	r21, 0x00	; 0
     ee8:	a9 f7       	brne	.-22     	; 0xed4 <__mulsf3_pse+0x64>
     eea:	9e 3f       	cpi	r25, 0xFE	; 254
     eec:	51 05       	cpc	r21, r1
     eee:	70 f0       	brcs	.+28     	; 0xf0c <__mulsf3_pse+0x9c>
     ef0:	5c cf       	rjmp	.-328    	; 0xdaa <__fp_inf>
     ef2:	a6 cf       	rjmp	.-180    	; 0xe40 <__fp_szero>
     ef4:	5f 3f       	cpi	r21, 0xFF	; 255
     ef6:	ec f3       	brlt	.-6      	; 0xef2 <__mulsf3_pse+0x82>
     ef8:	98 3e       	cpi	r25, 0xE8	; 232
     efa:	dc f3       	brlt	.-10     	; 0xef2 <__mulsf3_pse+0x82>
     efc:	86 95       	lsr	r24
     efe:	77 95       	ror	r23
     f00:	67 95       	ror	r22
     f02:	b7 95       	ror	r27
     f04:	f7 95       	ror	r31
     f06:	e7 95       	ror	r30
     f08:	9f 5f       	subi	r25, 0xFF	; 255
     f0a:	c1 f7       	brne	.-16     	; 0xefc <__mulsf3_pse+0x8c>
     f0c:	fe 2b       	or	r31, r30
     f0e:	88 0f       	add	r24, r24
     f10:	91 1d       	adc	r25, r1
     f12:	96 95       	lsr	r25
     f14:	87 95       	ror	r24
     f16:	97 f9       	bld	r25, 7
     f18:	08 95       	ret

00000f1a <__tablejump2__>:
     f1a:	ee 0f       	add	r30, r30
     f1c:	ff 1f       	adc	r31, r31

00000f1e <__tablejump__>:
     f1e:	05 90       	lpm	r0, Z+
     f20:	f4 91       	lpm	r31, Z
     f22:	e0 2d       	mov	r30, r0
     f24:	19 94       	eijmp

00000f26 <fdevopen>:
     f26:	0f 93       	push	r16
     f28:	1f 93       	push	r17
     f2a:	cf 93       	push	r28
     f2c:	df 93       	push	r29
     f2e:	ec 01       	movw	r28, r24
     f30:	8b 01       	movw	r16, r22
     f32:	00 97       	sbiw	r24, 0x00	; 0
     f34:	31 f4       	brne	.+12     	; 0xf42 <fdevopen+0x1c>
     f36:	61 15       	cp	r22, r1
     f38:	71 05       	cpc	r23, r1
     f3a:	19 f4       	brne	.+6      	; 0xf42 <fdevopen+0x1c>
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	37 c0       	rjmp	.+110    	; 0xfb0 <fdevopen+0x8a>
     f42:	6e e0       	ldi	r22, 0x0E	; 14
     f44:	70 e0       	ldi	r23, 0x00	; 0
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	63 d2       	rcall	.+1222   	; 0x1412 <calloc>
     f4c:	fc 01       	movw	r30, r24
     f4e:	00 97       	sbiw	r24, 0x00	; 0
     f50:	a9 f3       	breq	.-22     	; 0xf3c <fdevopen+0x16>
     f52:	80 e8       	ldi	r24, 0x80	; 128
     f54:	83 83       	std	Z+3, r24	; 0x03
     f56:	01 15       	cp	r16, r1
     f58:	11 05       	cpc	r17, r1
     f5a:	71 f0       	breq	.+28     	; 0xf78 <fdevopen+0x52>
     f5c:	13 87       	std	Z+11, r17	; 0x0b
     f5e:	02 87       	std	Z+10, r16	; 0x0a
     f60:	81 e8       	ldi	r24, 0x81	; 129
     f62:	83 83       	std	Z+3, r24	; 0x03
     f64:	80 91 c9 02 	lds	r24, 0x02C9
     f68:	90 91 ca 02 	lds	r25, 0x02CA
     f6c:	89 2b       	or	r24, r25
     f6e:	21 f4       	brne	.+8      	; 0xf78 <fdevopen+0x52>
     f70:	f0 93 ca 02 	sts	0x02CA, r31
     f74:	e0 93 c9 02 	sts	0x02C9, r30
     f78:	20 97       	sbiw	r28, 0x00	; 0
     f7a:	c9 f0       	breq	.+50     	; 0xfae <fdevopen+0x88>
     f7c:	d1 87       	std	Z+9, r29	; 0x09
     f7e:	c0 87       	std	Z+8, r28	; 0x08
     f80:	83 81       	ldd	r24, Z+3	; 0x03
     f82:	82 60       	ori	r24, 0x02	; 2
     f84:	83 83       	std	Z+3, r24	; 0x03
     f86:	80 91 cb 02 	lds	r24, 0x02CB
     f8a:	90 91 cc 02 	lds	r25, 0x02CC
     f8e:	89 2b       	or	r24, r25
     f90:	71 f4       	brne	.+28     	; 0xfae <fdevopen+0x88>
     f92:	f0 93 cc 02 	sts	0x02CC, r31
     f96:	e0 93 cb 02 	sts	0x02CB, r30
     f9a:	80 91 cd 02 	lds	r24, 0x02CD
     f9e:	90 91 ce 02 	lds	r25, 0x02CE
     fa2:	89 2b       	or	r24, r25
     fa4:	21 f4       	brne	.+8      	; 0xfae <fdevopen+0x88>
     fa6:	f0 93 ce 02 	sts	0x02CE, r31
     faa:	e0 93 cd 02 	sts	0x02CD, r30
     fae:	cf 01       	movw	r24, r30
     fb0:	df 91       	pop	r29
     fb2:	cf 91       	pop	r28
     fb4:	1f 91       	pop	r17
     fb6:	0f 91       	pop	r16
     fb8:	08 95       	ret

00000fba <printf>:
     fba:	cf 93       	push	r28
     fbc:	df 93       	push	r29
     fbe:	cd b7       	in	r28, 0x3d	; 61
     fc0:	de b7       	in	r29, 0x3e	; 62
     fc2:	fe 01       	movw	r30, r28
     fc4:	36 96       	adiw	r30, 0x06	; 6
     fc6:	61 91       	ld	r22, Z+
     fc8:	71 91       	ld	r23, Z+
     fca:	af 01       	movw	r20, r30
     fcc:	80 91 cb 02 	lds	r24, 0x02CB
     fd0:	90 91 cc 02 	lds	r25, 0x02CC
     fd4:	30 d0       	rcall	.+96     	; 0x1036 <vfprintf>
     fd6:	df 91       	pop	r29
     fd8:	cf 91       	pop	r28
     fda:	08 95       	ret

00000fdc <puts>:
     fdc:	0f 93       	push	r16
     fde:	1f 93       	push	r17
     fe0:	cf 93       	push	r28
     fe2:	df 93       	push	r29
     fe4:	e0 91 cb 02 	lds	r30, 0x02CB
     fe8:	f0 91 cc 02 	lds	r31, 0x02CC
     fec:	23 81       	ldd	r18, Z+3	; 0x03
     fee:	21 ff       	sbrs	r18, 1
     ff0:	1b c0       	rjmp	.+54     	; 0x1028 <puts+0x4c>
     ff2:	ec 01       	movw	r28, r24
     ff4:	00 e0       	ldi	r16, 0x00	; 0
     ff6:	10 e0       	ldi	r17, 0x00	; 0
     ff8:	89 91       	ld	r24, Y+
     ffa:	60 91 cb 02 	lds	r22, 0x02CB
     ffe:	70 91 cc 02 	lds	r23, 0x02CC
    1002:	db 01       	movw	r26, r22
    1004:	18 96       	adiw	r26, 0x08	; 8
    1006:	ed 91       	ld	r30, X+
    1008:	fc 91       	ld	r31, X
    100a:	19 97       	sbiw	r26, 0x09	; 9
    100c:	88 23       	and	r24, r24
    100e:	31 f0       	breq	.+12     	; 0x101c <puts+0x40>
    1010:	19 95       	eicall
    1012:	89 2b       	or	r24, r25
    1014:	89 f3       	breq	.-30     	; 0xff8 <puts+0x1c>
    1016:	0f ef       	ldi	r16, 0xFF	; 255
    1018:	1f ef       	ldi	r17, 0xFF	; 255
    101a:	ee cf       	rjmp	.-36     	; 0xff8 <puts+0x1c>
    101c:	8a e0       	ldi	r24, 0x0A	; 10
    101e:	19 95       	eicall
    1020:	89 2b       	or	r24, r25
    1022:	11 f4       	brne	.+4      	; 0x1028 <puts+0x4c>
    1024:	c8 01       	movw	r24, r16
    1026:	02 c0       	rjmp	.+4      	; 0x102c <puts+0x50>
    1028:	8f ef       	ldi	r24, 0xFF	; 255
    102a:	9f ef       	ldi	r25, 0xFF	; 255
    102c:	df 91       	pop	r29
    102e:	cf 91       	pop	r28
    1030:	1f 91       	pop	r17
    1032:	0f 91       	pop	r16
    1034:	08 95       	ret

00001036 <vfprintf>:
    1036:	2f 92       	push	r2
    1038:	3f 92       	push	r3
    103a:	4f 92       	push	r4
    103c:	5f 92       	push	r5
    103e:	6f 92       	push	r6
    1040:	7f 92       	push	r7
    1042:	8f 92       	push	r8
    1044:	9f 92       	push	r9
    1046:	af 92       	push	r10
    1048:	bf 92       	push	r11
    104a:	cf 92       	push	r12
    104c:	df 92       	push	r13
    104e:	ef 92       	push	r14
    1050:	ff 92       	push	r15
    1052:	0f 93       	push	r16
    1054:	1f 93       	push	r17
    1056:	cf 93       	push	r28
    1058:	df 93       	push	r29
    105a:	cd b7       	in	r28, 0x3d	; 61
    105c:	de b7       	in	r29, 0x3e	; 62
    105e:	2c 97       	sbiw	r28, 0x0c	; 12
    1060:	0f b6       	in	r0, 0x3f	; 63
    1062:	f8 94       	cli
    1064:	de bf       	out	0x3e, r29	; 62
    1066:	0f be       	out	0x3f, r0	; 63
    1068:	cd bf       	out	0x3d, r28	; 61
    106a:	7c 01       	movw	r14, r24
    106c:	6b 01       	movw	r12, r22
    106e:	8a 01       	movw	r16, r20
    1070:	fc 01       	movw	r30, r24
    1072:	17 82       	std	Z+7, r1	; 0x07
    1074:	16 82       	std	Z+6, r1	; 0x06
    1076:	83 81       	ldd	r24, Z+3	; 0x03
    1078:	81 ff       	sbrs	r24, 1
    107a:	b0 c1       	rjmp	.+864    	; 0x13dc <vfprintf+0x3a6>
    107c:	ce 01       	movw	r24, r28
    107e:	01 96       	adiw	r24, 0x01	; 1
    1080:	4c 01       	movw	r8, r24
    1082:	f7 01       	movw	r30, r14
    1084:	93 81       	ldd	r25, Z+3	; 0x03
    1086:	f6 01       	movw	r30, r12
    1088:	93 fd       	sbrc	r25, 3
    108a:	85 91       	lpm	r24, Z+
    108c:	93 ff       	sbrs	r25, 3
    108e:	81 91       	ld	r24, Z+
    1090:	6f 01       	movw	r12, r30
    1092:	88 23       	and	r24, r24
    1094:	09 f4       	brne	.+2      	; 0x1098 <vfprintf+0x62>
    1096:	9e c1       	rjmp	.+828    	; 0x13d4 <vfprintf+0x39e>
    1098:	85 32       	cpi	r24, 0x25	; 37
    109a:	39 f4       	brne	.+14     	; 0x10aa <vfprintf+0x74>
    109c:	93 fd       	sbrc	r25, 3
    109e:	85 91       	lpm	r24, Z+
    10a0:	93 ff       	sbrs	r25, 3
    10a2:	81 91       	ld	r24, Z+
    10a4:	6f 01       	movw	r12, r30
    10a6:	85 32       	cpi	r24, 0x25	; 37
    10a8:	21 f4       	brne	.+8      	; 0x10b2 <vfprintf+0x7c>
    10aa:	b7 01       	movw	r22, r14
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	0f d3       	rcall	.+1566   	; 0x16ce <fputc>
    10b0:	e8 cf       	rjmp	.-48     	; 0x1082 <vfprintf+0x4c>
    10b2:	51 2c       	mov	r5, r1
    10b4:	31 2c       	mov	r3, r1
    10b6:	20 e0       	ldi	r18, 0x00	; 0
    10b8:	20 32       	cpi	r18, 0x20	; 32
    10ba:	a0 f4       	brcc	.+40     	; 0x10e4 <vfprintf+0xae>
    10bc:	8b 32       	cpi	r24, 0x2B	; 43
    10be:	69 f0       	breq	.+26     	; 0x10da <vfprintf+0xa4>
    10c0:	30 f4       	brcc	.+12     	; 0x10ce <vfprintf+0x98>
    10c2:	80 32       	cpi	r24, 0x20	; 32
    10c4:	59 f0       	breq	.+22     	; 0x10dc <vfprintf+0xa6>
    10c6:	83 32       	cpi	r24, 0x23	; 35
    10c8:	69 f4       	brne	.+26     	; 0x10e4 <vfprintf+0xae>
    10ca:	20 61       	ori	r18, 0x10	; 16
    10cc:	2c c0       	rjmp	.+88     	; 0x1126 <vfprintf+0xf0>
    10ce:	8d 32       	cpi	r24, 0x2D	; 45
    10d0:	39 f0       	breq	.+14     	; 0x10e0 <vfprintf+0xaa>
    10d2:	80 33       	cpi	r24, 0x30	; 48
    10d4:	39 f4       	brne	.+14     	; 0x10e4 <vfprintf+0xae>
    10d6:	21 60       	ori	r18, 0x01	; 1
    10d8:	26 c0       	rjmp	.+76     	; 0x1126 <vfprintf+0xf0>
    10da:	22 60       	ori	r18, 0x02	; 2
    10dc:	24 60       	ori	r18, 0x04	; 4
    10de:	23 c0       	rjmp	.+70     	; 0x1126 <vfprintf+0xf0>
    10e0:	28 60       	ori	r18, 0x08	; 8
    10e2:	21 c0       	rjmp	.+66     	; 0x1126 <vfprintf+0xf0>
    10e4:	27 fd       	sbrc	r18, 7
    10e6:	27 c0       	rjmp	.+78     	; 0x1136 <vfprintf+0x100>
    10e8:	30 ed       	ldi	r19, 0xD0	; 208
    10ea:	38 0f       	add	r19, r24
    10ec:	3a 30       	cpi	r19, 0x0A	; 10
    10ee:	78 f4       	brcc	.+30     	; 0x110e <vfprintf+0xd8>
    10f0:	26 ff       	sbrs	r18, 6
    10f2:	06 c0       	rjmp	.+12     	; 0x1100 <vfprintf+0xca>
    10f4:	fa e0       	ldi	r31, 0x0A	; 10
    10f6:	5f 9e       	mul	r5, r31
    10f8:	30 0d       	add	r19, r0
    10fa:	11 24       	eor	r1, r1
    10fc:	53 2e       	mov	r5, r19
    10fe:	13 c0       	rjmp	.+38     	; 0x1126 <vfprintf+0xf0>
    1100:	8a e0       	ldi	r24, 0x0A	; 10
    1102:	38 9e       	mul	r3, r24
    1104:	30 0d       	add	r19, r0
    1106:	11 24       	eor	r1, r1
    1108:	33 2e       	mov	r3, r19
    110a:	20 62       	ori	r18, 0x20	; 32
    110c:	0c c0       	rjmp	.+24     	; 0x1126 <vfprintf+0xf0>
    110e:	8e 32       	cpi	r24, 0x2E	; 46
    1110:	21 f4       	brne	.+8      	; 0x111a <vfprintf+0xe4>
    1112:	26 fd       	sbrc	r18, 6
    1114:	5f c1       	rjmp	.+702    	; 0x13d4 <vfprintf+0x39e>
    1116:	20 64       	ori	r18, 0x40	; 64
    1118:	06 c0       	rjmp	.+12     	; 0x1126 <vfprintf+0xf0>
    111a:	8c 36       	cpi	r24, 0x6C	; 108
    111c:	11 f4       	brne	.+4      	; 0x1122 <vfprintf+0xec>
    111e:	20 68       	ori	r18, 0x80	; 128
    1120:	02 c0       	rjmp	.+4      	; 0x1126 <vfprintf+0xf0>
    1122:	88 36       	cpi	r24, 0x68	; 104
    1124:	41 f4       	brne	.+16     	; 0x1136 <vfprintf+0x100>
    1126:	f6 01       	movw	r30, r12
    1128:	93 fd       	sbrc	r25, 3
    112a:	85 91       	lpm	r24, Z+
    112c:	93 ff       	sbrs	r25, 3
    112e:	81 91       	ld	r24, Z+
    1130:	6f 01       	movw	r12, r30
    1132:	81 11       	cpse	r24, r1
    1134:	c1 cf       	rjmp	.-126    	; 0x10b8 <vfprintf+0x82>
    1136:	98 2f       	mov	r25, r24
    1138:	9f 7d       	andi	r25, 0xDF	; 223
    113a:	95 54       	subi	r25, 0x45	; 69
    113c:	93 30       	cpi	r25, 0x03	; 3
    113e:	28 f4       	brcc	.+10     	; 0x114a <vfprintf+0x114>
    1140:	0c 5f       	subi	r16, 0xFC	; 252
    1142:	1f 4f       	sbci	r17, 0xFF	; 255
    1144:	ff e3       	ldi	r31, 0x3F	; 63
    1146:	f9 83       	std	Y+1, r31	; 0x01
    1148:	0d c0       	rjmp	.+26     	; 0x1164 <vfprintf+0x12e>
    114a:	83 36       	cpi	r24, 0x63	; 99
    114c:	31 f0       	breq	.+12     	; 0x115a <vfprintf+0x124>
    114e:	83 37       	cpi	r24, 0x73	; 115
    1150:	71 f0       	breq	.+28     	; 0x116e <vfprintf+0x138>
    1152:	83 35       	cpi	r24, 0x53	; 83
    1154:	09 f0       	breq	.+2      	; 0x1158 <vfprintf+0x122>
    1156:	57 c0       	rjmp	.+174    	; 0x1206 <vfprintf+0x1d0>
    1158:	21 c0       	rjmp	.+66     	; 0x119c <vfprintf+0x166>
    115a:	f8 01       	movw	r30, r16
    115c:	80 81       	ld	r24, Z
    115e:	89 83       	std	Y+1, r24	; 0x01
    1160:	0e 5f       	subi	r16, 0xFE	; 254
    1162:	1f 4f       	sbci	r17, 0xFF	; 255
    1164:	44 24       	eor	r4, r4
    1166:	43 94       	inc	r4
    1168:	51 2c       	mov	r5, r1
    116a:	54 01       	movw	r10, r8
    116c:	14 c0       	rjmp	.+40     	; 0x1196 <vfprintf+0x160>
    116e:	38 01       	movw	r6, r16
    1170:	f2 e0       	ldi	r31, 0x02	; 2
    1172:	6f 0e       	add	r6, r31
    1174:	71 1c       	adc	r7, r1
    1176:	f8 01       	movw	r30, r16
    1178:	a0 80       	ld	r10, Z
    117a:	b1 80       	ldd	r11, Z+1	; 0x01
    117c:	26 ff       	sbrs	r18, 6
    117e:	03 c0       	rjmp	.+6      	; 0x1186 <vfprintf+0x150>
    1180:	65 2d       	mov	r22, r5
    1182:	70 e0       	ldi	r23, 0x00	; 0
    1184:	02 c0       	rjmp	.+4      	; 0x118a <vfprintf+0x154>
    1186:	6f ef       	ldi	r22, 0xFF	; 255
    1188:	7f ef       	ldi	r23, 0xFF	; 255
    118a:	c5 01       	movw	r24, r10
    118c:	2c 87       	std	Y+12, r18	; 0x0c
    118e:	94 d2       	rcall	.+1320   	; 0x16b8 <strnlen>
    1190:	2c 01       	movw	r4, r24
    1192:	83 01       	movw	r16, r6
    1194:	2c 85       	ldd	r18, Y+12	; 0x0c
    1196:	2f 77       	andi	r18, 0x7F	; 127
    1198:	22 2e       	mov	r2, r18
    119a:	16 c0       	rjmp	.+44     	; 0x11c8 <vfprintf+0x192>
    119c:	38 01       	movw	r6, r16
    119e:	f2 e0       	ldi	r31, 0x02	; 2
    11a0:	6f 0e       	add	r6, r31
    11a2:	71 1c       	adc	r7, r1
    11a4:	f8 01       	movw	r30, r16
    11a6:	a0 80       	ld	r10, Z
    11a8:	b1 80       	ldd	r11, Z+1	; 0x01
    11aa:	26 ff       	sbrs	r18, 6
    11ac:	03 c0       	rjmp	.+6      	; 0x11b4 <vfprintf+0x17e>
    11ae:	65 2d       	mov	r22, r5
    11b0:	70 e0       	ldi	r23, 0x00	; 0
    11b2:	02 c0       	rjmp	.+4      	; 0x11b8 <vfprintf+0x182>
    11b4:	6f ef       	ldi	r22, 0xFF	; 255
    11b6:	7f ef       	ldi	r23, 0xFF	; 255
    11b8:	c5 01       	movw	r24, r10
    11ba:	2c 87       	std	Y+12, r18	; 0x0c
    11bc:	6b d2       	rcall	.+1238   	; 0x1694 <strnlen_P>
    11be:	2c 01       	movw	r4, r24
    11c0:	2c 85       	ldd	r18, Y+12	; 0x0c
    11c2:	20 68       	ori	r18, 0x80	; 128
    11c4:	22 2e       	mov	r2, r18
    11c6:	83 01       	movw	r16, r6
    11c8:	23 fc       	sbrc	r2, 3
    11ca:	19 c0       	rjmp	.+50     	; 0x11fe <vfprintf+0x1c8>
    11cc:	83 2d       	mov	r24, r3
    11ce:	90 e0       	ldi	r25, 0x00	; 0
    11d0:	48 16       	cp	r4, r24
    11d2:	59 06       	cpc	r5, r25
    11d4:	a0 f4       	brcc	.+40     	; 0x11fe <vfprintf+0x1c8>
    11d6:	b7 01       	movw	r22, r14
    11d8:	80 e2       	ldi	r24, 0x20	; 32
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	78 d2       	rcall	.+1264   	; 0x16ce <fputc>
    11de:	3a 94       	dec	r3
    11e0:	f5 cf       	rjmp	.-22     	; 0x11cc <vfprintf+0x196>
    11e2:	f5 01       	movw	r30, r10
    11e4:	27 fc       	sbrc	r2, 7
    11e6:	85 91       	lpm	r24, Z+
    11e8:	27 fe       	sbrs	r2, 7
    11ea:	81 91       	ld	r24, Z+
    11ec:	5f 01       	movw	r10, r30
    11ee:	b7 01       	movw	r22, r14
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	6d d2       	rcall	.+1242   	; 0x16ce <fputc>
    11f4:	31 10       	cpse	r3, r1
    11f6:	3a 94       	dec	r3
    11f8:	f1 e0       	ldi	r31, 0x01	; 1
    11fa:	4f 1a       	sub	r4, r31
    11fc:	51 08       	sbc	r5, r1
    11fe:	41 14       	cp	r4, r1
    1200:	51 04       	cpc	r5, r1
    1202:	79 f7       	brne	.-34     	; 0x11e2 <vfprintf+0x1ac>
    1204:	de c0       	rjmp	.+444    	; 0x13c2 <vfprintf+0x38c>
    1206:	84 36       	cpi	r24, 0x64	; 100
    1208:	11 f0       	breq	.+4      	; 0x120e <vfprintf+0x1d8>
    120a:	89 36       	cpi	r24, 0x69	; 105
    120c:	31 f5       	brne	.+76     	; 0x125a <vfprintf+0x224>
    120e:	f8 01       	movw	r30, r16
    1210:	27 ff       	sbrs	r18, 7
    1212:	07 c0       	rjmp	.+14     	; 0x1222 <vfprintf+0x1ec>
    1214:	60 81       	ld	r22, Z
    1216:	71 81       	ldd	r23, Z+1	; 0x01
    1218:	82 81       	ldd	r24, Z+2	; 0x02
    121a:	93 81       	ldd	r25, Z+3	; 0x03
    121c:	0c 5f       	subi	r16, 0xFC	; 252
    121e:	1f 4f       	sbci	r17, 0xFF	; 255
    1220:	08 c0       	rjmp	.+16     	; 0x1232 <vfprintf+0x1fc>
    1222:	60 81       	ld	r22, Z
    1224:	71 81       	ldd	r23, Z+1	; 0x01
    1226:	88 27       	eor	r24, r24
    1228:	77 fd       	sbrc	r23, 7
    122a:	80 95       	com	r24
    122c:	98 2f       	mov	r25, r24
    122e:	0e 5f       	subi	r16, 0xFE	; 254
    1230:	1f 4f       	sbci	r17, 0xFF	; 255
    1232:	2f 76       	andi	r18, 0x6F	; 111
    1234:	b2 2e       	mov	r11, r18
    1236:	97 ff       	sbrs	r25, 7
    1238:	09 c0       	rjmp	.+18     	; 0x124c <vfprintf+0x216>
    123a:	90 95       	com	r25
    123c:	80 95       	com	r24
    123e:	70 95       	com	r23
    1240:	61 95       	neg	r22
    1242:	7f 4f       	sbci	r23, 0xFF	; 255
    1244:	8f 4f       	sbci	r24, 0xFF	; 255
    1246:	9f 4f       	sbci	r25, 0xFF	; 255
    1248:	20 68       	ori	r18, 0x80	; 128
    124a:	b2 2e       	mov	r11, r18
    124c:	2a e0       	ldi	r18, 0x0A	; 10
    124e:	30 e0       	ldi	r19, 0x00	; 0
    1250:	a4 01       	movw	r20, r8
    1252:	6f d2       	rcall	.+1246   	; 0x1732 <__ultoa_invert>
    1254:	a8 2e       	mov	r10, r24
    1256:	a8 18       	sub	r10, r8
    1258:	43 c0       	rjmp	.+134    	; 0x12e0 <vfprintf+0x2aa>
    125a:	85 37       	cpi	r24, 0x75	; 117
    125c:	29 f4       	brne	.+10     	; 0x1268 <vfprintf+0x232>
    125e:	2f 7e       	andi	r18, 0xEF	; 239
    1260:	b2 2e       	mov	r11, r18
    1262:	2a e0       	ldi	r18, 0x0A	; 10
    1264:	30 e0       	ldi	r19, 0x00	; 0
    1266:	25 c0       	rjmp	.+74     	; 0x12b2 <vfprintf+0x27c>
    1268:	f2 2f       	mov	r31, r18
    126a:	f9 7f       	andi	r31, 0xF9	; 249
    126c:	bf 2e       	mov	r11, r31
    126e:	8f 36       	cpi	r24, 0x6F	; 111
    1270:	c1 f0       	breq	.+48     	; 0x12a2 <vfprintf+0x26c>
    1272:	18 f4       	brcc	.+6      	; 0x127a <vfprintf+0x244>
    1274:	88 35       	cpi	r24, 0x58	; 88
    1276:	79 f0       	breq	.+30     	; 0x1296 <vfprintf+0x260>
    1278:	ad c0       	rjmp	.+346    	; 0x13d4 <vfprintf+0x39e>
    127a:	80 37       	cpi	r24, 0x70	; 112
    127c:	19 f0       	breq	.+6      	; 0x1284 <vfprintf+0x24e>
    127e:	88 37       	cpi	r24, 0x78	; 120
    1280:	21 f0       	breq	.+8      	; 0x128a <vfprintf+0x254>
    1282:	a8 c0       	rjmp	.+336    	; 0x13d4 <vfprintf+0x39e>
    1284:	2f 2f       	mov	r18, r31
    1286:	20 61       	ori	r18, 0x10	; 16
    1288:	b2 2e       	mov	r11, r18
    128a:	b4 fe       	sbrs	r11, 4
    128c:	0d c0       	rjmp	.+26     	; 0x12a8 <vfprintf+0x272>
    128e:	8b 2d       	mov	r24, r11
    1290:	84 60       	ori	r24, 0x04	; 4
    1292:	b8 2e       	mov	r11, r24
    1294:	09 c0       	rjmp	.+18     	; 0x12a8 <vfprintf+0x272>
    1296:	24 ff       	sbrs	r18, 4
    1298:	0a c0       	rjmp	.+20     	; 0x12ae <vfprintf+0x278>
    129a:	9f 2f       	mov	r25, r31
    129c:	96 60       	ori	r25, 0x06	; 6
    129e:	b9 2e       	mov	r11, r25
    12a0:	06 c0       	rjmp	.+12     	; 0x12ae <vfprintf+0x278>
    12a2:	28 e0       	ldi	r18, 0x08	; 8
    12a4:	30 e0       	ldi	r19, 0x00	; 0
    12a6:	05 c0       	rjmp	.+10     	; 0x12b2 <vfprintf+0x27c>
    12a8:	20 e1       	ldi	r18, 0x10	; 16
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	02 c0       	rjmp	.+4      	; 0x12b2 <vfprintf+0x27c>
    12ae:	20 e1       	ldi	r18, 0x10	; 16
    12b0:	32 e0       	ldi	r19, 0x02	; 2
    12b2:	f8 01       	movw	r30, r16
    12b4:	b7 fe       	sbrs	r11, 7
    12b6:	07 c0       	rjmp	.+14     	; 0x12c6 <vfprintf+0x290>
    12b8:	60 81       	ld	r22, Z
    12ba:	71 81       	ldd	r23, Z+1	; 0x01
    12bc:	82 81       	ldd	r24, Z+2	; 0x02
    12be:	93 81       	ldd	r25, Z+3	; 0x03
    12c0:	0c 5f       	subi	r16, 0xFC	; 252
    12c2:	1f 4f       	sbci	r17, 0xFF	; 255
    12c4:	06 c0       	rjmp	.+12     	; 0x12d2 <vfprintf+0x29c>
    12c6:	60 81       	ld	r22, Z
    12c8:	71 81       	ldd	r23, Z+1	; 0x01
    12ca:	80 e0       	ldi	r24, 0x00	; 0
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	0e 5f       	subi	r16, 0xFE	; 254
    12d0:	1f 4f       	sbci	r17, 0xFF	; 255
    12d2:	a4 01       	movw	r20, r8
    12d4:	2e d2       	rcall	.+1116   	; 0x1732 <__ultoa_invert>
    12d6:	a8 2e       	mov	r10, r24
    12d8:	a8 18       	sub	r10, r8
    12da:	fb 2d       	mov	r31, r11
    12dc:	ff 77       	andi	r31, 0x7F	; 127
    12de:	bf 2e       	mov	r11, r31
    12e0:	b6 fe       	sbrs	r11, 6
    12e2:	0b c0       	rjmp	.+22     	; 0x12fa <vfprintf+0x2c4>
    12e4:	2b 2d       	mov	r18, r11
    12e6:	2e 7f       	andi	r18, 0xFE	; 254
    12e8:	a5 14       	cp	r10, r5
    12ea:	50 f4       	brcc	.+20     	; 0x1300 <vfprintf+0x2ca>
    12ec:	b4 fe       	sbrs	r11, 4
    12ee:	0a c0       	rjmp	.+20     	; 0x1304 <vfprintf+0x2ce>
    12f0:	b2 fc       	sbrc	r11, 2
    12f2:	08 c0       	rjmp	.+16     	; 0x1304 <vfprintf+0x2ce>
    12f4:	2b 2d       	mov	r18, r11
    12f6:	2e 7e       	andi	r18, 0xEE	; 238
    12f8:	05 c0       	rjmp	.+10     	; 0x1304 <vfprintf+0x2ce>
    12fa:	7a 2c       	mov	r7, r10
    12fc:	2b 2d       	mov	r18, r11
    12fe:	03 c0       	rjmp	.+6      	; 0x1306 <vfprintf+0x2d0>
    1300:	7a 2c       	mov	r7, r10
    1302:	01 c0       	rjmp	.+2      	; 0x1306 <vfprintf+0x2d0>
    1304:	75 2c       	mov	r7, r5
    1306:	24 ff       	sbrs	r18, 4
    1308:	0d c0       	rjmp	.+26     	; 0x1324 <vfprintf+0x2ee>
    130a:	fe 01       	movw	r30, r28
    130c:	ea 0d       	add	r30, r10
    130e:	f1 1d       	adc	r31, r1
    1310:	80 81       	ld	r24, Z
    1312:	80 33       	cpi	r24, 0x30	; 48
    1314:	11 f4       	brne	.+4      	; 0x131a <vfprintf+0x2e4>
    1316:	29 7e       	andi	r18, 0xE9	; 233
    1318:	09 c0       	rjmp	.+18     	; 0x132c <vfprintf+0x2f6>
    131a:	22 ff       	sbrs	r18, 2
    131c:	06 c0       	rjmp	.+12     	; 0x132a <vfprintf+0x2f4>
    131e:	73 94       	inc	r7
    1320:	73 94       	inc	r7
    1322:	04 c0       	rjmp	.+8      	; 0x132c <vfprintf+0x2f6>
    1324:	82 2f       	mov	r24, r18
    1326:	86 78       	andi	r24, 0x86	; 134
    1328:	09 f0       	breq	.+2      	; 0x132c <vfprintf+0x2f6>
    132a:	73 94       	inc	r7
    132c:	23 fd       	sbrc	r18, 3
    132e:	12 c0       	rjmp	.+36     	; 0x1354 <vfprintf+0x31e>
    1330:	20 ff       	sbrs	r18, 0
    1332:	06 c0       	rjmp	.+12     	; 0x1340 <vfprintf+0x30a>
    1334:	5a 2c       	mov	r5, r10
    1336:	73 14       	cp	r7, r3
    1338:	18 f4       	brcc	.+6      	; 0x1340 <vfprintf+0x30a>
    133a:	53 0c       	add	r5, r3
    133c:	57 18       	sub	r5, r7
    133e:	73 2c       	mov	r7, r3
    1340:	73 14       	cp	r7, r3
    1342:	60 f4       	brcc	.+24     	; 0x135c <vfprintf+0x326>
    1344:	b7 01       	movw	r22, r14
    1346:	80 e2       	ldi	r24, 0x20	; 32
    1348:	90 e0       	ldi	r25, 0x00	; 0
    134a:	2c 87       	std	Y+12, r18	; 0x0c
    134c:	c0 d1       	rcall	.+896    	; 0x16ce <fputc>
    134e:	73 94       	inc	r7
    1350:	2c 85       	ldd	r18, Y+12	; 0x0c
    1352:	f6 cf       	rjmp	.-20     	; 0x1340 <vfprintf+0x30a>
    1354:	73 14       	cp	r7, r3
    1356:	10 f4       	brcc	.+4      	; 0x135c <vfprintf+0x326>
    1358:	37 18       	sub	r3, r7
    135a:	01 c0       	rjmp	.+2      	; 0x135e <vfprintf+0x328>
    135c:	31 2c       	mov	r3, r1
    135e:	24 ff       	sbrs	r18, 4
    1360:	11 c0       	rjmp	.+34     	; 0x1384 <vfprintf+0x34e>
    1362:	b7 01       	movw	r22, r14
    1364:	80 e3       	ldi	r24, 0x30	; 48
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	2c 87       	std	Y+12, r18	; 0x0c
    136a:	b1 d1       	rcall	.+866    	; 0x16ce <fputc>
    136c:	2c 85       	ldd	r18, Y+12	; 0x0c
    136e:	22 ff       	sbrs	r18, 2
    1370:	16 c0       	rjmp	.+44     	; 0x139e <vfprintf+0x368>
    1372:	21 ff       	sbrs	r18, 1
    1374:	03 c0       	rjmp	.+6      	; 0x137c <vfprintf+0x346>
    1376:	88 e5       	ldi	r24, 0x58	; 88
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	02 c0       	rjmp	.+4      	; 0x1380 <vfprintf+0x34a>
    137c:	88 e7       	ldi	r24, 0x78	; 120
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	b7 01       	movw	r22, r14
    1382:	0c c0       	rjmp	.+24     	; 0x139c <vfprintf+0x366>
    1384:	82 2f       	mov	r24, r18
    1386:	86 78       	andi	r24, 0x86	; 134
    1388:	51 f0       	breq	.+20     	; 0x139e <vfprintf+0x368>
    138a:	21 fd       	sbrc	r18, 1
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <vfprintf+0x35c>
    138e:	80 e2       	ldi	r24, 0x20	; 32
    1390:	01 c0       	rjmp	.+2      	; 0x1394 <vfprintf+0x35e>
    1392:	8b e2       	ldi	r24, 0x2B	; 43
    1394:	27 fd       	sbrc	r18, 7
    1396:	8d e2       	ldi	r24, 0x2D	; 45
    1398:	b7 01       	movw	r22, r14
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	98 d1       	rcall	.+816    	; 0x16ce <fputc>
    139e:	a5 14       	cp	r10, r5
    13a0:	30 f4       	brcc	.+12     	; 0x13ae <vfprintf+0x378>
    13a2:	b7 01       	movw	r22, r14
    13a4:	80 e3       	ldi	r24, 0x30	; 48
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	92 d1       	rcall	.+804    	; 0x16ce <fputc>
    13aa:	5a 94       	dec	r5
    13ac:	f8 cf       	rjmp	.-16     	; 0x139e <vfprintf+0x368>
    13ae:	aa 94       	dec	r10
    13b0:	f4 01       	movw	r30, r8
    13b2:	ea 0d       	add	r30, r10
    13b4:	f1 1d       	adc	r31, r1
    13b6:	80 81       	ld	r24, Z
    13b8:	b7 01       	movw	r22, r14
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	88 d1       	rcall	.+784    	; 0x16ce <fputc>
    13be:	a1 10       	cpse	r10, r1
    13c0:	f6 cf       	rjmp	.-20     	; 0x13ae <vfprintf+0x378>
    13c2:	33 20       	and	r3, r3
    13c4:	09 f4       	brne	.+2      	; 0x13c8 <vfprintf+0x392>
    13c6:	5d ce       	rjmp	.-838    	; 0x1082 <vfprintf+0x4c>
    13c8:	b7 01       	movw	r22, r14
    13ca:	80 e2       	ldi	r24, 0x20	; 32
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	7f d1       	rcall	.+766    	; 0x16ce <fputc>
    13d0:	3a 94       	dec	r3
    13d2:	f7 cf       	rjmp	.-18     	; 0x13c2 <vfprintf+0x38c>
    13d4:	f7 01       	movw	r30, r14
    13d6:	86 81       	ldd	r24, Z+6	; 0x06
    13d8:	97 81       	ldd	r25, Z+7	; 0x07
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <vfprintf+0x3aa>
    13dc:	8f ef       	ldi	r24, 0xFF	; 255
    13de:	9f ef       	ldi	r25, 0xFF	; 255
    13e0:	2c 96       	adiw	r28, 0x0c	; 12
    13e2:	0f b6       	in	r0, 0x3f	; 63
    13e4:	f8 94       	cli
    13e6:	de bf       	out	0x3e, r29	; 62
    13e8:	0f be       	out	0x3f, r0	; 63
    13ea:	cd bf       	out	0x3d, r28	; 61
    13ec:	df 91       	pop	r29
    13ee:	cf 91       	pop	r28
    13f0:	1f 91       	pop	r17
    13f2:	0f 91       	pop	r16
    13f4:	ff 90       	pop	r15
    13f6:	ef 90       	pop	r14
    13f8:	df 90       	pop	r13
    13fa:	cf 90       	pop	r12
    13fc:	bf 90       	pop	r11
    13fe:	af 90       	pop	r10
    1400:	9f 90       	pop	r9
    1402:	8f 90       	pop	r8
    1404:	7f 90       	pop	r7
    1406:	6f 90       	pop	r6
    1408:	5f 90       	pop	r5
    140a:	4f 90       	pop	r4
    140c:	3f 90       	pop	r3
    140e:	2f 90       	pop	r2
    1410:	08 95       	ret

00001412 <calloc>:
    1412:	0f 93       	push	r16
    1414:	1f 93       	push	r17
    1416:	cf 93       	push	r28
    1418:	df 93       	push	r29
    141a:	86 9f       	mul	r24, r22
    141c:	80 01       	movw	r16, r0
    141e:	87 9f       	mul	r24, r23
    1420:	10 0d       	add	r17, r0
    1422:	96 9f       	mul	r25, r22
    1424:	10 0d       	add	r17, r0
    1426:	11 24       	eor	r1, r1
    1428:	c8 01       	movw	r24, r16
    142a:	0d d0       	rcall	.+26     	; 0x1446 <malloc>
    142c:	ec 01       	movw	r28, r24
    142e:	00 97       	sbiw	r24, 0x00	; 0
    1430:	21 f0       	breq	.+8      	; 0x143a <calloc+0x28>
    1432:	a8 01       	movw	r20, r16
    1434:	60 e0       	ldi	r22, 0x00	; 0
    1436:	70 e0       	ldi	r23, 0x00	; 0
    1438:	38 d1       	rcall	.+624    	; 0x16aa <memset>
    143a:	ce 01       	movw	r24, r28
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	1f 91       	pop	r17
    1442:	0f 91       	pop	r16
    1444:	08 95       	ret

00001446 <malloc>:
    1446:	cf 93       	push	r28
    1448:	df 93       	push	r29
    144a:	82 30       	cpi	r24, 0x02	; 2
    144c:	91 05       	cpc	r25, r1
    144e:	10 f4       	brcc	.+4      	; 0x1454 <malloc+0xe>
    1450:	82 e0       	ldi	r24, 0x02	; 2
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	e0 91 d1 02 	lds	r30, 0x02D1
    1458:	f0 91 d2 02 	lds	r31, 0x02D2
    145c:	20 e0       	ldi	r18, 0x00	; 0
    145e:	30 e0       	ldi	r19, 0x00	; 0
    1460:	a0 e0       	ldi	r26, 0x00	; 0
    1462:	b0 e0       	ldi	r27, 0x00	; 0
    1464:	30 97       	sbiw	r30, 0x00	; 0
    1466:	39 f1       	breq	.+78     	; 0x14b6 <malloc+0x70>
    1468:	40 81       	ld	r20, Z
    146a:	51 81       	ldd	r21, Z+1	; 0x01
    146c:	48 17       	cp	r20, r24
    146e:	59 07       	cpc	r21, r25
    1470:	b8 f0       	brcs	.+46     	; 0x14a0 <malloc+0x5a>
    1472:	48 17       	cp	r20, r24
    1474:	59 07       	cpc	r21, r25
    1476:	71 f4       	brne	.+28     	; 0x1494 <malloc+0x4e>
    1478:	82 81       	ldd	r24, Z+2	; 0x02
    147a:	93 81       	ldd	r25, Z+3	; 0x03
    147c:	10 97       	sbiw	r26, 0x00	; 0
    147e:	29 f0       	breq	.+10     	; 0x148a <malloc+0x44>
    1480:	13 96       	adiw	r26, 0x03	; 3
    1482:	9c 93       	st	X, r25
    1484:	8e 93       	st	-X, r24
    1486:	12 97       	sbiw	r26, 0x02	; 2
    1488:	2c c0       	rjmp	.+88     	; 0x14e2 <malloc+0x9c>
    148a:	90 93 d2 02 	sts	0x02D2, r25
    148e:	80 93 d1 02 	sts	0x02D1, r24
    1492:	27 c0       	rjmp	.+78     	; 0x14e2 <malloc+0x9c>
    1494:	21 15       	cp	r18, r1
    1496:	31 05       	cpc	r19, r1
    1498:	31 f0       	breq	.+12     	; 0x14a6 <malloc+0x60>
    149a:	42 17       	cp	r20, r18
    149c:	53 07       	cpc	r21, r19
    149e:	18 f0       	brcs	.+6      	; 0x14a6 <malloc+0x60>
    14a0:	a9 01       	movw	r20, r18
    14a2:	db 01       	movw	r26, r22
    14a4:	01 c0       	rjmp	.+2      	; 0x14a8 <malloc+0x62>
    14a6:	ef 01       	movw	r28, r30
    14a8:	9a 01       	movw	r18, r20
    14aa:	bd 01       	movw	r22, r26
    14ac:	df 01       	movw	r26, r30
    14ae:	02 80       	ldd	r0, Z+2	; 0x02
    14b0:	f3 81       	ldd	r31, Z+3	; 0x03
    14b2:	e0 2d       	mov	r30, r0
    14b4:	d7 cf       	rjmp	.-82     	; 0x1464 <malloc+0x1e>
    14b6:	21 15       	cp	r18, r1
    14b8:	31 05       	cpc	r19, r1
    14ba:	f9 f0       	breq	.+62     	; 0x14fa <malloc+0xb4>
    14bc:	28 1b       	sub	r18, r24
    14be:	39 0b       	sbc	r19, r25
    14c0:	24 30       	cpi	r18, 0x04	; 4
    14c2:	31 05       	cpc	r19, r1
    14c4:	80 f4       	brcc	.+32     	; 0x14e6 <malloc+0xa0>
    14c6:	8a 81       	ldd	r24, Y+2	; 0x02
    14c8:	9b 81       	ldd	r25, Y+3	; 0x03
    14ca:	61 15       	cp	r22, r1
    14cc:	71 05       	cpc	r23, r1
    14ce:	21 f0       	breq	.+8      	; 0x14d8 <malloc+0x92>
    14d0:	fb 01       	movw	r30, r22
    14d2:	93 83       	std	Z+3, r25	; 0x03
    14d4:	82 83       	std	Z+2, r24	; 0x02
    14d6:	04 c0       	rjmp	.+8      	; 0x14e0 <malloc+0x9a>
    14d8:	90 93 d2 02 	sts	0x02D2, r25
    14dc:	80 93 d1 02 	sts	0x02D1, r24
    14e0:	fe 01       	movw	r30, r28
    14e2:	32 96       	adiw	r30, 0x02	; 2
    14e4:	44 c0       	rjmp	.+136    	; 0x156e <malloc+0x128>
    14e6:	fe 01       	movw	r30, r28
    14e8:	e2 0f       	add	r30, r18
    14ea:	f3 1f       	adc	r31, r19
    14ec:	81 93       	st	Z+, r24
    14ee:	91 93       	st	Z+, r25
    14f0:	22 50       	subi	r18, 0x02	; 2
    14f2:	31 09       	sbc	r19, r1
    14f4:	39 83       	std	Y+1, r19	; 0x01
    14f6:	28 83       	st	Y, r18
    14f8:	3a c0       	rjmp	.+116    	; 0x156e <malloc+0x128>
    14fa:	20 91 cf 02 	lds	r18, 0x02CF
    14fe:	30 91 d0 02 	lds	r19, 0x02D0
    1502:	23 2b       	or	r18, r19
    1504:	41 f4       	brne	.+16     	; 0x1516 <malloc+0xd0>
    1506:	20 91 02 02 	lds	r18, 0x0202
    150a:	30 91 03 02 	lds	r19, 0x0203
    150e:	30 93 d0 02 	sts	0x02D0, r19
    1512:	20 93 cf 02 	sts	0x02CF, r18
    1516:	20 91 00 02 	lds	r18, 0x0200
    151a:	30 91 01 02 	lds	r19, 0x0201
    151e:	21 15       	cp	r18, r1
    1520:	31 05       	cpc	r19, r1
    1522:	41 f4       	brne	.+16     	; 0x1534 <malloc+0xee>
    1524:	2d b7       	in	r18, 0x3d	; 61
    1526:	3e b7       	in	r19, 0x3e	; 62
    1528:	40 91 04 02 	lds	r20, 0x0204
    152c:	50 91 05 02 	lds	r21, 0x0205
    1530:	24 1b       	sub	r18, r20
    1532:	35 0b       	sbc	r19, r21
    1534:	e0 91 cf 02 	lds	r30, 0x02CF
    1538:	f0 91 d0 02 	lds	r31, 0x02D0
    153c:	e2 17       	cp	r30, r18
    153e:	f3 07       	cpc	r31, r19
    1540:	a0 f4       	brcc	.+40     	; 0x156a <malloc+0x124>
    1542:	2e 1b       	sub	r18, r30
    1544:	3f 0b       	sbc	r19, r31
    1546:	28 17       	cp	r18, r24
    1548:	39 07       	cpc	r19, r25
    154a:	78 f0       	brcs	.+30     	; 0x156a <malloc+0x124>
    154c:	ac 01       	movw	r20, r24
    154e:	4e 5f       	subi	r20, 0xFE	; 254
    1550:	5f 4f       	sbci	r21, 0xFF	; 255
    1552:	24 17       	cp	r18, r20
    1554:	35 07       	cpc	r19, r21
    1556:	48 f0       	brcs	.+18     	; 0x156a <malloc+0x124>
    1558:	4e 0f       	add	r20, r30
    155a:	5f 1f       	adc	r21, r31
    155c:	50 93 d0 02 	sts	0x02D0, r21
    1560:	40 93 cf 02 	sts	0x02CF, r20
    1564:	81 93       	st	Z+, r24
    1566:	91 93       	st	Z+, r25
    1568:	02 c0       	rjmp	.+4      	; 0x156e <malloc+0x128>
    156a:	e0 e0       	ldi	r30, 0x00	; 0
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	cf 01       	movw	r24, r30
    1570:	df 91       	pop	r29
    1572:	cf 91       	pop	r28
    1574:	08 95       	ret

00001576 <free>:
    1576:	cf 93       	push	r28
    1578:	df 93       	push	r29
    157a:	00 97       	sbiw	r24, 0x00	; 0
    157c:	09 f4       	brne	.+2      	; 0x1580 <free+0xa>
    157e:	87 c0       	rjmp	.+270    	; 0x168e <free+0x118>
    1580:	fc 01       	movw	r30, r24
    1582:	32 97       	sbiw	r30, 0x02	; 2
    1584:	13 82       	std	Z+3, r1	; 0x03
    1586:	12 82       	std	Z+2, r1	; 0x02
    1588:	c0 91 d1 02 	lds	r28, 0x02D1
    158c:	d0 91 d2 02 	lds	r29, 0x02D2
    1590:	20 97       	sbiw	r28, 0x00	; 0
    1592:	81 f4       	brne	.+32     	; 0x15b4 <free+0x3e>
    1594:	20 81       	ld	r18, Z
    1596:	31 81       	ldd	r19, Z+1	; 0x01
    1598:	28 0f       	add	r18, r24
    159a:	39 1f       	adc	r19, r25
    159c:	80 91 cf 02 	lds	r24, 0x02CF
    15a0:	90 91 d0 02 	lds	r25, 0x02D0
    15a4:	82 17       	cp	r24, r18
    15a6:	93 07       	cpc	r25, r19
    15a8:	79 f5       	brne	.+94     	; 0x1608 <free+0x92>
    15aa:	f0 93 d0 02 	sts	0x02D0, r31
    15ae:	e0 93 cf 02 	sts	0x02CF, r30
    15b2:	6d c0       	rjmp	.+218    	; 0x168e <free+0x118>
    15b4:	de 01       	movw	r26, r28
    15b6:	20 e0       	ldi	r18, 0x00	; 0
    15b8:	30 e0       	ldi	r19, 0x00	; 0
    15ba:	ae 17       	cp	r26, r30
    15bc:	bf 07       	cpc	r27, r31
    15be:	50 f4       	brcc	.+20     	; 0x15d4 <free+0x5e>
    15c0:	12 96       	adiw	r26, 0x02	; 2
    15c2:	4d 91       	ld	r20, X+
    15c4:	5c 91       	ld	r21, X
    15c6:	13 97       	sbiw	r26, 0x03	; 3
    15c8:	9d 01       	movw	r18, r26
    15ca:	41 15       	cp	r20, r1
    15cc:	51 05       	cpc	r21, r1
    15ce:	09 f1       	breq	.+66     	; 0x1612 <free+0x9c>
    15d0:	da 01       	movw	r26, r20
    15d2:	f3 cf       	rjmp	.-26     	; 0x15ba <free+0x44>
    15d4:	b3 83       	std	Z+3, r27	; 0x03
    15d6:	a2 83       	std	Z+2, r26	; 0x02
    15d8:	40 81       	ld	r20, Z
    15da:	51 81       	ldd	r21, Z+1	; 0x01
    15dc:	84 0f       	add	r24, r20
    15de:	95 1f       	adc	r25, r21
    15e0:	8a 17       	cp	r24, r26
    15e2:	9b 07       	cpc	r25, r27
    15e4:	71 f4       	brne	.+28     	; 0x1602 <free+0x8c>
    15e6:	8d 91       	ld	r24, X+
    15e8:	9c 91       	ld	r25, X
    15ea:	11 97       	sbiw	r26, 0x01	; 1
    15ec:	84 0f       	add	r24, r20
    15ee:	95 1f       	adc	r25, r21
    15f0:	02 96       	adiw	r24, 0x02	; 2
    15f2:	91 83       	std	Z+1, r25	; 0x01
    15f4:	80 83       	st	Z, r24
    15f6:	12 96       	adiw	r26, 0x02	; 2
    15f8:	8d 91       	ld	r24, X+
    15fa:	9c 91       	ld	r25, X
    15fc:	13 97       	sbiw	r26, 0x03	; 3
    15fe:	93 83       	std	Z+3, r25	; 0x03
    1600:	82 83       	std	Z+2, r24	; 0x02
    1602:	21 15       	cp	r18, r1
    1604:	31 05       	cpc	r19, r1
    1606:	29 f4       	brne	.+10     	; 0x1612 <free+0x9c>
    1608:	f0 93 d2 02 	sts	0x02D2, r31
    160c:	e0 93 d1 02 	sts	0x02D1, r30
    1610:	3e c0       	rjmp	.+124    	; 0x168e <free+0x118>
    1612:	d9 01       	movw	r26, r18
    1614:	13 96       	adiw	r26, 0x03	; 3
    1616:	fc 93       	st	X, r31
    1618:	ee 93       	st	-X, r30
    161a:	12 97       	sbiw	r26, 0x02	; 2
    161c:	4d 91       	ld	r20, X+
    161e:	5d 91       	ld	r21, X+
    1620:	a4 0f       	add	r26, r20
    1622:	b5 1f       	adc	r27, r21
    1624:	ea 17       	cp	r30, r26
    1626:	fb 07       	cpc	r31, r27
    1628:	79 f4       	brne	.+30     	; 0x1648 <free+0xd2>
    162a:	80 81       	ld	r24, Z
    162c:	91 81       	ldd	r25, Z+1	; 0x01
    162e:	84 0f       	add	r24, r20
    1630:	95 1f       	adc	r25, r21
    1632:	02 96       	adiw	r24, 0x02	; 2
    1634:	d9 01       	movw	r26, r18
    1636:	11 96       	adiw	r26, 0x01	; 1
    1638:	9c 93       	st	X, r25
    163a:	8e 93       	st	-X, r24
    163c:	82 81       	ldd	r24, Z+2	; 0x02
    163e:	93 81       	ldd	r25, Z+3	; 0x03
    1640:	13 96       	adiw	r26, 0x03	; 3
    1642:	9c 93       	st	X, r25
    1644:	8e 93       	st	-X, r24
    1646:	12 97       	sbiw	r26, 0x02	; 2
    1648:	e0 e0       	ldi	r30, 0x00	; 0
    164a:	f0 e0       	ldi	r31, 0x00	; 0
    164c:	8a 81       	ldd	r24, Y+2	; 0x02
    164e:	9b 81       	ldd	r25, Y+3	; 0x03
    1650:	00 97       	sbiw	r24, 0x00	; 0
    1652:	19 f0       	breq	.+6      	; 0x165a <free+0xe4>
    1654:	fe 01       	movw	r30, r28
    1656:	ec 01       	movw	r28, r24
    1658:	f9 cf       	rjmp	.-14     	; 0x164c <free+0xd6>
    165a:	ce 01       	movw	r24, r28
    165c:	02 96       	adiw	r24, 0x02	; 2
    165e:	28 81       	ld	r18, Y
    1660:	39 81       	ldd	r19, Y+1	; 0x01
    1662:	82 0f       	add	r24, r18
    1664:	93 1f       	adc	r25, r19
    1666:	20 91 cf 02 	lds	r18, 0x02CF
    166a:	30 91 d0 02 	lds	r19, 0x02D0
    166e:	28 17       	cp	r18, r24
    1670:	39 07       	cpc	r19, r25
    1672:	69 f4       	brne	.+26     	; 0x168e <free+0x118>
    1674:	30 97       	sbiw	r30, 0x00	; 0
    1676:	29 f4       	brne	.+10     	; 0x1682 <free+0x10c>
    1678:	10 92 d2 02 	sts	0x02D2, r1
    167c:	10 92 d1 02 	sts	0x02D1, r1
    1680:	02 c0       	rjmp	.+4      	; 0x1686 <free+0x110>
    1682:	13 82       	std	Z+3, r1	; 0x03
    1684:	12 82       	std	Z+2, r1	; 0x02
    1686:	d0 93 d0 02 	sts	0x02D0, r29
    168a:	c0 93 cf 02 	sts	0x02CF, r28
    168e:	df 91       	pop	r29
    1690:	cf 91       	pop	r28
    1692:	08 95       	ret

00001694 <strnlen_P>:
    1694:	fc 01       	movw	r30, r24
    1696:	05 90       	lpm	r0, Z+
    1698:	61 50       	subi	r22, 0x01	; 1
    169a:	70 40       	sbci	r23, 0x00	; 0
    169c:	01 10       	cpse	r0, r1
    169e:	d8 f7       	brcc	.-10     	; 0x1696 <strnlen_P+0x2>
    16a0:	80 95       	com	r24
    16a2:	90 95       	com	r25
    16a4:	8e 0f       	add	r24, r30
    16a6:	9f 1f       	adc	r25, r31
    16a8:	08 95       	ret

000016aa <memset>:
    16aa:	dc 01       	movw	r26, r24
    16ac:	01 c0       	rjmp	.+2      	; 0x16b0 <memset+0x6>
    16ae:	6d 93       	st	X+, r22
    16b0:	41 50       	subi	r20, 0x01	; 1
    16b2:	50 40       	sbci	r21, 0x00	; 0
    16b4:	e0 f7       	brcc	.-8      	; 0x16ae <memset+0x4>
    16b6:	08 95       	ret

000016b8 <strnlen>:
    16b8:	fc 01       	movw	r30, r24
    16ba:	61 50       	subi	r22, 0x01	; 1
    16bc:	70 40       	sbci	r23, 0x00	; 0
    16be:	01 90       	ld	r0, Z+
    16c0:	01 10       	cpse	r0, r1
    16c2:	d8 f7       	brcc	.-10     	; 0x16ba <strnlen+0x2>
    16c4:	80 95       	com	r24
    16c6:	90 95       	com	r25
    16c8:	8e 0f       	add	r24, r30
    16ca:	9f 1f       	adc	r25, r31
    16cc:	08 95       	ret

000016ce <fputc>:
    16ce:	0f 93       	push	r16
    16d0:	1f 93       	push	r17
    16d2:	cf 93       	push	r28
    16d4:	df 93       	push	r29
    16d6:	18 2f       	mov	r17, r24
    16d8:	09 2f       	mov	r16, r25
    16da:	eb 01       	movw	r28, r22
    16dc:	8b 81       	ldd	r24, Y+3	; 0x03
    16de:	81 fd       	sbrc	r24, 1
    16e0:	03 c0       	rjmp	.+6      	; 0x16e8 <fputc+0x1a>
    16e2:	8f ef       	ldi	r24, 0xFF	; 255
    16e4:	9f ef       	ldi	r25, 0xFF	; 255
    16e6:	20 c0       	rjmp	.+64     	; 0x1728 <fputc+0x5a>
    16e8:	82 ff       	sbrs	r24, 2
    16ea:	10 c0       	rjmp	.+32     	; 0x170c <fputc+0x3e>
    16ec:	4e 81       	ldd	r20, Y+6	; 0x06
    16ee:	5f 81       	ldd	r21, Y+7	; 0x07
    16f0:	2c 81       	ldd	r18, Y+4	; 0x04
    16f2:	3d 81       	ldd	r19, Y+5	; 0x05
    16f4:	42 17       	cp	r20, r18
    16f6:	53 07       	cpc	r21, r19
    16f8:	7c f4       	brge	.+30     	; 0x1718 <fputc+0x4a>
    16fa:	e8 81       	ld	r30, Y
    16fc:	f9 81       	ldd	r31, Y+1	; 0x01
    16fe:	9f 01       	movw	r18, r30
    1700:	2f 5f       	subi	r18, 0xFF	; 255
    1702:	3f 4f       	sbci	r19, 0xFF	; 255
    1704:	39 83       	std	Y+1, r19	; 0x01
    1706:	28 83       	st	Y, r18
    1708:	10 83       	st	Z, r17
    170a:	06 c0       	rjmp	.+12     	; 0x1718 <fputc+0x4a>
    170c:	e8 85       	ldd	r30, Y+8	; 0x08
    170e:	f9 85       	ldd	r31, Y+9	; 0x09
    1710:	81 2f       	mov	r24, r17
    1712:	19 95       	eicall
    1714:	89 2b       	or	r24, r25
    1716:	29 f7       	brne	.-54     	; 0x16e2 <fputc+0x14>
    1718:	2e 81       	ldd	r18, Y+6	; 0x06
    171a:	3f 81       	ldd	r19, Y+7	; 0x07
    171c:	2f 5f       	subi	r18, 0xFF	; 255
    171e:	3f 4f       	sbci	r19, 0xFF	; 255
    1720:	3f 83       	std	Y+7, r19	; 0x07
    1722:	2e 83       	std	Y+6, r18	; 0x06
    1724:	81 2f       	mov	r24, r17
    1726:	90 2f       	mov	r25, r16
    1728:	df 91       	pop	r29
    172a:	cf 91       	pop	r28
    172c:	1f 91       	pop	r17
    172e:	0f 91       	pop	r16
    1730:	08 95       	ret

00001732 <__ultoa_invert>:
    1732:	fa 01       	movw	r30, r20
    1734:	aa 27       	eor	r26, r26
    1736:	28 30       	cpi	r18, 0x08	; 8
    1738:	51 f1       	breq	.+84     	; 0x178e <__ultoa_invert+0x5c>
    173a:	20 31       	cpi	r18, 0x10	; 16
    173c:	81 f1       	breq	.+96     	; 0x179e <__ultoa_invert+0x6c>
    173e:	e8 94       	clt
    1740:	6f 93       	push	r22
    1742:	6e 7f       	andi	r22, 0xFE	; 254
    1744:	6e 5f       	subi	r22, 0xFE	; 254
    1746:	7f 4f       	sbci	r23, 0xFF	; 255
    1748:	8f 4f       	sbci	r24, 0xFF	; 255
    174a:	9f 4f       	sbci	r25, 0xFF	; 255
    174c:	af 4f       	sbci	r26, 0xFF	; 255
    174e:	b1 e0       	ldi	r27, 0x01	; 1
    1750:	3e d0       	rcall	.+124    	; 0x17ce <__ultoa_invert+0x9c>
    1752:	b4 e0       	ldi	r27, 0x04	; 4
    1754:	3c d0       	rcall	.+120    	; 0x17ce <__ultoa_invert+0x9c>
    1756:	67 0f       	add	r22, r23
    1758:	78 1f       	adc	r23, r24
    175a:	89 1f       	adc	r24, r25
    175c:	9a 1f       	adc	r25, r26
    175e:	a1 1d       	adc	r26, r1
    1760:	68 0f       	add	r22, r24
    1762:	79 1f       	adc	r23, r25
    1764:	8a 1f       	adc	r24, r26
    1766:	91 1d       	adc	r25, r1
    1768:	a1 1d       	adc	r26, r1
    176a:	6a 0f       	add	r22, r26
    176c:	71 1d       	adc	r23, r1
    176e:	81 1d       	adc	r24, r1
    1770:	91 1d       	adc	r25, r1
    1772:	a1 1d       	adc	r26, r1
    1774:	20 d0       	rcall	.+64     	; 0x17b6 <__ultoa_invert+0x84>
    1776:	09 f4       	brne	.+2      	; 0x177a <__ultoa_invert+0x48>
    1778:	68 94       	set
    177a:	3f 91       	pop	r19
    177c:	2a e0       	ldi	r18, 0x0A	; 10
    177e:	26 9f       	mul	r18, r22
    1780:	11 24       	eor	r1, r1
    1782:	30 19       	sub	r19, r0
    1784:	30 5d       	subi	r19, 0xD0	; 208
    1786:	31 93       	st	Z+, r19
    1788:	de f6       	brtc	.-74     	; 0x1740 <__ultoa_invert+0xe>
    178a:	cf 01       	movw	r24, r30
    178c:	08 95       	ret
    178e:	46 2f       	mov	r20, r22
    1790:	47 70       	andi	r20, 0x07	; 7
    1792:	40 5d       	subi	r20, 0xD0	; 208
    1794:	41 93       	st	Z+, r20
    1796:	b3 e0       	ldi	r27, 0x03	; 3
    1798:	0f d0       	rcall	.+30     	; 0x17b8 <__ultoa_invert+0x86>
    179a:	c9 f7       	brne	.-14     	; 0x178e <__ultoa_invert+0x5c>
    179c:	f6 cf       	rjmp	.-20     	; 0x178a <__ultoa_invert+0x58>
    179e:	46 2f       	mov	r20, r22
    17a0:	4f 70       	andi	r20, 0x0F	; 15
    17a2:	40 5d       	subi	r20, 0xD0	; 208
    17a4:	4a 33       	cpi	r20, 0x3A	; 58
    17a6:	18 f0       	brcs	.+6      	; 0x17ae <__ultoa_invert+0x7c>
    17a8:	49 5d       	subi	r20, 0xD9	; 217
    17aa:	31 fd       	sbrc	r19, 1
    17ac:	40 52       	subi	r20, 0x20	; 32
    17ae:	41 93       	st	Z+, r20
    17b0:	02 d0       	rcall	.+4      	; 0x17b6 <__ultoa_invert+0x84>
    17b2:	a9 f7       	brne	.-22     	; 0x179e <__ultoa_invert+0x6c>
    17b4:	ea cf       	rjmp	.-44     	; 0x178a <__ultoa_invert+0x58>
    17b6:	b4 e0       	ldi	r27, 0x04	; 4
    17b8:	a6 95       	lsr	r26
    17ba:	97 95       	ror	r25
    17bc:	87 95       	ror	r24
    17be:	77 95       	ror	r23
    17c0:	67 95       	ror	r22
    17c2:	ba 95       	dec	r27
    17c4:	c9 f7       	brne	.-14     	; 0x17b8 <__ultoa_invert+0x86>
    17c6:	00 97       	sbiw	r24, 0x00	; 0
    17c8:	61 05       	cpc	r22, r1
    17ca:	71 05       	cpc	r23, r1
    17cc:	08 95       	ret
    17ce:	9b 01       	movw	r18, r22
    17d0:	ac 01       	movw	r20, r24
    17d2:	0a 2e       	mov	r0, r26
    17d4:	06 94       	lsr	r0
    17d6:	57 95       	ror	r21
    17d8:	47 95       	ror	r20
    17da:	37 95       	ror	r19
    17dc:	27 95       	ror	r18
    17de:	ba 95       	dec	r27
    17e0:	c9 f7       	brne	.-14     	; 0x17d4 <__ultoa_invert+0xa2>
    17e2:	62 0f       	add	r22, r18
    17e4:	73 1f       	adc	r23, r19
    17e6:	84 1f       	adc	r24, r20
    17e8:	95 1f       	adc	r25, r21
    17ea:	a0 1d       	adc	r26, r0
    17ec:	08 95       	ret

000017ee <_exit>:
    17ee:	f8 94       	cli

000017f0 <__stop_program>:
    17f0:	ff cf       	rjmp	.-2      	; 0x17f0 <__stop_program>
