# pipeline-register
Single-stage pipeline register using valid-ready handshake (SystemVerilog)
