{
  "name": "core::core_simd::ops::<impl ops::bit::Shr for core_simd::vector::Simd<u32, N>>::shr",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/ops.rs:141:21: 141:62",
  "mir": "fn core::core_simd::ops::<impl ops::bit::Shr for core_simd::vector::Simd<u32, N>>::shr(_1: core_simd::vector::Simd<u32, N>, _2: core_simd::vector::Simd<u32, N>) -> core_simd::vector::Simd<u32, N> {\n    let mut _0: core_simd::vector::Simd<u32, N>;\n    let mut _3: core_simd::vector::Simd<u32, N>;\n    let mut _4: core_simd::vector::Simd<u32, N>;\n    let mut _5: u32;\n    let mut _6: u32;\n    let mut _7: (u32, bool);\n    debug self => _1;\n    debug rhs => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = num::<impl u32>::BITS;\n        _7 = CheckedSub(_6, 1_u32);\n        assert(!move (_7.1: bool), \"attempt to compute `{} - {}`, which would overflow\", move _6, 1_u32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = move (_7.0: u32);\n        StorageDead(_6);\n        _4 = core_simd::vector::Simd::<u32, N>::splat(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _3 = <core_simd::vector::Simd<u32, N> as ops::bit::BitAnd>::bitand(_2, move _4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        _0 = intrinsics::simd::simd_shr::<core_simd::vector::Simd<u32, N>>(_1, move _3) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}