// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/03/2023 21:53:22"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pipelinedProc (
	GClock,
	GReset,
	valueSelect,
	InstrSelect,
	muxOut,
	instructionOut,
	BranchOut,
	ZeroOut,
	MemWriteOut,
	RegWriteOut);
input 	GClock;
input 	GReset;
input 	[2:0] valueSelect;
input 	[2:0] InstrSelect;
output 	[7:0] muxOut;
output 	[31:0] instructionOut;
output 	BranchOut;
output 	ZeroOut;
output 	MemWriteOut;
output 	RegWriteOut;

// Design Ports Information
// muxOut[0]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// muxOut[1]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// muxOut[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// muxOut[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// muxOut[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// muxOut[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// muxOut[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// muxOut[7]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[0]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[1]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[6]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[7]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[8]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[9]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[10]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[11]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[12]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[13]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[15]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[16]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[17]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[18]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[19]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[20]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[21]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[22]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[23]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[24]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[25]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[26]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[27]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[28]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[29]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[30]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[31]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchOut	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZeroOut	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteOut	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteOut	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valueSelect[0]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valueSelect[1]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valueSelect[2]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[1]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GReset	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GClock	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \registerFile|read_data2_mux|bit0|data_out~3_combout ;
wire \registerFile|read_data1_mux|bit0|data_out~0_combout ;
wire \registerFile|read_data1_mux|bit0|data_out~3_combout ;
wire \registerFile|read_data1_mux|bit1|data_out~1_combout ;
wire \registerFile|read_data1_mux|bit1|data_out~4_combout ;
wire \registerFile|read_data2_mux|bit1|data_out~3_combout ;
wire \registerFile|read_data2_mux|bit2|data_out~4_combout ;
wire \registerFile|read_data2_mux|bit3|data_out~4_combout ;
wire \registerFile|read_data1_mux|bit3|data_out~4_combout ;
wire \registerFile|read_data2_mux|bit4|data_out~1_combout ;
wire \registerFile|read_data2_mux|bit4|data_out~3_combout ;
wire \registerFile|read_data1_mux|bit4|data_out~0_combout ;
wire \registerFile|read_data1_mux|bit4|data_out~4_combout ;
wire \registerFile|read_data2_mux|bit5|data_out~3_combout ;
wire \registerFile|read_data1_mux|bit5|data_out~0_combout ;
wire \registerFile|read_data1_mux|bit5|data_out~1_combout ;
wire \registerFile|read_data1_mux|bit5|data_out~2_combout ;
wire \registerFile|read_data1_mux|bit6|data_out~3_combout ;
wire \registerFile|read_data2_mux|bit6|data_out~0_combout ;
wire \registerFile|read_data2_mux|bit6|data_out~1_combout ;
wire \registerFile|read_data2_mux|bit6|data_out~2_combout ;
wire \registerFile|read_data1_mux|bit7|data_out~4_combout ;
wire \fwdUnit|Comparator_1|o_EQ~0_combout ;
wire \fwdUnit|Comparator_1|o_EQ~1_combout ;
wire \fwdUnit|Comparator_1|o_EQ~2_combout ;
wire \fwdUnit|Fwd_A[1]~0_combout ;
wire \fwdUnit|Fwd_B[1]~0_combout ;
wire \fwdUnit|Comparator_4|comp2|o_LT~0_combout ;
wire \FwdB_mux|mux3|data_out[5]~2_combout ;
wire \FwdB_mux|mux3|data_out[5]~3_combout ;
wire \ALU_mux|data_out[5]~0_combout ;
wire \FwdA_mux|mux3|data_out[5]~2_combout ;
wire \FwdA_mux|mux3|data_out[5]~3_combout ;
wire \ALU_mux|data_out[4]~1_combout ;
wire \ALU_mux|data_out[3]~2_combout ;
wire \ALU_mux|data_out[2]~3_combout ;
wire \ALU_main|u1|Ci_1~0_combout ;
wire \ALU_main|u2|Ci_1~0_combout ;
wire \ALU_main|u3|Ci_1~0_combout ;
wire \ALU_main|u4|Ci_1~0_combout ;
wire \ALU_main|u5|Ci_1~0_combout ;
wire \ALU_main|y_muxOut[5]~3_combout ;
wire \ALU_main|s[5]~2_combout ;
wire \ALU_main|s[5]~3_combout ;
wire \ALU_main|s[3]~6_combout ;
wire \ALU_main|s[1]~11_combout ;
wire \FwdA_mux|mux3|data_out[7]~14_combout ;
wire \FwdA_mux|mux3|data_out[7]~15_combout ;
wire \ALU_main|s[0]~14_combout ;
wire \ALU_main|s[7]~16_combout ;
wire \Comparator_rs_rt|comp5|o_LT~0_combout ;
wire \Comparator_rs_rt|comp5|o_LT~1_combout ;
wire \Comparator_rs_rt|comp2|o_GT~0_combout ;
wire \Comparator_rs_rt|comp2|o_GT~1_combout ;
wire \Comparator_rs_rt|comp2|o_GT~2_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0_combout ;
wire \registerFile|reg5|bit0|dff_d2b~0_combout ;
wire \registerFile|reg5|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ;
wire \registerFile|reg6|bit1|dff_d2b~0_combout ;
wire \registerFile|reg6|bit1|o_q~1_combout ;
wire \registerFile|reg2|bit1|dff_d2b~0_combout ;
wire \registerFile|reg2|bit1|o_q~1_combout ;
wire \registerFile|reg1|bit1|dff_d2b~0_combout ;
wire \registerFile|reg1|bit1|o_q~1_combout ;
wire \registerFile|reg3|bit2|dff_d2b~0_combout ;
wire \registerFile|reg0|bit2|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ;
wire \registerFile|reg4|bit3|dff_d2b~0_combout ;
wire \registerFile|reg4|bit3|o_q~1_combout ;
wire \registerFile|reg1|bit3|dff_d2b~0_combout ;
wire \registerFile|reg1|bit3|o_q~1_combout ;
wire \registerFile|reg0|bit3|dff_d2b~0_combout ;
wire \registerFile|reg0|bit3|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ;
wire \registerFile|reg7|bit4|dff_d2b~0_combout ;
wire \registerFile|reg7|bit4|o_q~1_combout ;
wire \registerFile|reg4|bit4|dff_d2b~0_combout ;
wire \registerFile|reg4|bit4|o_q~1_combout ;
wire \registerFile|reg2|bit4|dff_d2b~0_combout ;
wire \registerFile|reg2|bit4|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ;
wire \registerFile|reg6|bit5|dff_d2b~0_combout ;
wire \registerFile|reg6|bit5|o_q~1_combout ;
wire \registerFile|reg4|bit5|dff_d2b~0_combout ;
wire \registerFile|reg4|bit5|o_q~1_combout ;
wire \registerFile|reg3|bit5|dff_d2b~0_combout ;
wire \registerFile|reg3|bit5|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ;
wire \registerFile|reg6|bit6|dff_d2b~0_combout ;
wire \registerFile|reg6|bit6|o_q~1_combout ;
wire \registerFile|reg4|bit6|dff_d2b~0_combout ;
wire \registerFile|reg4|bit6|o_q~1_combout ;
wire \registerFile|reg6|bit7|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit0|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit0|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit1|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit1|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit3|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit3|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit3|o_q~2_combout ;
wire \instr_out_reg|instr2_reg|bit4|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit5|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit5|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit5|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit6|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit6|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit8|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit10|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit10|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit10|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit11|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit11|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit11|o_q~2_combout ;
wire \instr_out_reg|instr2_reg|bit11|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit11|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit12|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit12|o_q~2_combout ;
wire \instr_out_reg|instr2_reg|bit12|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit12|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit13|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit14|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit15|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit18|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit18|o_q~2_combout ;
wire \instr_out_reg|instr4_reg|bit18|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit19|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit19|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit22|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit22|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit23|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit24|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit24|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit24|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit24|o_q~1_combout ;
wire \instr_out_reg|instr5_reg|bit25|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit25|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit25|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit27|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit28|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit28|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit29|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit29|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit29|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit30|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit31|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout ;
wire \registerFile|reg0|bit0|dff_d1b~0_combout ;
wire \registerFile|reg5|bit0|dff_d1b~0_combout ;
wire \registerFile|reg5|bit0|dff_d2b~1_combout ;
wire \registerFile|reg4|bit0|dff_d2b~1_combout ;
wire \PC_register|bit0|dff_d2b~1_combout ;
wire \PC_register|bit0|dff_d2b~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ;
wire \registerFile|reg7|bit1|dff_d2b~1_combout ;
wire \registerFile|reg6|bit1|dff_d1b~0_combout ;
wire \registerFile|reg6|bit1|dff_d2b~1_combout ;
wire \registerFile|reg2|bit1|dff_d1b~0_combout ;
wire \registerFile|reg2|bit1|dff_d2b~1_combout ;
wire \registerFile|reg1|bit1|dff_d1b~0_combout ;
wire \registerFile|reg1|bit1|dff_d2b~1_combout ;
wire \registerFile|reg0|bit1|dff_d1b~0_combout ;
wire \registerFile|reg4|bit2|dff_d2b~1_combout ;
wire \PC_register|bit2|dff_d2b~1_combout ;
wire \registerFile|reg4|bit3|dff_d1b~0_combout ;
wire \registerFile|reg4|bit3|dff_d2b~1_combout ;
wire \registerFile|reg3|bit3|dff_d2b~1_combout ;
wire \registerFile|reg1|bit3|dff_d1b~0_combout ;
wire \registerFile|reg1|bit3|dff_d2b~1_combout ;
wire \registerFile|reg0|bit3|dff_d1b~0_combout ;
wire \registerFile|reg0|bit3|dff_d2b~1_combout ;
wire \BranchAdder|u3|Si~0_combout ;
wire \PC_register|bit3|dff_d2b~1_combout ;
wire \PC_register|bit3|dff_d2b~2_combout ;
wire \registerFile|reg7|bit4|dff_d1b~0_combout ;
wire \registerFile|reg7|bit4|dff_d2b~1_combout ;
wire \registerFile|reg6|bit4|dff_d2b~1_combout ;
wire \registerFile|reg4|bit4|dff_d1b~0_combout ;
wire \registerFile|reg4|bit4|dff_d2b~1_combout ;
wire \registerFile|reg2|bit4|dff_d1b~0_combout ;
wire \registerFile|reg2|bit4|dff_d2b~1_combout ;
wire \BranchAdder|u3|Ci_1~0_combout ;
wire \PC_4_Adder|u3|CarryOut3~combout ;
wire \registerFile|reg6|bit5|dff_d1b~0_combout ;
wire \registerFile|reg6|bit5|dff_d2b~1_combout ;
wire \registerFile|reg4|bit5|dff_d1b~0_combout ;
wire \registerFile|reg4|bit5|dff_d2b~1_combout ;
wire \registerFile|reg3|bit5|dff_d1b~0_combout ;
wire \registerFile|reg3|bit5|dff_d2b~1_combout ;
wire \BranchAdder|u5|Si~0_combout ;
wire \BranchAdder|u5|Si~combout ;
wire \PC_4_Adder|u4|CarryOut3~combout ;
wire \PC_register|bit5|dff_d2b~1_combout ;
wire \PC_register|bit5|dff_d2b~2_combout ;
wire \registerFile|reg6|bit6|dff_d1b~0_combout ;
wire \registerFile|reg6|bit6|dff_d2b~1_combout ;
wire \registerFile|reg4|bit6|dff_d1b~0_combout ;
wire \registerFile|reg4|bit6|dff_d2b~1_combout ;
wire \BranchAdder|u4|Ci_1~0_combout ;
wire \BranchAdder|u6|Si~0_combout ;
wire \BranchAdder|u6|Si~combout ;
wire \PC_4_Adder|u5|CarryOut3~combout ;
wire \PC_register|bit6|dff_d2b~1_combout ;
wire \registerFile|reg7|bit7|dff_d2b~1_combout ;
wire \registerFile|reg6|bit7|dff_d2b~1_combout ;
wire \registerFile|reg3|bit7|dff_d2b~1_combout ;
wire \registerFile|reg2|bit7|dff_d2b~1_combout ;
wire \PC_4_Adder|u7|Si~combout ;
wire \BranchAdder|u5|Ci_1~0_combout ;
wire \PC_register|bit7|dff_d2b~1_combout ;
wire \PC_register|bit7|dff_d2b~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ;
wire \instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit3|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit4|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit6|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit6|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit8|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit8|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit9|dff_d2b~1_combout ;
wire \instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit9|dff_d2b~1_combout ;
wire \instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit10|dff_d2b~1_combout ;
wire \instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit15|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit18|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit19|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit21|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit22|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit23|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit24|dff_d2b~1_combout ;
wire \instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit24|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit25|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit25|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit27|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit27|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit28|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit29|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit29|dff_d2b~4_combout ;
wire \instr_out_reg|instr5_reg|bit30|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ;
wire \registerFile|i_load_bar~1_combout ;
wire \registerFile|reg1|l0|int_q~0_combout ;
wire \registerFile|reg5|l0|int_q~0_combout ;
wire \registerFile|reg4|l0|int_q~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1_combout ;
wire \registerFile|reg7|l1|int_q~0_combout ;
wire \registerFile|reg6|l1|int_q~0_combout ;
wire \registerFile|reg2|l1|int_q~0_combout ;
wire \registerFile|reg1|l1|int_q~0_combout ;
wire \registerFile|reg4|l2|int_q~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout ;
wire \registerFile|reg4|l3|int_q~0_combout ;
wire \registerFile|reg3|l3|int_q~0_combout ;
wire \registerFile|reg2|l3|int_q~0_combout ;
wire \registerFile|reg1|l3|int_q~0_combout ;
wire \registerFile|reg0|l3|int_q~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout ;
wire \registerFile|reg7|l4|int_q~0_combout ;
wire \registerFile|reg6|l4|int_q~0_combout ;
wire \registerFile|reg4|l4|int_q~0_combout ;
wire \registerFile|reg2|l4|int_q~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0_combout ;
wire \registerFile|reg6|l5|int_q~0_combout ;
wire \registerFile|reg4|l5|int_q~0_combout ;
wire \registerFile|reg3|l5|int_q~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ;
wire \registerFile|reg6|l6|int_q~0_combout ;
wire \registerFile|reg4|l6|int_q~0_combout ;
wire \registerFile|reg2|l6|int_q~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ;
wire \registerFile|reg7|l7|int_q~0_combout ;
wire \registerFile|reg6|l7|int_q~0_combout ;
wire \registerFile|reg3|l7|int_q~0_combout ;
wire \registerFile|reg2|l7|int_q~0_combout ;
wire \registerFile|reg0|l7|int_q~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1_combout ;
wire \ALU_main|u0|CarryOut2~combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3_combout ;
wire \registerFile|i_load_bar~1clkctrl_outclk ;
wire \muxOut[0]~output_o ;
wire \muxOut[1]~output_o ;
wire \muxOut[2]~output_o ;
wire \muxOut[3]~output_o ;
wire \muxOut[4]~output_o ;
wire \muxOut[5]~output_o ;
wire \muxOut[6]~output_o ;
wire \muxOut[7]~output_o ;
wire \instructionOut[0]~output_o ;
wire \instructionOut[1]~output_o ;
wire \instructionOut[2]~output_o ;
wire \instructionOut[3]~output_o ;
wire \instructionOut[4]~output_o ;
wire \instructionOut[5]~output_o ;
wire \instructionOut[6]~output_o ;
wire \instructionOut[7]~output_o ;
wire \instructionOut[8]~output_o ;
wire \instructionOut[9]~output_o ;
wire \instructionOut[10]~output_o ;
wire \instructionOut[11]~output_o ;
wire \instructionOut[12]~output_o ;
wire \instructionOut[13]~output_o ;
wire \instructionOut[14]~output_o ;
wire \instructionOut[15]~output_o ;
wire \instructionOut[16]~output_o ;
wire \instructionOut[17]~output_o ;
wire \instructionOut[18]~output_o ;
wire \instructionOut[19]~output_o ;
wire \instructionOut[20]~output_o ;
wire \instructionOut[21]~output_o ;
wire \instructionOut[22]~output_o ;
wire \instructionOut[23]~output_o ;
wire \instructionOut[24]~output_o ;
wire \instructionOut[25]~output_o ;
wire \instructionOut[26]~output_o ;
wire \instructionOut[27]~output_o ;
wire \instructionOut[28]~output_o ;
wire \instructionOut[29]~output_o ;
wire \instructionOut[30]~output_o ;
wire \instructionOut[31]~output_o ;
wire \BranchOut~output_o ;
wire \ZeroOut~output_o ;
wire \MemWriteOut~output_o ;
wire \RegWriteOut~output_o ;
wire \valueSelect[2]~input_o ;
wire \valueSelect[0]~input_o ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1_combout ;
wire \GClock~input_o ;
wire \GReset~input_o ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ;
wire \registerFile|reg4|bit0|dff_d1b~0_combout ;
wire \registerFile|reg4|bit0|dff_d2b~0_combout ;
wire \registerFile|reg4|bit0|o_q~1_combout ;
wire \GClock~inputclkctrl_outclk ;
wire \PC_register|bit0|dff_d1b~0_combout ;
wire \PC_register|bit0|dff_d2b~0_combout ;
wire \PC_register|bit0|o_q~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1_combout ;
wire \PC_register|bit1|dff_d2b~1_combout ;
wire \PC_register|bit1|dff_d2b~0_combout ;
wire \PC_register|bit1|dff_d2b~2_combout ;
wire \PC_register|bit1|dff_d1b~0_combout ;
wire \PC_register|bit1|o_q~1_combout ;
wire \PC_register|bit3|dff_d1b~0_combout ;
wire \PC_register|bit3|dff_d2b~0_combout ;
wire \PC_register|bit3|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ;
wire \BranchAdder|u4|Si~0_combout ;
wire \PC_register|bit4|dff_d2b~1_combout ;
wire \PC_register|bit4|dff_d2b~0_combout ;
wire \PC_register|bit4|dff_d2b~2_combout ;
wire \PC_register|bit4|dff_d1b~0_combout ;
wire \PC_register|bit4|o_q~1_combout ;
wire \PC_register|bit5|dff_d1b~0_combout ;
wire \PC_register|bit5|dff_d2b~0_combout ;
wire \PC_register|bit5|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ;
wire \PC_register|bit6|dff_d2b~0_combout ;
wire \PC_register|bit6|dff_d2b~2_combout ;
wire \PC_register|bit6|dff_d1b~0_combout ;
wire \PC_register|bit6|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ;
wire \PC_register|bit7|dff_d2b~3_combout ;
wire \PC_register|bit7|dff_d1b~0_combout ;
wire \PC_register|bit7|dff_d2b~0_combout ;
wire \PC_register|bit7|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ;
wire \PC_register|bit2|dff_d2b~2_combout ;
wire \PC_register|bit2|dff_d1b~0_combout ;
wire \PC_register|bit2|dff_d2b~0_combout ;
wire \PC_register|bit2|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit0|data_out~5_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1_combout ;
wire \FwdA_mux|mux3|data_out[0]~10_combout ;
wire \FwdA_mux|mux3|data_out[0]~11_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ;
wire \controlUnit|sw_and6|and6_out~0_combout ;
wire \controlUnit|lw_and6|and6_out~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ;
wire \fwdUnit|Comparator_2|o_EQ~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ;
wire \fwdUnit|Comparator_2|o_EQ~0_combout ;
wire \fwdUnit|Comparator_2|o_EQ~2_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ;
wire \fwdUnit|Comparator_4|comp1|o_GT~0_combout ;
wire \fwdUnit|Fwd_B[1]~2_combout ;
wire \fwdUnit|Fwd_B[1]~3_combout ;
wire \fwdUnit|Fwd_B[1]~1_combout ;
wire \registerFile|reg2|l0|int_q~0_combout ;
wire \registerFile|reg2|bit0|dff_d2b~0_combout ;
wire \registerFile|reg2|bit0|dff_d2b~1_combout ;
wire \registerFile|reg2|bit0|dff_d1b~0_combout ;
wire \registerFile|reg2|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ;
wire \registerFile|i_load_bar~0_combout ;
wire \registerFile|i_load_bar~0clkctrl_outclk ;
wire \registerFile|reg3|l0|int_q~0_combout ;
wire \registerFile|reg3|bit0|dff_d2b~0_combout ;
wire \registerFile|reg3|bit0|dff_d2b~1_combout ;
wire \registerFile|reg3|bit0|dff_d1b~0_combout ;
wire \registerFile|reg3|bit0|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit0|data_out~2_combout ;
wire \registerFile|read_data2_mux|bit0|data_out~4_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1_combout ;
wire \fwdUnit|i_FwdB~0_combout ;
wire \FwdB_mux|mux3|data_out[0]~10_combout ;
wire \FwdB_mux|mux3|data_out[0]~11_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ;
wire \ALU_mux|data_out[0]~4_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ;
wire \ALU_main|op_mux2~0_combout ;
wire \ALU_main|s[0]~13_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ;
wire \ALU_main|op_mux1~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout ;
wire \instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ;
wire \fwdUnit|Comparator_3|comp2|o_LT~0_combout ;
wire \fwdUnit|Comparator_3|comp1|o_GT~0_combout ;
wire \fwdUnit|Fwd_A[1]~2_combout ;
wire \fwdUnit|Fwd_A[1]~3_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout ;
wire \fwdUnit|Fwd_A[1]~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ;
wire \fwdUnit|i_FwdA~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2_combout ;
wire \MemoryMUX|data_out[1]~1_combout ;
wire \registerFile|reg4|l1|int_q~0_combout ;
wire \registerFile|reg4|bit1|dff_d2b~0_combout ;
wire \registerFile|reg4|bit1|dff_d2b~1_combout ;
wire \registerFile|reg4|bit1|dff_d1b~0_combout ;
wire \registerFile|reg4|bit1|o_q~1_combout ;
wire \registerFile|i_load_bar~6_combout ;
wire \registerFile|i_load_bar~6clkctrl_outclk ;
wire \registerFile|reg5|l1|int_q~0_combout ;
wire \registerFile|reg5|bit1|dff_d2b~0_combout ;
wire \registerFile|reg5|bit1|dff_d2b~1_combout ;
wire \registerFile|reg5|bit1|dff_d1b~0_combout ;
wire \registerFile|reg5|bit1|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit1|data_out~1_combout ;
wire \registerFile|reg7|bit1|dff_d1b~0_combout ;
wire \registerFile|reg7|bit1|dff_d2b~0_combout ;
wire \registerFile|reg7|bit1|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit1|data_out~0_combout ;
wire \registerFile|read_data2_mux|bit1|data_out~2_combout ;
wire \registerFile|i_load_bar~3_combout ;
wire \registerFile|i_load_bar~3clkctrl_outclk ;
wire \registerFile|reg0|l1|int_q~0_combout ;
wire \registerFile|reg0|bit1|dff_d2b~1_combout ;
wire \registerFile|reg0|bit1|dff_d2b~0_combout ;
wire \registerFile|reg0|bit1|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit1|data_out~4_combout ;
wire \registerFile|read_data2_mux|bit1|data_out~5_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1_combout ;
wire \FwdB_mux|mux3|data_out[1]~12_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2_combout ;
wire \MemoryMUX|data_out[4]~4_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1_combout ;
wire \FwdA_mux|mux3|data_out[4]~4_combout ;
wire \FwdA_mux|mux3|data_out[4]~5_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ;
wire \registerFile|reg3|l1|int_q~0_combout ;
wire \registerFile|reg3|bit1|dff_d2b~0_combout ;
wire \registerFile|reg3|bit1|dff_d2b~1_combout ;
wire \registerFile|reg3|bit1|dff_d1b~0_combout ;
wire \registerFile|reg3|bit1|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit1|data_out~3_combout ;
wire \registerFile|read_data1_mux|bit1|data_out~0_combout ;
wire \registerFile|read_data1_mux|bit1|data_out~2_combout ;
wire \registerFile|read_data1_mux|bit1|data_out~5_combout ;
wire \registerFile|reg1|bit2|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2_combout ;
wire \MemoryMUX|data_out[2]~2_combout ;
wire \registerFile|reg1|l2|int_q~0_combout ;
wire \registerFile|reg1|bit2|dff_d2b~1_combout ;
wire \registerFile|reg1|bit2|dff_d1b~0_combout ;
wire \registerFile|reg1|bit2|o_q~1_combout ;
wire \registerFile|reg0|l2|int_q~0_combout ;
wire \registerFile|reg0|bit2|dff_d2b~1_combout ;
wire \registerFile|reg0|bit2|dff_d1b~0_combout ;
wire \registerFile|reg0|bit2|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit2|data_out~4_combout ;
wire \registerFile|reg4|bit2|dff_d1b~0_combout ;
wire \registerFile|reg4|bit2|dff_d2b~0_combout ;
wire \registerFile|reg4|bit2|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit2|data_out~1_combout ;
wire \registerFile|reg6|l2|int_q~0_combout ;
wire \registerFile|reg6|bit2|dff_d2b~1_combout ;
wire \registerFile|reg6|bit2|dff_d1b~0_combout ;
wire \registerFile|reg6|bit2|dff_d2b~0_combout ;
wire \registerFile|reg6|bit2|o_q~1_combout ;
wire \registerFile|i_load_bar~4_combout ;
wire \registerFile|i_load_bar~4clkctrl_outclk ;
wire \registerFile|reg7|l2|int_q~0_combout ;
wire \registerFile|reg7|bit2|dff_d2b~1_combout ;
wire \registerFile|reg7|bit2|dff_d1b~0_combout ;
wire \registerFile|reg7|bit2|dff_d2b~0_combout ;
wire \registerFile|reg7|bit2|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit2|data_out~0_combout ;
wire \registerFile|read_data1_mux|bit2|data_out~2_combout ;
wire \registerFile|reg2|l2|int_q~0_combout ;
wire \registerFile|reg2|bit2|dff_d2b~0_combout ;
wire \registerFile|reg2|bit2|dff_d2b~1_combout ;
wire \registerFile|reg2|bit2|dff_d1b~0_combout ;
wire \registerFile|reg2|bit2|o_q~1_combout ;
wire \registerFile|reg3|l2|int_q~0_combout ;
wire \registerFile|reg3|bit2|dff_d2b~1_combout ;
wire \registerFile|reg3|bit2|dff_d1b~0_combout ;
wire \registerFile|reg3|bit2|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit2|data_out~3_combout ;
wire \registerFile|read_data1_mux|bit2|data_out~5_combout ;
wire \registerFile|reg3|bit3|dff_d1b~0_combout ;
wire \registerFile|reg3|bit3|dff_d2b~0_combout ;
wire \registerFile|reg3|bit3|o_q~1_combout ;
wire \registerFile|reg2|bit3|dff_d2b~1_combout ;
wire \registerFile|reg2|bit3|dff_d1b~0_combout ;
wire \registerFile|reg2|bit3|dff_d2b~0_combout ;
wire \registerFile|reg2|bit3|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit3|data_out~3_combout ;
wire \registerFile|reg5|l3|int_q~0_combout ;
wire \registerFile|reg5|bit3|dff_d2b~1_combout ;
wire \registerFile|reg5|bit3|dff_d1b~0_combout ;
wire \registerFile|reg5|bit3|dff_d2b~0_combout ;
wire \registerFile|reg5|bit3|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit3|data_out~1_combout ;
wire \registerFile|i_load_bar~5_combout ;
wire \registerFile|i_load_bar~5clkctrl_outclk ;
wire \registerFile|reg6|l3|int_q~0_combout ;
wire \registerFile|reg6|bit3|dff_d2b~1_combout ;
wire \registerFile|reg6|bit3|dff_d1b~0_combout ;
wire \registerFile|reg6|bit3|dff_d2b~0_combout ;
wire \registerFile|reg6|bit3|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit3|data_out~0_combout ;
wire \registerFile|read_data1_mux|bit3|data_out~2_combout ;
wire \registerFile|read_data1_mux|bit3|data_out~5_combout ;
wire \registerFile|read_data2_mux|bit2|data_out~3_combout ;
wire \registerFile|reg5|bit2|dff_d2b~0_combout ;
wire \registerFile|reg5|l2|int_q~0_combout ;
wire \registerFile|reg5|bit2|dff_d2b~1_combout ;
wire \registerFile|reg5|bit2|dff_d1b~0_combout ;
wire \registerFile|reg5|bit2|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit2|data_out~1_combout ;
wire \registerFile|read_data2_mux|bit2|data_out~0_combout ;
wire \registerFile|read_data2_mux|bit2|data_out~2_combout ;
wire \registerFile|read_data2_mux|bit2|data_out~5_combout ;
wire \Comparator_rs_rt|comp2|o_LT~0_combout ;
wire \registerFile|reg2|bit7|dff_d1b~0_combout ;
wire \registerFile|reg2|bit7|dff_d2b~0_combout ;
wire \registerFile|reg2|bit7|o_q~1_combout ;
wire \registerFile|reg3|bit7|dff_d1b~0_combout ;
wire \registerFile|reg3|bit7|dff_d2b~0_combout ;
wire \registerFile|reg3|bit7|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit7|data_out~3_combout ;
wire \registerFile|reg0|bit7|dff_d2b~1_combout ;
wire \registerFile|reg0|bit7|dff_d1b~0_combout ;
wire \registerFile|reg0|bit7|dff_d2b~0_combout ;
wire \registerFile|reg0|bit7|o_q~1_combout ;
wire \registerFile|i_load_bar~2_combout ;
wire \registerFile|i_load_bar~2clkctrl_outclk ;
wire \registerFile|reg1|l7|int_q~0_combout ;
wire \registerFile|reg1|bit7|dff_d2b~1_combout ;
wire \registerFile|reg1|bit7|dff_d1b~0_combout ;
wire \registerFile|reg1|bit7|dff_d2b~0_combout ;
wire \registerFile|reg1|bit7|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit7|data_out~4_combout ;
wire \registerFile|i_load_bar~7_combout ;
wire \registerFile|i_load_bar~7clkctrl_outclk ;
wire \registerFile|reg4|l7|int_q~0_combout ;
wire \registerFile|reg4|bit7|dff_d2b~1_combout ;
wire \registerFile|reg4|bit7|dff_d1b~0_combout ;
wire \registerFile|reg4|bit7|dff_d2b~0_combout ;
wire \registerFile|reg4|bit7|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit7|data_out~1_combout ;
wire \registerFile|reg6|bit7|dff_d1b~0_combout ;
wire \registerFile|reg6|bit7|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit7|data_out~0_combout ;
wire \registerFile|read_data2_mux|bit7|data_out~2_combout ;
wire \registerFile|read_data2_mux|bit7|data_out~5_combout ;
wire \registerFile|read_data1_mux|bit7|data_out~3_combout ;
wire \registerFile|reg5|l7|int_q~0_combout ;
wire \registerFile|reg5|bit7|dff_d2b~1_combout ;
wire \registerFile|reg5|bit7|dff_d1b~0_combout ;
wire \registerFile|reg5|bit7|dff_d2b~0_combout ;
wire \registerFile|reg5|bit7|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit7|data_out~1_combout ;
wire \registerFile|reg7|bit7|dff_d1b~0_combout ;
wire \registerFile|reg7|bit7|dff_d2b~0_combout ;
wire \registerFile|reg7|bit7|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit7|data_out~0_combout ;
wire \registerFile|read_data1_mux|bit7|data_out~2_combout ;
wire \registerFile|read_data1_mux|bit7|data_out~5_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2_combout ;
wire \MemoryMUX|data_out[5]~5_combout ;
wire \registerFile|reg2|l5|int_q~0_combout ;
wire \registerFile|reg2|bit5|dff_d2b~0_combout ;
wire \registerFile|reg2|bit5|dff_d2b~1_combout ;
wire \registerFile|reg2|bit5|dff_d1b~0_combout ;
wire \registerFile|reg2|bit5|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit5|data_out~3_combout ;
wire \registerFile|reg0|l5|int_q~0_combout ;
wire \registerFile|reg0|bit5|dff_d2b~0_combout ;
wire \registerFile|reg0|bit5|dff_d2b~1_combout ;
wire \registerFile|reg0|bit5|dff_d1b~0_combout ;
wire \registerFile|reg0|bit5|o_q~1_combout ;
wire \registerFile|reg1|l5|int_q~0_combout ;
wire \registerFile|reg1|bit5|dff_d2b~1_combout ;
wire \registerFile|reg1|bit5|dff_d1b~0_combout ;
wire \registerFile|reg1|bit5|dff_d2b~0_combout ;
wire \registerFile|reg1|bit5|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit5|data_out~4_combout ;
wire \registerFile|read_data1_mux|bit5|data_out~5_combout ;
wire \registerFile|read_data2_mux|bit5|data_out~4_combout ;
wire \registerFile|reg5|l5|int_q~0_combout ;
wire \registerFile|reg5|bit5|dff_d2b~1_combout ;
wire \registerFile|reg5|bit5|dff_d1b~0_combout ;
wire \registerFile|reg5|bit5|dff_d2b~0_combout ;
wire \registerFile|reg5|bit5|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit5|data_out~1_combout ;
wire \registerFile|reg7|l5|int_q~0_combout ;
wire \registerFile|reg7|bit5|dff_d2b~1_combout ;
wire \registerFile|reg7|bit5|dff_d1b~0_combout ;
wire \registerFile|reg7|bit5|dff_d2b~0_combout ;
wire \registerFile|reg7|bit5|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit5|data_out~0_combout ;
wire \registerFile|read_data2_mux|bit5|data_out~2_combout ;
wire \registerFile|read_data2_mux|bit5|data_out~5_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2_combout ;
wire \MemoryMUX|data_out[6]~6_combout ;
wire \registerFile|reg7|l6|int_q~0_combout ;
wire \registerFile|reg7|bit6|dff_d2b~1_combout ;
wire \registerFile|reg7|bit6|dff_d1b~0_combout ;
wire \registerFile|reg7|bit6|dff_d2b~0_combout ;
wire \registerFile|reg7|bit6|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit6|data_out~0_combout ;
wire \registerFile|reg5|l6|int_q~0_combout ;
wire \registerFile|reg5|bit6|dff_d2b~1_combout ;
wire \registerFile|reg5|bit6|dff_d1b~0_combout ;
wire \registerFile|reg5|bit6|dff_d2b~0_combout ;
wire \registerFile|reg5|bit6|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit6|data_out~1_combout ;
wire \registerFile|read_data1_mux|bit6|data_out~2_combout ;
wire \registerFile|reg1|l6|int_q~0_combout ;
wire \registerFile|reg1|bit6|dff_d2b~1_combout ;
wire \registerFile|reg1|bit6|dff_d1b~0_combout ;
wire \registerFile|reg1|bit6|dff_d2b~0_combout ;
wire \registerFile|reg1|bit6|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit6|data_out~4_combout ;
wire \registerFile|read_data1_mux|bit6|data_out~5_combout ;
wire \Comparator_rs_rt|comp5|o_GT~0_combout ;
wire \Comparator_rs_rt|comp5|o_GT~1_combout ;
wire \registerFile|reg6|bit4|dff_d1b~0_combout ;
wire \registerFile|reg6|bit4|dff_d2b~0_combout ;
wire \registerFile|reg6|bit4|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit4|data_out~0_combout ;
wire \registerFile|read_data2_mux|bit4|data_out~2_combout ;
wire \registerFile|reg0|l4|int_q~0_combout ;
wire \registerFile|reg0|bit4|dff_d2b~1_combout ;
wire \registerFile|reg0|bit4|dff_d1b~0_combout ;
wire \registerFile|reg0|bit4|dff_d2b~0_combout ;
wire \registerFile|reg0|bit4|o_q~1_combout ;
wire \registerFile|reg1|l4|int_q~0_combout ;
wire \registerFile|reg1|bit4|dff_d2b~1_combout ;
wire \registerFile|reg1|bit4|dff_d1b~0_combout ;
wire \registerFile|reg1|bit4|dff_d2b~0_combout ;
wire \registerFile|reg1|bit4|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit4|data_out~4_combout ;
wire \registerFile|read_data2_mux|bit4|data_out~5_combout ;
wire \registerFile|reg5|l4|int_q~0_combout ;
wire \registerFile|reg5|bit4|dff_d2b~0_combout ;
wire \registerFile|reg5|bit4|dff_d2b~1_combout ;
wire \registerFile|reg5|bit4|dff_d1b~0_combout ;
wire \registerFile|reg5|bit4|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit4|data_out~1_combout ;
wire \registerFile|read_data1_mux|bit4|data_out~2_combout ;
wire \registerFile|reg3|l4|int_q~0_combout ;
wire \registerFile|reg3|bit4|dff_d2b~1_combout ;
wire \registerFile|reg3|bit4|dff_d2b~0_combout ;
wire \registerFile|reg3|bit4|dff_d1b~0_combout ;
wire \registerFile|reg3|bit4|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit4|data_out~3_combout ;
wire \registerFile|read_data1_mux|bit4|data_out~5_combout ;
wire \Comparator_rs_rt|comp2|o_LT~1_combout ;
wire \Comparator_rs_rt|comp2|o_LT~2_combout ;
wire \br_control~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1_combout ;
wire \FwdB_mux|mux3|data_out[4]~4_combout ;
wire \FwdB_mux|mux3|data_out[4]~5_combout ;
wire \ALU_main|y_muxOut[4]~4_combout ;
wire \ALU_main|s[4]~4_combout ;
wire \ALU_main|s[4]~5_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2_combout ;
wire \MemoryMUX|data_out[3]~3_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1_combout ;
wire \FwdA_mux|mux3|data_out[3]~6_combout ;
wire \FwdA_mux|mux3|data_out[3]~7_combout ;
wire \registerFile|read_data2_mux|bit3|data_out~3_combout ;
wire \registerFile|reg7|l3|int_q~0_combout ;
wire \registerFile|reg7|bit3|dff_d2b~1_combout ;
wire \registerFile|reg7|bit3|dff_d1b~0_combout ;
wire \registerFile|reg7|bit3|dff_d2b~0_combout ;
wire \registerFile|reg7|bit3|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit3|data_out~0_combout ;
wire \registerFile|read_data2_mux|bit3|data_out~1_combout ;
wire \registerFile|read_data2_mux|bit3|data_out~2_combout ;
wire \registerFile|read_data2_mux|bit3|data_out~5_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1_combout ;
wire \FwdB_mux|mux3|data_out[3]~6_combout ;
wire \FwdB_mux|mux3|data_out[3]~7_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0_combout ;
wire \controlUnit|sw_and6|and6_out~combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ;
wire \ALU_main|y_muxOut[3]~5_combout ;
wire \ALU_main|s[3]~7_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2_combout ;
wire \MemoryMUX|data_out[7]~7_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1_combout ;
wire \FwdB_mux|mux3|data_out[7]~14_combout ;
wire \FwdB_mux|mux3|data_out[7]~15_combout ;
wire \ALU_main|y_muxOut[7]~7_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout ;
wire \registerFile|reg0|l6|int_q~0_combout ;
wire \registerFile|reg0|bit6|dff_d2b~1_combout ;
wire \registerFile|reg0|bit6|dff_d1b~0_combout ;
wire \registerFile|reg0|bit6|dff_d2b~0_combout ;
wire \registerFile|reg0|bit6|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit6|data_out~4_combout ;
wire \registerFile|reg2|bit6|dff_d2b~1_combout ;
wire \registerFile|reg2|bit6|dff_d1b~0_combout ;
wire \registerFile|reg2|bit6|dff_d2b~0_combout ;
wire \registerFile|reg2|bit6|o_q~1_combout ;
wire \registerFile|reg3|l6|int_q~0_combout ;
wire \registerFile|reg3|bit6|dff_d2b~0_combout ;
wire \registerFile|reg3|bit6|dff_d2b~1_combout ;
wire \registerFile|reg3|bit6|dff_d1b~0_combout ;
wire \registerFile|reg3|bit6|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit6|data_out~3_combout ;
wire \registerFile|read_data2_mux|bit6|data_out~5_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1_combout ;
wire \FwdB_mux|mux3|data_out[6]~0_combout ;
wire \FwdB_mux|mux3|data_out[6]~1_combout ;
wire \ALU_mux|data_out[6]~5_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1_combout ;
wire \FwdA_mux|mux3|data_out[6]~0_combout ;
wire \FwdA_mux|mux3|data_out[6]~1_combout ;
wire \ALU_main|u6|Ci_1~0_combout ;
wire \ALU_main|u7|Si~combout ;
wire \ALU_main|op_mux0~0_combout ;
wire \ALU_main|y_muxOut[0]~1_combout ;
wire \ALU_main|s[0]~12_combout ;
wire \ALU_main|s[0]~15_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2_combout ;
wire \MemoryMUX|data_out[0]~0_combout ;
wire \registerFile|reg7|l0|int_q~0_combout ;
wire \registerFile|reg7|bit0|dff_d2b~0_combout ;
wire \registerFile|reg7|bit0|dff_d2b~1_combout ;
wire \registerFile|reg7|bit0|dff_d1b~0_combout ;
wire \registerFile|reg7|bit0|o_q~1_combout ;
wire \registerFile|reg6|l0|int_q~0_combout ;
wire \registerFile|reg6|bit0|dff_d2b~0_combout ;
wire \registerFile|reg6|bit0|dff_d2b~1_combout ;
wire \registerFile|reg6|bit0|dff_d1b~0_combout ;
wire \registerFile|reg6|bit0|o_q~1_combout ;
wire \registerFile|read_data2_mux|bit0|data_out~6_combout ;
wire \br_control~1_combout ;
wire \br_control~2_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ;
wire \controlUnit|beq_and6|and6_out~0_combout ;
wire \controlUnit|j_and6|and6_out~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit0|data_out~1_combout ;
wire \registerFile|read_data1_mux|bit0|data_out~2_combout ;
wire \registerFile|reg1|bit0|dff_d2b~1_combout ;
wire \registerFile|reg1|bit0|dff_d1b~0_combout ;
wire \registerFile|reg1|bit0|dff_d2b~0_combout ;
wire \registerFile|reg1|bit0|o_q~1_combout ;
wire \registerFile|reg0|l0|int_q~0_combout ;
wire \registerFile|reg0|bit0|dff_d2b~1_combout ;
wire \registerFile|reg0|bit0|dff_d2b~0_combout ;
wire \registerFile|reg0|bit0|o_q~1_combout ;
wire \registerFile|read_data1_mux|bit0|data_out~4_combout ;
wire \registerFile|read_data1_mux|bit0|data_out~5_combout ;
wire \registerFile|read_data2_mux|bit0|data_out~7_combout ;
wire \OutputMUX|bit0|data_out~1_combout ;
wire \OutputMUX|bit0|data_out~2_combout ;
wire \valueSelect[1]~input_o ;
wire \OutputMUX|bit6|i_and_out~0_combout ;
wire \OutputMUX|bit0|data_out~0_combout ;
wire \OutputMUX|bit0|data_out~3_combout ;
wire \OutputMUX|bit1|data_out~2_combout ;
wire \controlUnit|beq_and6|and6_out~combout ;
wire \OutputMUX|bit1|data_out~0_combout ;
wire \OutputMUX|bit1|data_out~1_combout ;
wire \OutputMUX|bit1|data_out~3_combout ;
wire \OutputMUX|bit2|data_out~2_combout ;
wire \OutputMUX|bit2|data_out~1_combout ;
wire \OutputMUX|bit2|data_out~0_combout ;
wire \OutputMUX|bit2|data_out~3_combout ;
wire \OutputMUX|bit3|data_out~0_combout ;
wire \OutputMUX|bit3|data_out~1_combout ;
wire \OutputMUX|bit3|data_out~2_combout ;
wire \OutputMUX|bit3|data_out~3_combout ;
wire \OutputMUX|bit4|data_out~1_combout ;
wire \OutputMUX|bit4|data_out~2_combout ;
wire \OutputMUX|bit4|data_out~0_combout ;
wire \OutputMUX|bit4|data_out~3_combout ;
wire \OutputMUX|bit5|data_out~1_combout ;
wire \OutputMUX|bit5|data_out~2_combout ;
wire \OutputMUX|bit5|data_out~0_combout ;
wire \OutputMUX|bit5|data_out~3_combout ;
wire \OutputMUX|bit6|data_out~2_combout ;
wire \controlUnit|r_type_and6|and6_out~combout ;
wire \OutputMUX|bit6|data_out~0_combout ;
wire \OutputMUX|bit6|data_out~1_combout ;
wire \OutputMUX|bit6|data_out~3_combout ;
wire \OutputMUX|bit7|data_out~0_combout ;
wire \OutputMUX|bit7|data_out~1_combout ;
wire \OutputMUX|bit7|data_out~2_combout ;
wire \InstrSelect[2]~input_o ;
wire \InstrSelect[1]~input_o ;
wire \InstrSelect[0]~input_o ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit0|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit0|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit0|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit0|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit0|o_q~2_combout ;
wire \instr_out_reg|mux4|bit0|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit0|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit0|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit0|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit0|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit0|o_q~2_combout ;
wire \instr_out_reg|mux4|bit0|data_out~1_combout ;
wire \instr_out_reg|mux4|bit0|data_out~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit1|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit1|o_q~2_combout ;
wire \instr_out_reg|mux4|bit1|data_out~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit1|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit1|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit1|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit1|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit1|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit1|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit1|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit1|o_q~1_combout ;
wire \instr_out_reg|mux4|bit1|data_out~1_combout ;
wire \instr_out_reg|mux4|bit1|data_out~2_combout ;
wire \instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit2|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit2|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit2|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit2|o_q~2_combout ;
wire \instr_out_reg|mux4|bit2|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit2|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit2|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit2|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit2|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit2|o_q~2_combout ;
wire \instr_out_reg|mux4|bit2|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit2|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit2|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit2|o_q~1_combout ;
wire \instr_out_reg|mux4|bit2|data_out~2_combout ;
wire \instr_out_reg|instr5_reg|bit3|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit3|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit3|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit3|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit3|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit3|o_q~2_combout ;
wire \instr_out_reg|mux4|bit3|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit3|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit3|o_q~1_combout ;
wire \instr_out_reg|mux4|bit3|data_out~1_combout ;
wire \instr_out_reg|mux4|bit3|data_out~2_combout ;
wire \instr_out_reg|instr5_reg|bit4|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit4|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit4|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit4|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit4|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit4|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit4|o_q~2_combout ;
wire \instr_out_reg|mux4|bit4|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit4|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit4|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit4|o_q~2_combout ;
wire \instr_out_reg|mux4|bit4|data_out~1_combout ;
wire \instr_out_reg|mux4|bit4|data_out~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit5|o_q~2_combout ;
wire \instr_out_reg|mux4|bit5|data_out~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit5|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit5|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit5|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit5|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit5|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit5|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit5|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit5|o_q~1_combout ;
wire \instr_out_reg|mux4|bit5|data_out~1_combout ;
wire \instr_out_reg|mux4|bit5|data_out~2_combout ;
wire \instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit6|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit6|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit6|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit6|o_q~2_combout ;
wire \instr_out_reg|mux4|bit6|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit6|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit6|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit6|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit6|o_q~2_combout ;
wire \instr_out_reg|mux4|bit6|data_out~1_combout ;
wire \instr_out_reg|mux4|bit6|data_out~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit7|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit7|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit7|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit7|o_q~2_combout ;
wire \instr_out_reg|mux4|bit7|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit7|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit7|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit7|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit7|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit7|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit7|o_q~1_combout ;
wire \instr_out_reg|mux4|bit7|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit7|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit7|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit7|o_q~1_combout ;
wire \instr_out_reg|mux4|bit7|data_out~2_combout ;
wire \instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit8|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit8|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit8|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit8|o_q~1_combout ;
wire \instr_out_reg|mux3|bit0|data_out~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit8|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit8|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit8|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit8|o_q~2_combout ;
wire \instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit8|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit8|o_q~2_combout ;
wire \instr_out_reg|mux3|bit0|data_out~0_combout ;
wire \instr_out_reg|mux3|bit0|data_out~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit9|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit9|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit9|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit9|o_q~2_combout ;
wire \instr_out_reg|mux3|bit1|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit9|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit9|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit9|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit9|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit9|o_q~1_combout ;
wire \instr_out_reg|mux3|bit1|data_out~1_combout ;
wire \instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit9|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit9|o_q~1_combout ;
wire \instr_out_reg|mux3|bit1|data_out~2_combout ;
wire \instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit10|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit10|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit10|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit10|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit10|o_q~1_combout ;
wire \instr_out_reg|mux3|bit2|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit10|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit10|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit10|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit10|o_q~2_combout ;
wire \instr_out_reg|mux3|bit2|data_out~0_combout ;
wire \instr_out_reg|mux3|bit2|data_out~2_combout ;
wire \instr_out_reg|instr1_reg|bit11|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit11|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit11|o_q~1_combout ;
wire \instr_out_reg|mux3|bit3|data_out~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout ;
wire \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit11|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit11|o_q~2_combout ;
wire \instr_out_reg|mux3|bit3|data_out~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit11|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit11|o_q~1_combout ;
wire \instr_out_reg|mux3|bit3|data_out~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit12|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit12|o_q~2_combout ;
wire \instr_out_reg|mux3|bit4|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit12|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit12|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit12|o_q~1_combout ;
wire \instr_out_reg|mux3|bit4|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit12|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit12|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit12|o_q~1_combout ;
wire \instr_out_reg|mux3|bit4|data_out~2_combout ;
wire \instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit13|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit13|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit13|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit13|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit13|o_q~1_combout ;
wire \instr_out_reg|mux3|bit5|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit13|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit13|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit13|o_q~2_combout ;
wire \instr_out_reg|mux3|bit5|data_out~0_combout ;
wire \instr_out_reg|instr5_reg|bit13|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit13|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit13|o_q~1_combout ;
wire \instr_out_reg|mux3|bit5|data_out~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit14|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit14|o_q~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit14|o_q~2_combout ;
wire \instr_out_reg|mux3|bit6|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit14|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit14|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit14|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit14|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit14|o_q~1_combout ;
wire \instr_out_reg|mux3|bit6|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit14|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit14|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit14|o_q~1_combout ;
wire \instr_out_reg|mux3|bit6|data_out~2_combout ;
wire \instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit15|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit15|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit15|o_q~2_combout ;
wire \instr_out_reg|mux3|bit7|data_out~1_combout ;
wire \instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit15|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit15|o_q~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit15|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit15|o_q~2_combout ;
wire \instr_out_reg|mux3|bit7|data_out~0_combout ;
wire \instr_out_reg|instr5_reg|bit15|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit15|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit15|o_q~1_combout ;
wire \instr_out_reg|mux3|bit7|data_out~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit16|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit16|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit16|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit16|o_q~2_combout ;
wire \instr_out_reg|mux2|bit0|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit16|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit16|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit16|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit16|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit16|o_q~1_combout ;
wire \instr_out_reg|mux2|bit0|data_out~1_combout ;
wire \instr_out_reg|instr5_reg|bit16|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit16|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit16|o_q~1_combout ;
wire \instr_out_reg|mux2|bit0|data_out~2_combout ;
wire \instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit17|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit17|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit17|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit17|o_q~2_combout ;
wire \instr_out_reg|mux2|bit1|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit17|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit17|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit17|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit17|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit17|o_q~1_combout ;
wire \instr_out_reg|mux2|bit1|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit17|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit17|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit17|o_q~1_combout ;
wire \instr_out_reg|mux2|bit1|data_out~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit18|o_q~2_combout ;
wire \instr_out_reg|mux2|bit2|data_out~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit18|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit18|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit18|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit18|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit18|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit18|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit18|o_q~1_combout ;
wire \instr_out_reg|mux2|bit2|data_out~1_combout ;
wire \instr_out_reg|mux2|bit2|data_out~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit19|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit19|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit19|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit19|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit19|o_q~2_combout ;
wire \instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit19|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit19|o_q~2_combout ;
wire \instr_out_reg|mux2|bit3|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit19|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit19|o_q~2_combout ;
wire \instr_out_reg|mux2|bit3|data_out~1_combout ;
wire \instr_out_reg|mux2|bit3|data_out~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit20|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit20|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit20|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit20|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit20|o_q~2_combout ;
wire \instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit20|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit20|o_q~2_combout ;
wire \instr_out_reg|mux2|bit4|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit20|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit20|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit20|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit20|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit20|o_q~2_combout ;
wire \instr_out_reg|mux2|bit4|data_out~1_combout ;
wire \instr_out_reg|mux2|bit4|data_out~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit21|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit21|o_q~2_combout ;
wire \instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit21|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit21|o_q~2_combout ;
wire \instr_out_reg|mux2|bit5|data_out~0_combout ;
wire \instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit21|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit21|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit21|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit21|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit21|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit21|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit21|o_q~2_combout ;
wire \instr_out_reg|mux2|bit5|data_out~1_combout ;
wire \instr_out_reg|mux2|bit5|data_out~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit22|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit22|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit22|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit22|o_q~2_combout ;
wire \instr_out_reg|mux2|bit6|data_out~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit22|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit22|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit22|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit22|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit22|o_q~2_combout ;
wire \instr_out_reg|mux2|bit6|data_out~1_combout ;
wire \instr_out_reg|mux2|bit6|data_out~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit23|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit23|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit23|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit23|o_q~2_combout ;
wire \instr_out_reg|mux2|bit7|data_out~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit23|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit23|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit23|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit23|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit23|o_q~2_combout ;
wire \instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit23|o_q~1_combout ;
wire \instr_out_reg|mux2|bit7|data_out~1_combout ;
wire \instr_out_reg|mux2|bit7|data_out~2_combout ;
wire \instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit24|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit24|o_q~2_combout ;
wire \instr_out_reg|mux1|bit0|data_out~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit24|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit24|o_q~2_combout ;
wire \instr_out_reg|mux1|bit0|data_out~0_combout ;
wire \instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit24|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit24|o_q~1_combout ;
wire \instr_out_reg|mux1|bit0|data_out~2_combout ;
wire \instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit25|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit25|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit25|o_q~2_combout ;
wire \instr_out_reg|mux1|bit1|data_out~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit25|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit25|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit25|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit25|o_q~2_combout ;
wire \instr_out_reg|mux1|bit1|data_out~0_combout ;
wire \instr_out_reg|mux1|bit1|data_out~2_combout ;
wire \instr_out_reg|instr2_reg|bit26|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit26|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit26|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit26|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit26|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit26|o_q~1_combout ;
wire \instr_out_reg|mux1|bit2|data_out~1_combout ;
wire \instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit26|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit26|o_q~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit26|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit26|o_q~2_combout ;
wire \instr_out_reg|mux1|bit2|data_out~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit26|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit26|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit26|o_q~1_combout ;
wire \instr_out_reg|mux1|bit2|data_out~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit27|o_q~2_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit27|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit27|o_q~2_combout ;
wire \instr_out_reg|mux1|bit3|data_out~0_combout ;
wire \instr_out_reg|instr1_reg|bit27|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit27|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit27|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit27|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit27|o_q~1_combout ;
wire \instr_out_reg|mux1|bit3|data_out~1_combout ;
wire \instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit27|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit27|o_q~1_combout ;
wire \instr_out_reg|mux1|bit3|data_out~2_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit28|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit28|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit28|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit28|o_q~2_combout ;
wire \instr_out_reg|mux1|bit4|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit28|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit28|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit28|o_q~1_combout ;
wire \instr_out_reg|mux1|bit4|data_out~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit28|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit28|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit28|o_q~1_combout ;
wire \instr_out_reg|mux1|bit4|data_out~2_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2_combout ;
wire \instr_out_reg|instr5_reg|bit29|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit29|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit29|o_q~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit29|o_q~1_combout ;
wire \instr_out_reg|instr3_reg|bit29|o_q~2_combout ;
wire \instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit29|o_q~2_combout ;
wire \instr_out_reg|mux1|bit5|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit29|dff_d2b~5_combout ;
wire \instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit29|dff_d2~0_combout ;
wire \instr_out_reg|instr2_reg|bit29|o_q~1_combout ;
wire \instr_out_reg|mux1|bit5|data_out~1_combout ;
wire \instr_out_reg|mux1|bit5|data_out~2_combout ;
wire \instr_out_reg|instr1_reg|bit30|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit30|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit30|o_q~1_combout ;
wire \instr_out_reg|instr2_reg|bit30|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit30|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit30|o_q~1_combout ;
wire \instr_out_reg|mux1|bit6|data_out~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ;
wire \instr_out_reg|instr4_reg|bit30|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit30|o_q~2_combout ;
wire \instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit30|o_q~2_combout ;
wire \instr_out_reg|mux1|bit6|data_out~0_combout ;
wire \instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit30|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit30|o_q~1_combout ;
wire \instr_out_reg|mux1|bit6|data_out~2_combout ;
wire \instr_out_reg|instr5_reg|bit31|dff_d2b~0_combout ;
wire \instr_out_reg|instr5_reg|bit31|dff_d2b~1_combout ;
wire \instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout ;
wire \instr_out_reg|instr5_reg|bit31|o_q~1_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout ;
wire \instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout ;
wire \instr_out_reg|instr3_reg|bit31|o_q~2_combout ;
wire \instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ;
wire \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout ;
wire \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout ;
wire \instr_out_reg|instr4_reg|bit31|o_q~1_combout ;
wire \instr_out_reg|instr4_reg|bit31|o_q~2_combout ;
wire \instr_out_reg|mux1|bit7|data_out~0_combout ;
wire \instr_out_reg|instr2_reg|bit31|dff_d2b~0_combout ;
wire \instr_out_reg|instr2_reg|bit31|dff_d2b~1_combout ;
wire \instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout ;
wire \instr_out_reg|instr2_reg|bit31|o_q~1_combout ;
wire \instr_out_reg|instr1_reg|bit31|dff_d2b~0_combout ;
wire \instr_out_reg|instr1_reg|bit31|dff_d2b~1_combout ;
wire \instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout ;
wire \instr_out_reg|instr1_reg|bit31|o_q~1_combout ;
wire \instr_out_reg|mux1|bit7|data_out~1_combout ;
wire \instr_out_reg|mux1|bit7|data_out~2_combout ;
wire \FwdB_mux|mux3|data_out[1]~13_combout ;
wire \ALU_main|y_muxOut[1]~2_combout ;
wire \ALU_main|u0|CarryOut3~combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1_combout ;
wire \FwdA_mux|mux3|data_out[1]~12_combout ;
wire \FwdA_mux|mux3|data_out[1]~13_combout ;
wire \ALU_main|u1|Si~combout ;
wire \ALU_main|s[1]~10_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1_combout ;
wire \FwdA_mux|mux3|data_out[2]~8_combout ;
wire \FwdA_mux|mux3|data_out[2]~9_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0_combout ;
wire \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1_combout ;
wire \FwdB_mux|mux3|data_out[2]~8_combout ;
wire \FwdB_mux|mux3|data_out[2]~9_combout ;
wire \ALU_main|y_muxOut[2]~6_combout ;
wire \ALU_main|s[2]~8_combout ;
wire \ALU_main|s[2]~9_combout ;
wire \ALU_main|i_z~1_combout ;
wire \ALU_main|y_muxOut[6]~0_combout ;
wire \ALU_main|s[6]~0_combout ;
wire \ALU_main|s[6]~1_combout ;
wire \ALU_main|i_z~0_combout ;
wire \ALU_main|s[7]~17_combout ;
wire \ALU_main|i_z~2_combout ;
wire \controlUnit|RegWrite~combout ;
wire [7:0] \ALU_main|op_mux2 ;
wire [7:0] \instr_out_reg|mux1|bit7|i_and_out ;
wire [7:0] \instr_out_reg|mux1|bit6|i_and_out ;
wire [7:0] \instr_out_reg|mux1|bit5|i_and_out ;
wire [7:0] \instr_out_reg|mux1|bit4|i_and_out ;
wire [7:0] \instr_out_reg|mux1|bit3|i_and_out ;
wire [7:0] \instr_out_reg|mux1|bit2|i_and_out ;
wire [7:0] \instr_out_reg|mux1|bit1|i_and_out ;
wire [7:0] \instr_out_reg|mux1|bit0|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit7|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit6|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit5|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit4|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit3|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit2|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit1|i_and_out ;
wire [7:0] \instr_out_reg|mux2|bit0|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit7|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit6|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit5|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit4|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit3|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit2|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit1|i_and_out ;
wire [7:0] \instr_out_reg|mux3|bit0|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit7|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit6|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit5|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit4|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit3|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit2|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit1|i_and_out ;
wire [7:0] \instr_out_reg|mux4|bit0|i_and_out ;
wire [31:0] \ROM|altsyncram_component|auto_generated|q_a ;
wire [3:0] \ALUControl|ALU_cont ;
wire [1:0] \fwdUnit|Fwd_B ;
wire [1:0] \fwdUnit|Fwd_A ;
wire [7:0] \RAM|altsyncram_component|auto_generated|q_a ;

wire [17:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ROM|altsyncram_component|auto_generated|q_a [0] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [1] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROM|altsyncram_component|auto_generated|q_a [2] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROM|altsyncram_component|auto_generated|q_a [3] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROM|altsyncram_component|auto_generated|q_a [4] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROM|altsyncram_component|auto_generated|q_a [5] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROM|altsyncram_component|auto_generated|q_a [6] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROM|altsyncram_component|auto_generated|q_a [7] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ROM|altsyncram_component|auto_generated|q_a [8] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ROM|altsyncram_component|auto_generated|q_a [9] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ROM|altsyncram_component|auto_generated|q_a [10] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ROM|altsyncram_component|auto_generated|q_a [11] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ROM|altsyncram_component|auto_generated|q_a [12] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ROM|altsyncram_component|auto_generated|q_a [13] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ROM|altsyncram_component|auto_generated|q_a [14] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ROM|altsyncram_component|auto_generated|q_a [15] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \ROM|altsyncram_component|auto_generated|q_a [16] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \ROM|altsyncram_component|auto_generated|q_a [17] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \ROM|altsyncram_component|auto_generated|q_a [18] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \ROM|altsyncram_component|auto_generated|q_a [19] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \ROM|altsyncram_component|auto_generated|q_a [20] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \ROM|altsyncram_component|auto_generated|q_a [21] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \ROM|altsyncram_component|auto_generated|q_a [22] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \ROM|altsyncram_component|auto_generated|q_a [23] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \ROM|altsyncram_component|auto_generated|q_a [24] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \ROM|altsyncram_component|auto_generated|q_a [25] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \ROM|altsyncram_component|auto_generated|q_a [26] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \ROM|altsyncram_component|auto_generated|q_a [27] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \ROM|altsyncram_component|auto_generated|q_a [28] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \ROM|altsyncram_component|auto_generated|q_a [29] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \ROM|altsyncram_component|auto_generated|q_a [30] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \ROM|altsyncram_component|auto_generated|q_a [31] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: M9K_X40_Y11_N0
cycloneiv_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\PC_register|bit7|o_q~1_combout ,\PC_register|bit6|o_q~1_combout ,\PC_register|bit5|o_q~1_combout ,\PC_register|bit4|o_q~1_combout ,\PC_register|bit3|o_q~1_combout ,\PC_register|bit2|o_q~1_combout ,\PC_register|bit1|o_q~1_combout ,\PC_register|bit0|o_q~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instr_mem2.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "instr_mem:ROM|altsyncram:altsyncram_component|altsyncram_7p91:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000B00000000000000000000000000008C03000400000000000000000000000000008C0200030000000000000000000000000000AC0100040000000000000000000000000000004308020000000000000000000000000000AC04000100000000000000000000000000000023080100000000000000000000000000000043080600000000000000000000000000008C03000000000000000000000000000000008C020001;
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit0|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit0|data_out~3_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg0|bit0|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg1|bit0|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\registerFile|reg1|bit0|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datad(\registerFile|reg0|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit0|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit0|data_out~3 .lut_mask = 16'h02A2;
defparam \registerFile|read_data2_mux|bit0|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit0|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit0|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg6|bit0|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg7|bit0|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datac(\registerFile|reg7|bit0|o_q~1_combout ),
	.datad(\registerFile|reg6|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit0|data_out~0 .lut_mask = 16'h0123;
defparam \registerFile|read_data1_mux|bit0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit0|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit0|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg2|bit0|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg3|bit0|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\registerFile|reg2|bit0|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datad(\registerFile|reg3|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit0|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit0|data_out~3 .lut_mask = 16'h1015;
defparam \registerFile|read_data1_mux|bit0|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N16
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit1|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit1|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg4|bit1|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg5|bit1|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\registerFile|reg4|bit1|o_q~1_combout ),
	.datad(\registerFile|reg5|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit1|data_out~1 .lut_mask = 16'h082A;
defparam \registerFile|read_data1_mux|bit1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit1|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit1|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg0|bit1|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg1|bit1|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datac(\registerFile|reg1|bit1|o_q~1_combout ),
	.datad(\registerFile|reg0|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit1|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit1|data_out~4 .lut_mask = 16'h048C;
defparam \registerFile|read_data1_mux|bit1|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit1|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit1|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg2|bit1|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg3|bit1|o_q~1_combout )))))

	.dataa(\registerFile|reg2|bit1|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg3|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit1|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit1|data_out~3 .lut_mask = 16'h0407;
defparam \registerFile|read_data2_mux|bit1|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit2|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit2|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg0|bit2|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg1|bit2|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\registerFile|reg0|bit2|o_q~1_combout ),
	.datac(\registerFile|reg1|bit2|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit2|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit2|data_out~4 .lut_mask = 16'h2700;
defparam \registerFile|read_data2_mux|bit2|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit3|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit3|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg0|bit3|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg1|bit3|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\registerFile|reg0|bit3|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg1|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit3|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit3|data_out~4 .lut_mask = 16'h2070;
defparam \registerFile|read_data2_mux|bit3|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit3|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit3|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg0|bit3|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg1|bit3|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\registerFile|reg0|bit3|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg1|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit3|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit3|data_out~4 .lut_mask = 16'h2070;
defparam \registerFile|read_data1_mux|bit3|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit4|data_out~1 (
// Equation(s):
// \registerFile|read_data2_mux|bit4|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg4|bit4|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg5|bit4|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit4|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg5|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit4|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit4|data_out~1 .lut_mask = 16'h4070;
defparam \registerFile|read_data2_mux|bit4|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N20
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit4|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit4|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg2|bit4|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg3|bit4|o_q~1_combout )))))

	.dataa(\registerFile|reg2|bit4|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg3|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit4|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit4|data_out~3 .lut_mask = 16'h0407;
defparam \registerFile|read_data2_mux|bit4|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit4|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit4|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg6|bit4|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg7|bit4|o_q~1_combout ))))

	.dataa(\registerFile|reg7|bit4|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg6|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit4|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit4|data_out~0 .lut_mask = 16'h010D;
defparam \registerFile|read_data1_mux|bit4|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N6
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit4|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit4|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg0|bit4|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg1|bit4|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\registerFile|reg0|bit4|o_q~1_combout ),
	.datad(\registerFile|reg1|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit4|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit4|data_out~4 .lut_mask = 16'h082A;
defparam \registerFile|read_data1_mux|bit4|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit5|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit5|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg2|bit5|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg3|bit5|o_q~1_combout ))))

	.dataa(\registerFile|reg3|bit5|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg2|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit5|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit5|data_out~3 .lut_mask = 16'h010D;
defparam \registerFile|read_data2_mux|bit5|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit5|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit5|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg6|bit5|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg7|bit5|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\registerFile|reg7|bit5|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datad(\registerFile|reg6|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit5|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit5|data_out~0 .lut_mask = 16'h0151;
defparam \registerFile|read_data1_mux|bit5|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit5|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit5|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg4|bit5|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg5|bit5|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit5|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datad(\registerFile|reg5|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit5|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit5|data_out~1 .lut_mask = 16'h404C;
defparam \registerFile|read_data1_mux|bit5|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit5|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit5|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit5|data_out~1_combout ) # (\registerFile|read_data1_mux|bit5|data_out~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datac(\registerFile|read_data1_mux|bit5|data_out~1_combout ),
	.datad(\registerFile|read_data1_mux|bit5|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit5|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit5|data_out~2 .lut_mask = 16'h3330;
defparam \registerFile|read_data1_mux|bit5|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit6|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit6|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg2|bit6|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg3|bit6|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\registerFile|reg3|bit6|o_q~1_combout ),
	.datad(\registerFile|reg2|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit6|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit6|data_out~3 .lut_mask = 16'h0145;
defparam \registerFile|read_data1_mux|bit6|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N24
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit6|data_out~0 (
// Equation(s):
// \registerFile|read_data2_mux|bit6|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg6|bit6|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg7|bit6|o_q~1_combout )))))

	.dataa(\registerFile|reg6|bit6|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg7|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit6|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit6|data_out~0 .lut_mask = 16'h0407;
defparam \registerFile|read_data2_mux|bit6|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N2
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit6|data_out~1 (
// Equation(s):
// \registerFile|read_data2_mux|bit6|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg4|bit6|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg5|bit6|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit6|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg5|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit6|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit6|data_out~1 .lut_mask = 16'h4070;
defparam \registerFile|read_data2_mux|bit6|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N0
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit6|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit6|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit6|data_out~1_combout ) # (\registerFile|read_data2_mux|bit6|data_out~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|read_data2_mux|bit6|data_out~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit6|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit6|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit6|data_out~2 .lut_mask = 16'h0F0C;
defparam \registerFile|read_data2_mux|bit6|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit7|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit7|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg0|bit7|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg1|bit7|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\registerFile|reg0|bit7|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg1|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit7|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit7|data_out~4 .lut_mask = 16'h2070;
defparam \registerFile|read_data1_mux|bit7|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneiv_lcell_comb \fwdUnit|Comparator_1|o_EQ~0 (
// Equation(s):
// \fwdUnit|Comparator_1|o_EQ~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout  $ (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout  $ 
// (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_1|o_EQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_1|o_EQ~0 .lut_mask = 16'h7BDE;
defparam \fwdUnit|Comparator_1|o_EQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N20
cycloneiv_lcell_comb \fwdUnit|Comparator_1|o_EQ~1 (
// Equation(s):
// \fwdUnit|Comparator_1|o_EQ~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout  $ (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )) # 
// (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ))) # (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout  $ 
// (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_1|o_EQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_1|o_EQ~1 .lut_mask = 16'h6FF6;
defparam \fwdUnit|Comparator_1|o_EQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N26
cycloneiv_lcell_comb \fwdUnit|Comparator_1|o_EQ~2 (
// Equation(s):
// \fwdUnit|Comparator_1|o_EQ~2_combout  = (\fwdUnit|Comparator_1|o_EQ~1_combout ) # ((\fwdUnit|Comparator_1|o_EQ~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout  $ (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout ),
	.datab(\fwdUnit|Comparator_1|o_EQ~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datad(\fwdUnit|Comparator_1|o_EQ~0_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_1|o_EQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_1|o_EQ~2 .lut_mask = 16'hFFDE;
defparam \fwdUnit|Comparator_1|o_EQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N22
cycloneiv_lcell_comb \fwdUnit|Fwd_A[1]~0 (
// Equation(s):
// \fwdUnit|Fwd_A[1]~0_combout  = ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ) # ((!\fwdUnit|i_FwdA~0_combout  & \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ))) # (!\fwdUnit|Comparator_1|o_EQ~2_combout )

	.dataa(\fwdUnit|Comparator_1|o_EQ~2_combout ),
	.datab(\fwdUnit|i_FwdA~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_A[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_A[1]~0 .lut_mask = 16'hF7F5;
defparam \fwdUnit|Fwd_A[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneiv_lcell_comb \fwdUnit|Fwd_B[1]~0 (
// Equation(s):
// \fwdUnit|Fwd_B[1]~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout  $ (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout )) # (!\fwdUnit|i_FwdB~0_combout ))) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout  $ ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ),
	.datad(\fwdUnit|i_FwdB~0_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_B[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_B[1]~0 .lut_mask = 16'h3CBE;
defparam \fwdUnit|Fwd_B[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N6
cycloneiv_lcell_comb \fwdUnit|Comparator_4|comp2|o_LT~0 (
// Equation(s):
// \fwdUnit|Comparator_4|comp2|o_LT~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & 
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ) # ((!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout  & 
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_4|comp2|o_LT~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_4|comp2|o_LT~0 .lut_mask = 16'h4F04;
defparam \fwdUnit|Comparator_4|comp2|o_LT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N24
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[5]~2 (
// Equation(s):
// \FwdB_mux|mux3|data_out[5]~2_combout  = (\fwdUnit|Fwd_B [0] & ((\MemoryMUX|data_out[5]~5_combout ))) # (!\fwdUnit|Fwd_B [0] & (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1_combout ),
	.datab(\MemoryMUX|data_out[5]~5_combout ),
	.datac(gnd),
	.datad(\fwdUnit|Fwd_B [0]),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[5]~2 .lut_mask = 16'hCC55;
defparam \FwdB_mux|mux3|data_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N8
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[5]~3 (
// Equation(s):
// \FwdB_mux|mux3|data_out[5]~3_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[5]~2_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.datab(gnd),
	.datac(\fwdUnit|Fwd_B[1]~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[5]~2_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[5]~3 .lut_mask = 16'hFA0A;
defparam \FwdB_mux|mux3|data_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N8
cycloneiv_lcell_comb \ALU_mux|data_out[5]~0 (
// Equation(s):
// \ALU_mux|data_out[5]~0_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[5]~3_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ),
	.datad(\FwdB_mux|mux3|data_out[5]~3_combout ),
	.cin(gnd),
	.combout(\ALU_mux|data_out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_mux|data_out[5]~0 .lut_mask = 16'hAF05;
defparam \ALU_mux|data_out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[5]~2 (
// Equation(s):
// \FwdA_mux|mux3|data_out[5]~2_combout  = (\fwdUnit|Fwd_A [0] & (\MemoryMUX|data_out[5]~5_combout )) # (!\fwdUnit|Fwd_A [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1_combout )))

	.dataa(\fwdUnit|Fwd_A [0]),
	.datab(\MemoryMUX|data_out[5]~5_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[5]~2 .lut_mask = 16'h88DD;
defparam \FwdA_mux|mux3|data_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N30
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[5]~3 (
// Equation(s):
// \FwdA_mux|mux3|data_out[5]~3_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[5]~2_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_A[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.datad(\FwdA_mux|mux3|data_out[5]~2_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[5]~3 .lut_mask = 16'hFA50;
defparam \FwdA_mux|mux3|data_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N30
cycloneiv_lcell_comb \ALU_mux|data_out[4]~1 (
// Equation(s):
// \ALU_mux|data_out[4]~1_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[4]~5_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout ),
	.datad(\FwdB_mux|mux3|data_out[4]~5_combout ),
	.cin(gnd),
	.combout(\ALU_mux|data_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_mux|data_out[4]~1 .lut_mask = 16'hAF05;
defparam \ALU_mux|data_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N2
cycloneiv_lcell_comb \ALU_mux|data_out[3]~2 (
// Equation(s):
// \ALU_mux|data_out[3]~2_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[3]~7_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.datad(\FwdB_mux|mux3|data_out[3]~7_combout ),
	.cin(gnd),
	.combout(\ALU_mux|data_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_mux|data_out[3]~2 .lut_mask = 16'hAF05;
defparam \ALU_mux|data_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N0
cycloneiv_lcell_comb \ALU_mux|data_out[2]~3 (
// Equation(s):
// \ALU_mux|data_out[2]~3_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[2]~9_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.datac(gnd),
	.datad(\FwdB_mux|mux3|data_out[2]~9_combout ),
	.cin(gnd),
	.combout(\ALU_mux|data_out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_mux|data_out[2]~3 .lut_mask = 16'hBB11;
defparam \ALU_mux|data_out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N26
cycloneiv_lcell_comb \ALU_main|u1|Ci_1~0 (
// Equation(s):
// \ALU_main|u1|Ci_1~0_combout  = (\ALU_main|y_muxOut[1]~2_combout  & ((\ALU_main|u0|CarryOut2~combout ) # ((\ALU_main|u0|CarryOut3~combout ) # (\FwdA_mux|mux3|data_out[1]~13_combout )))) # (!\ALU_main|y_muxOut[1]~2_combout  & 
// (\FwdA_mux|mux3|data_out[1]~13_combout  & ((\ALU_main|u0|CarryOut2~combout ) # (\ALU_main|u0|CarryOut3~combout ))))

	.dataa(\ALU_main|u0|CarryOut2~combout ),
	.datab(\ALU_main|y_muxOut[1]~2_combout ),
	.datac(\ALU_main|u0|CarryOut3~combout ),
	.datad(\FwdA_mux|mux3|data_out[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU_main|u1|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u1|Ci_1~0 .lut_mask = 16'hFEC8;
defparam \ALU_main|u1|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N4
cycloneiv_lcell_comb \ALU_main|u2|Ci_1~0 (
// Equation(s):
// \ALU_main|u2|Ci_1~0_combout  = (\ALU_main|u1|Ci_1~0_combout  & ((\FwdA_mux|mux3|data_out[2]~9_combout ) # (\ALU_mux|data_out[2]~3_combout  $ (\ALUControl|ALU_cont [2])))) # (!\ALU_main|u1|Ci_1~0_combout  & (\FwdA_mux|mux3|data_out[2]~9_combout  & 
// (\ALU_mux|data_out[2]~3_combout  $ (\ALUControl|ALU_cont [2]))))

	.dataa(\ALU_main|u1|Ci_1~0_combout ),
	.datab(\ALU_mux|data_out[2]~3_combout ),
	.datac(\FwdA_mux|mux3|data_out[2]~9_combout ),
	.datad(\ALUControl|ALU_cont [2]),
	.cin(gnd),
	.combout(\ALU_main|u2|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u2|Ci_1~0 .lut_mask = 16'hB2E8;
defparam \ALU_main|u2|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N20
cycloneiv_lcell_comb \ALU_main|u3|Ci_1~0 (
// Equation(s):
// \ALU_main|u3|Ci_1~0_combout  = (\ALU_main|u2|Ci_1~0_combout  & ((\FwdA_mux|mux3|data_out[3]~7_combout ) # (\ALUControl|ALU_cont [2] $ (\ALU_mux|data_out[3]~2_combout )))) # (!\ALU_main|u2|Ci_1~0_combout  & (\FwdA_mux|mux3|data_out[3]~7_combout  & 
// (\ALUControl|ALU_cont [2] $ (\ALU_mux|data_out[3]~2_combout ))))

	.dataa(\ALU_main|u2|Ci_1~0_combout ),
	.datab(\ALUControl|ALU_cont [2]),
	.datac(\FwdA_mux|mux3|data_out[3]~7_combout ),
	.datad(\ALU_mux|data_out[3]~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|u3|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u3|Ci_1~0 .lut_mask = 16'hB2E8;
defparam \ALU_main|u3|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N22
cycloneiv_lcell_comb \ALU_main|u4|Ci_1~0 (
// Equation(s):
// \ALU_main|u4|Ci_1~0_combout  = (\FwdA_mux|mux3|data_out[4]~5_combout  & ((\ALU_main|u3|Ci_1~0_combout ) # (\ALU_mux|data_out[4]~1_combout  $ (\ALUControl|ALU_cont [2])))) # (!\FwdA_mux|mux3|data_out[4]~5_combout  & (\ALU_main|u3|Ci_1~0_combout  & 
// (\ALU_mux|data_out[4]~1_combout  $ (\ALUControl|ALU_cont [2]))))

	.dataa(\ALU_mux|data_out[4]~1_combout ),
	.datab(\FwdA_mux|mux3|data_out[4]~5_combout ),
	.datac(\ALUControl|ALU_cont [2]),
	.datad(\ALU_main|u3|Ci_1~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|u4|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u4|Ci_1~0 .lut_mask = 16'hDE48;
defparam \ALU_main|u4|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N12
cycloneiv_lcell_comb \ALU_main|u5|Ci_1~0 (
// Equation(s):
// \ALU_main|u5|Ci_1~0_combout  = (\FwdA_mux|mux3|data_out[5]~3_combout  & ((\ALU_main|u4|Ci_1~0_combout ) # (\ALUControl|ALU_cont [2] $ (\ALU_mux|data_out[5]~0_combout )))) # (!\FwdA_mux|mux3|data_out[5]~3_combout  & (\ALU_main|u4|Ci_1~0_combout  & 
// (\ALUControl|ALU_cont [2] $ (\ALU_mux|data_out[5]~0_combout ))))

	.dataa(\FwdA_mux|mux3|data_out[5]~3_combout ),
	.datab(\ALUControl|ALU_cont [2]),
	.datac(\ALU_mux|data_out[5]~0_combout ),
	.datad(\ALU_main|u4|Ci_1~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|u5|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u5|Ci_1~0 .lut_mask = 16'hBE28;
defparam \ALU_main|u5|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N6
cycloneiv_lcell_comb \ALU_main|op_mux2[6] (
// Equation(s):
// \ALU_main|op_mux2 [6] = (!\ALU_main|op_mux2~0_combout  & (\ALU_main|u5|Ci_1~0_combout  $ (\FwdA_mux|mux3|data_out[6]~1_combout  $ (\ALU_main|y_muxOut[6]~0_combout ))))

	.dataa(\ALU_main|u5|Ci_1~0_combout ),
	.datab(\FwdA_mux|mux3|data_out[6]~1_combout ),
	.datac(\ALU_main|y_muxOut[6]~0_combout ),
	.datad(\ALU_main|op_mux2~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux2 [6]),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux2[6] .lut_mask = 16'h0096;
defparam \ALU_main|op_mux2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneiv_lcell_comb \ALU_main|y_muxOut[5]~3 (
// Equation(s):
// \ALU_main|y_muxOut[5]~3_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[5]~3_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\ALUControl|ALU_cont [2]),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ),
	.datad(\FwdB_mux|mux3|data_out[5]~3_combout ),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[5]~3 .lut_mask = 16'h63C9;
defparam \ALU_main|y_muxOut[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N26
cycloneiv_lcell_comb \ALU_main|op_mux2[5] (
// Equation(s):
// \ALU_main|op_mux2 [5] = (!\ALU_main|op_mux2~0_combout  & (\ALU_main|y_muxOut[5]~3_combout  $ (\FwdA_mux|mux3|data_out[5]~3_combout  $ (\ALU_main|u4|Ci_1~0_combout ))))

	.dataa(\ALU_main|op_mux2~0_combout ),
	.datab(\ALU_main|y_muxOut[5]~3_combout ),
	.datac(\FwdA_mux|mux3|data_out[5]~3_combout ),
	.datad(\ALU_main|u4|Ci_1~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux2 [5]),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux2[5] .lut_mask = 16'h4114;
defparam \ALU_main|op_mux2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
cycloneiv_lcell_comb \ALU_main|s[5]~2 (
// Equation(s):
// \ALU_main|s[5]~2_combout  = (\ALU_main|y_muxOut[5]~3_combout  & (((\FwdA_mux|mux3|data_out[5]~3_combout  & !\ALU_main|op_mux0~0_combout )) # (!\ALU_main|op_mux1~0_combout )))

	.dataa(\FwdA_mux|mux3|data_out[5]~3_combout ),
	.datab(\ALU_main|op_mux1~0_combout ),
	.datac(\ALU_main|y_muxOut[5]~3_combout ),
	.datad(\ALU_main|op_mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[5]~2 .lut_mask = 16'h30B0;
defparam \ALU_main|s[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneiv_lcell_comb \ALU_main|s[5]~3 (
// Equation(s):
// \ALU_main|s[5]~3_combout  = (\ALU_main|op_mux2 [5]) # ((\ALU_main|s[5]~2_combout ) # ((!\ALU_main|op_mux1~0_combout  & \FwdA_mux|mux3|data_out[5]~3_combout )))

	.dataa(\ALU_main|op_mux2 [5]),
	.datab(\ALU_main|op_mux1~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[5]~3_combout ),
	.datad(\ALU_main|s[5]~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[5]~3 .lut_mask = 16'hFFBA;
defparam \ALU_main|s[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N6
cycloneiv_lcell_comb \ALU_main|op_mux2[4] (
// Equation(s):
// \ALU_main|op_mux2 [4] = (!\ALU_main|op_mux2~0_combout  & (\ALU_main|u3|Ci_1~0_combout  $ (\FwdA_mux|mux3|data_out[4]~5_combout  $ (\ALU_main|y_muxOut[4]~4_combout ))))

	.dataa(\ALU_main|op_mux2~0_combout ),
	.datab(\ALU_main|u3|Ci_1~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[4]~5_combout ),
	.datad(\ALU_main|y_muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux2 [4]),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux2[4] .lut_mask = 16'h4114;
defparam \ALU_main|op_mux2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N12
cycloneiv_lcell_comb \ALU_main|s[3]~6 (
// Equation(s):
// \ALU_main|s[3]~6_combout  = (\ALU_main|y_muxOut[3]~5_combout  & (((!\ALU_main|op_mux0~0_combout  & \FwdA_mux|mux3|data_out[3]~7_combout )) # (!\ALU_main|op_mux1~0_combout )))

	.dataa(\ALU_main|op_mux0~0_combout ),
	.datab(\ALU_main|op_mux1~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[3]~7_combout ),
	.datad(\ALU_main|y_muxOut[3]~5_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[3]~6 .lut_mask = 16'h7300;
defparam \ALU_main|s[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N22
cycloneiv_lcell_comb \ALU_main|s[1]~11 (
// Equation(s):
// \ALU_main|s[1]~11_combout  = ((!\ALU_main|op_mux0~0_combout  & \FwdA_mux|mux3|data_out[1]~13_combout )) # (!\ALU_main|op_mux1~0_combout )

	.dataa(gnd),
	.datab(\ALU_main|op_mux0~0_combout ),
	.datac(\ALU_main|op_mux1~0_combout ),
	.datad(\FwdA_mux|mux3|data_out[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[1]~11 .lut_mask = 16'h3F0F;
defparam \ALU_main|s[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N28
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[7]~14 (
// Equation(s):
// \FwdA_mux|mux3|data_out[7]~14_combout  = (\fwdUnit|Fwd_A [0] & (\MemoryMUX|data_out[7]~7_combout )) # (!\fwdUnit|Fwd_A [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1_combout )))

	.dataa(\fwdUnit|Fwd_A [0]),
	.datab(gnd),
	.datac(\MemoryMUX|data_out[7]~7_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[7]~14 .lut_mask = 16'hA0F5;
defparam \FwdA_mux|mux3|data_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N14
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[7]~15 (
// Equation(s):
// \FwdA_mux|mux3|data_out[7]~15_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[7]~14_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_A[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.datad(\FwdA_mux|mux3|data_out[7]~14_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[7]~15 .lut_mask = 16'hFA50;
defparam \FwdA_mux|mux3|data_out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N22
cycloneiv_lcell_comb \ALU_main|s[0]~14 (
// Equation(s):
// \ALU_main|s[0]~14_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout  & (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout  & ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[0]~14 .lut_mask = 16'h1500;
defparam \ALU_main|s[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N2
cycloneiv_lcell_comb \ALU_main|s[7]~16 (
// Equation(s):
// \ALU_main|s[7]~16_combout  = (\FwdA_mux|mux3|data_out[7]~15_combout  & (((\ALU_main|y_muxOut[7]~7_combout  & !\ALU_main|op_mux0~0_combout )) # (!\ALU_main|op_mux1~0_combout ))) # (!\FwdA_mux|mux3|data_out[7]~15_combout  & (!\ALU_main|op_mux1~0_combout  & 
// (\ALU_main|y_muxOut[7]~7_combout )))

	.dataa(\FwdA_mux|mux3|data_out[7]~15_combout ),
	.datab(\ALU_main|op_mux1~0_combout ),
	.datac(\ALU_main|y_muxOut[7]~7_combout ),
	.datad(\ALU_main|op_mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[7]~16 .lut_mask = 16'h32B2;
defparam \ALU_main|s[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N20
cycloneiv_lcell_comb \Comparator_rs_rt|comp5|o_LT~0 (
// Equation(s):
// \Comparator_rs_rt|comp5|o_LT~0_combout  = (\registerFile|read_data2_mux|bit6|data_out~5_combout  & (((!\registerFile|read_data1_mux|bit5|data_out~5_combout  & \registerFile|read_data2_mux|bit5|data_out~5_combout )) # 
// (!\registerFile|read_data1_mux|bit6|data_out~5_combout ))) # (!\registerFile|read_data2_mux|bit6|data_out~5_combout  & (!\registerFile|read_data1_mux|bit5|data_out~5_combout  & (\registerFile|read_data2_mux|bit5|data_out~5_combout  & 
// !\registerFile|read_data1_mux|bit6|data_out~5_combout )))

	.dataa(\registerFile|read_data2_mux|bit6|data_out~5_combout ),
	.datab(\registerFile|read_data1_mux|bit5|data_out~5_combout ),
	.datac(\registerFile|read_data2_mux|bit5|data_out~5_combout ),
	.datad(\registerFile|read_data1_mux|bit6|data_out~5_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp5|o_LT~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp5|o_LT~0 .lut_mask = 16'h20BA;
defparam \Comparator_rs_rt|comp5|o_LT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N30
cycloneiv_lcell_comb \Comparator_rs_rt|comp5|o_LT~1 (
// Equation(s):
// \Comparator_rs_rt|comp5|o_LT~1_combout  = (\registerFile|read_data2_mux|bit7|data_out~5_combout  & ((\Comparator_rs_rt|comp5|o_LT~0_combout ) # (!\registerFile|read_data1_mux|bit7|data_out~5_combout ))) # 
// (!\registerFile|read_data2_mux|bit7|data_out~5_combout  & (!\registerFile|read_data1_mux|bit7|data_out~5_combout  & \Comparator_rs_rt|comp5|o_LT~0_combout ))

	.dataa(gnd),
	.datab(\registerFile|read_data2_mux|bit7|data_out~5_combout ),
	.datac(\registerFile|read_data1_mux|bit7|data_out~5_combout ),
	.datad(\Comparator_rs_rt|comp5|o_LT~0_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp5|o_LT~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp5|o_LT~1 .lut_mask = 16'hCF0C;
defparam \Comparator_rs_rt|comp5|o_LT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N6
cycloneiv_lcell_comb \Comparator_rs_rt|comp2|o_GT~0 (
// Equation(s):
// \Comparator_rs_rt|comp2|o_GT~0_combout  = (\registerFile|read_data2_mux|bit3|data_out~5_combout  & (\registerFile|read_data1_mux|bit2|data_out~5_combout  & (\registerFile|read_data1_mux|bit3|data_out~5_combout  & 
// !\registerFile|read_data2_mux|bit2|data_out~5_combout ))) # (!\registerFile|read_data2_mux|bit3|data_out~5_combout  & ((\registerFile|read_data1_mux|bit3|data_out~5_combout ) # ((\registerFile|read_data1_mux|bit2|data_out~5_combout  & 
// !\registerFile|read_data2_mux|bit2|data_out~5_combout ))))

	.dataa(\registerFile|read_data2_mux|bit3|data_out~5_combout ),
	.datab(\registerFile|read_data1_mux|bit2|data_out~5_combout ),
	.datac(\registerFile|read_data1_mux|bit3|data_out~5_combout ),
	.datad(\registerFile|read_data2_mux|bit2|data_out~5_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp2|o_GT~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp2|o_GT~0 .lut_mask = 16'h50D4;
defparam \Comparator_rs_rt|comp2|o_GT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N0
cycloneiv_lcell_comb \Comparator_rs_rt|comp2|o_GT~1 (
// Equation(s):
// \Comparator_rs_rt|comp2|o_GT~1_combout  = (\registerFile|read_data2_mux|bit4|data_out~5_combout  & (!\registerFile|read_data1_mux|bit4|data_out~5_combout  & \Comparator_rs_rt|comp2|o_GT~0_combout )) # (!\registerFile|read_data2_mux|bit4|data_out~5_combout 
//  & (\registerFile|read_data1_mux|bit4|data_out~5_combout  & !\Comparator_rs_rt|comp2|o_GT~0_combout ))

	.dataa(gnd),
	.datab(\registerFile|read_data2_mux|bit4|data_out~5_combout ),
	.datac(\registerFile|read_data1_mux|bit4|data_out~5_combout ),
	.datad(\Comparator_rs_rt|comp2|o_GT~0_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp2|o_GT~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp2|o_GT~1 .lut_mask = 16'h0C30;
defparam \Comparator_rs_rt|comp2|o_GT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N10
cycloneiv_lcell_comb \Comparator_rs_rt|comp2|o_GT~2 (
// Equation(s):
// \Comparator_rs_rt|comp2|o_GT~2_combout  = (\Comparator_rs_rt|comp5|o_LT~1_combout  & (((\Comparator_rs_rt|comp5|o_GT~1_combout  & \Comparator_rs_rt|comp2|o_GT~0_combout )))) # (!\Comparator_rs_rt|comp5|o_LT~1_combout  & 
// ((\Comparator_rs_rt|comp5|o_GT~1_combout ) # (\Comparator_rs_rt|comp2|o_GT~1_combout  $ (\Comparator_rs_rt|comp2|o_GT~0_combout ))))

	.dataa(\Comparator_rs_rt|comp5|o_LT~1_combout ),
	.datab(\Comparator_rs_rt|comp2|o_GT~1_combout ),
	.datac(\Comparator_rs_rt|comp5|o_GT~1_combout ),
	.datad(\Comparator_rs_rt|comp2|o_GT~0_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp2|o_GT~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp2|o_GT~2 .lut_mask = 16'hF154;
defparam \Comparator_rs_rt|comp2|o_GT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0 .lut_mask = 16'h1010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0 .lut_mask = 16'h0030;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N18
cycloneiv_lcell_comb \registerFile|reg5|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit0|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg5|bit0|dff_d1b~0_combout ) # (\registerFile|reg5|bit0|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg5|bit0|dff_d1b~0_combout ),
	.datad(\registerFile|reg5|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit0|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \registerFile|reg5|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N24
cycloneiv_lcell_comb \registerFile|reg5|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit0|o_q~1_combout  = (!\registerFile|reg5|bit0|dff_d1b~0_combout  & ((\registerFile|reg5|bit0|o_q~1_combout ) # (!\registerFile|reg5|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg5|bit0|o_q~1_combout ),
	.datac(\registerFile|reg5|bit0|dff_d1b~0_combout ),
	.datad(\registerFile|reg5|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit0|o_q~1 .lut_mask = 16'h0C0F;
defparam \registerFile|reg5|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 .lut_mask = 16'h3033;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
cycloneiv_lcell_comb \registerFile|reg6|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg6|bit1|dff_d2b~1_combout ) # ((\registerFile|reg6|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg6|bit1|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit1|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg6|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
cycloneiv_lcell_comb \registerFile|reg6|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit1|o_q~1_combout  = (!\registerFile|reg6|bit1|dff_d1b~0_combout  & ((\registerFile|reg6|bit1|o_q~1_combout ) # (!\registerFile|reg6|bit1|dff_d2b~0_combout )))

	.dataa(\registerFile|reg6|bit1|o_q~1_combout ),
	.datab(\registerFile|reg6|bit1|dff_d2b~0_combout ),
	.datac(\registerFile|reg6|bit1|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg6|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit1|o_q~1 .lut_mask = 16'h0B0B;
defparam \registerFile|reg6|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N28
cycloneiv_lcell_comb \registerFile|reg2|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit1|dff_d2b~1_combout ) # ((\registerFile|reg2|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg2|bit1|dff_d2b~1_combout ),
	.datab(\registerFile|reg2|bit1|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit1|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \registerFile|reg2|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneiv_lcell_comb \registerFile|reg2|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit1|o_q~1_combout  = (!\registerFile|reg2|bit1|dff_d1b~0_combout  & ((\registerFile|reg2|bit1|o_q~1_combout ) # (!\registerFile|reg2|bit1|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg2|bit1|dff_d2b~0_combout ),
	.datac(\registerFile|reg2|bit1|dff_d1b~0_combout ),
	.datad(\registerFile|reg2|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit1|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg2|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneiv_lcell_comb \registerFile|reg1|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg1|bit1|dff_d1b~0_combout ) # ((\registerFile|reg1|bit1|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg1|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg1|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit1|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg1|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneiv_lcell_comb \registerFile|reg1|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit1|o_q~1_combout  = (!\registerFile|reg1|bit1|dff_d1b~0_combout  & ((\registerFile|reg1|bit1|o_q~1_combout ) # (!\registerFile|reg1|bit1|dff_d2b~0_combout )))

	.dataa(\registerFile|reg1|bit1|o_q~1_combout ),
	.datab(\registerFile|reg1|bit1|dff_d2b~0_combout ),
	.datac(\registerFile|reg1|bit1|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg1|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit1|o_q~1 .lut_mask = 16'h0B0B;
defparam \registerFile|reg1|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cycloneiv_lcell_comb \registerFile|reg3|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg3|bit2|dff_d2b~1_combout ) # ((\registerFile|reg3|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit2|dff_d2b~1_combout ),
	.datac(\registerFile|reg3|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit2|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg3|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneiv_lcell_comb \registerFile|reg0|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg0|bit2|dff_d2b~1_combout ) # (\registerFile|reg0|bit2|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg0|bit2|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg0|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit2|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \registerFile|reg0|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 .lut_mask = 16'hFF33;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneiv_lcell_comb \registerFile|reg4|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg4|bit3|dff_d1b~0_combout ) # (\registerFile|reg4|bit3|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg4|bit3|dff_d1b~0_combout ),
	.datad(\registerFile|reg4|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit3|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg4|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneiv_lcell_comb \registerFile|reg4|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit3|o_q~1_combout  = (!\registerFile|reg4|bit3|dff_d1b~0_combout  & ((\registerFile|reg4|bit3|o_q~1_combout ) # (!\registerFile|reg4|bit3|dff_d2b~0_combout )))

	.dataa(\registerFile|reg4|bit3|o_q~1_combout ),
	.datab(\registerFile|reg4|bit3|dff_d2b~0_combout ),
	.datac(\registerFile|reg4|bit3|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg4|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit3|o_q~1 .lut_mask = 16'h0B0B;
defparam \registerFile|reg4|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneiv_lcell_comb \registerFile|reg1|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg1|bit3|dff_d1b~0_combout ) # (\registerFile|reg1|bit3|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg1|bit3|dff_d1b~0_combout ),
	.datad(\registerFile|reg1|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit3|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg1|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneiv_lcell_comb \registerFile|reg1|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit3|o_q~1_combout  = (!\registerFile|reg1|bit3|dff_d1b~0_combout  & ((\registerFile|reg1|bit3|o_q~1_combout ) # (!\registerFile|reg1|bit3|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg1|bit3|dff_d2b~0_combout ),
	.datac(\registerFile|reg1|bit3|dff_d1b~0_combout ),
	.datad(\registerFile|reg1|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit3|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg1|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneiv_lcell_comb \registerFile|reg0|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg0|bit3|dff_d2b~1_combout ) # ((\registerFile|reg0|bit3|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg0|bit3|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg0|bit3|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit3|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg0|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneiv_lcell_comb \registerFile|reg0|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit3|o_q~1_combout  = (!\registerFile|reg0|bit3|dff_d1b~0_combout  & ((\registerFile|reg0|bit3|o_q~1_combout ) # (!\registerFile|reg0|bit3|dff_d2b~0_combout )))

	.dataa(\registerFile|reg0|bit3|dff_d1b~0_combout ),
	.datab(\registerFile|reg0|bit3|dff_d2b~0_combout ),
	.datac(\registerFile|reg0|bit3|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg0|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit3|o_q~1 .lut_mask = 16'h5151;
defparam \registerFile|reg0|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 .lut_mask = 16'hF3F3;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneiv_lcell_comb \registerFile|reg7|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg7|bit4|dff_d1b~0_combout ) # ((\registerFile|reg7|bit4|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg7|bit4|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg7|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit4|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \registerFile|reg7|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
cycloneiv_lcell_comb \registerFile|reg7|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit4|o_q~1_combout  = (!\registerFile|reg7|bit4|dff_d1b~0_combout  & ((\registerFile|reg7|bit4|o_q~1_combout ) # (!\registerFile|reg7|bit4|dff_d2b~0_combout )))

	.dataa(\registerFile|reg7|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\registerFile|reg7|bit4|dff_d2b~0_combout ),
	.datad(\registerFile|reg7|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit4|o_q~1 .lut_mask = 16'h00AF;
defparam \registerFile|reg7|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N24
cycloneiv_lcell_comb \registerFile|reg4|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg4|bit4|dff_d2b~1_combout ) # ((\registerFile|reg4|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg4|bit4|dff_d2b~1_combout ),
	.datab(\registerFile|reg4|bit4|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit4|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \registerFile|reg4|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N2
cycloneiv_lcell_comb \registerFile|reg4|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit4|o_q~1_combout  = (!\registerFile|reg4|bit4|dff_d1b~0_combout  & ((\registerFile|reg4|bit4|o_q~1_combout ) # (!\registerFile|reg4|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg4|bit4|dff_d1b~0_combout ),
	.datac(\registerFile|reg4|bit4|o_q~1_combout ),
	.datad(\registerFile|reg4|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit4|o_q~1 .lut_mask = 16'h3033;
defparam \registerFile|reg4|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N8
cycloneiv_lcell_comb \registerFile|reg2|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit4|dff_d1b~0_combout ) # ((\registerFile|reg2|bit4|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg2|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg2|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit4|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg2|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N10
cycloneiv_lcell_comb \registerFile|reg2|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit4|o_q~1_combout  = (!\registerFile|reg2|bit4|dff_d1b~0_combout  & ((\registerFile|reg2|bit4|o_q~1_combout ) # (!\registerFile|reg2|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg2|bit4|dff_d2b~0_combout ),
	.datac(\registerFile|reg2|bit4|dff_d1b~0_combout ),
	.datad(\registerFile|reg2|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit4|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg2|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 .lut_mask = 16'hFF33;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneiv_lcell_comb \registerFile|reg6|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg6|bit5|dff_d2b~1_combout ) # ((\registerFile|reg6|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg6|bit5|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit5|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg6|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneiv_lcell_comb \registerFile|reg6|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit5|o_q~1_combout  = (!\registerFile|reg6|bit5|dff_d1b~0_combout  & ((\registerFile|reg6|bit5|o_q~1_combout ) # (!\registerFile|reg6|bit5|dff_d2b~0_combout )))

	.dataa(\registerFile|reg6|bit5|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg6|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg6|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit5|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg6|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneiv_lcell_comb \registerFile|reg4|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg4|bit5|dff_d2b~1_combout ) # ((\registerFile|reg4|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg4|bit5|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg4|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit5|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg4|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneiv_lcell_comb \registerFile|reg4|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit5|o_q~1_combout  = (!\registerFile|reg4|bit5|dff_d1b~0_combout  & ((\registerFile|reg4|bit5|o_q~1_combout ) # (!\registerFile|reg4|bit5|dff_d2b~0_combout )))

	.dataa(\registerFile|reg4|bit5|o_q~1_combout ),
	.datab(gnd),
	.datac(\registerFile|reg4|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg4|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit5|o_q~1 .lut_mask = 16'h0A0F;
defparam \registerFile|reg4|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneiv_lcell_comb \registerFile|reg3|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg3|bit5|dff_d1b~0_combout ) # ((\registerFile|reg3|bit5|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg3|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit5|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg3|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneiv_lcell_comb \registerFile|reg3|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit5|o_q~1_combout  = (!\registerFile|reg3|bit5|dff_d1b~0_combout  & ((\registerFile|reg3|bit5|o_q~1_combout ) # (!\registerFile|reg3|bit5|dff_d2b~0_combout )))

	.dataa(\registerFile|reg3|bit5|dff_d2b~0_combout ),
	.datab(\registerFile|reg3|bit5|dff_d1b~0_combout ),
	.datac(\registerFile|reg3|bit5|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg3|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit5|o_q~1 .lut_mask = 16'h3131;
defparam \registerFile|reg3|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 .lut_mask = 16'hF5F5;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N24
cycloneiv_lcell_comb \registerFile|reg6|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg6|bit6|dff_d2b~1_combout ) # ((\registerFile|reg6|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg6|bit6|dff_d2b~1_combout ),
	.datac(\registerFile|reg6|bit6|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit6|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg6|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N22
cycloneiv_lcell_comb \registerFile|reg6|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit6|o_q~1_combout  = (!\registerFile|reg6|bit6|dff_d1b~0_combout  & ((\registerFile|reg6|bit6|o_q~1_combout ) # (!\registerFile|reg6|bit6|dff_d2b~0_combout )))

	.dataa(\registerFile|reg6|bit6|o_q~1_combout ),
	.datab(\registerFile|reg6|bit6|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg6|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit6|o_q~1 .lut_mask = 16'h2233;
defparam \registerFile|reg6|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N16
cycloneiv_lcell_comb \registerFile|reg4|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit6|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg4|bit6|dff_d2b~1_combout ) # (\registerFile|reg4|bit6|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg4|bit6|dff_d2b~1_combout ),
	.datac(\registerFile|reg4|bit6|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit6|dff_d2b~0 .lut_mask = 16'hFD00;
defparam \registerFile|reg4|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N14
cycloneiv_lcell_comb \registerFile|reg4|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit6|o_q~1_combout  = (!\registerFile|reg4|bit6|dff_d1b~0_combout  & ((\registerFile|reg4|bit6|o_q~1_combout ) # (!\registerFile|reg4|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg4|bit6|dff_d1b~0_combout ),
	.datac(\registerFile|reg4|bit6|o_q~1_combout ),
	.datad(\registerFile|reg4|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit6|o_q~1 .lut_mask = 16'h3033;
defparam \registerFile|reg4|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
cycloneiv_lcell_comb \registerFile|reg6|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit7|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg6|bit7|dff_d2b~1_combout ) # ((\registerFile|reg6|bit7|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg6|bit7|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit7|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit7|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg6|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 .lut_mask = 16'h0F03;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit0|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit0|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit0|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr4_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N22
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit0|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit0|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit0|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit0|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit0|o_q~2_combout ),
	.datab(\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr4_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit0|o_q~2 .lut_mask = 16'h3322;
defparam \instr_out_reg|instr4_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N0
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit1|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit1|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout  & !\instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit1|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr3_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit1|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit1|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit1|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit1|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit1|o_q~2_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit1|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr3_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N8
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit3|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit3|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout  & !\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit3|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr3_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit3|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit3|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout  & !\instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit3|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr2_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit3|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit3|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit3|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit3|o_q~1_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit3|o_q~2_combout ),
	.datad(\instr_out_reg|instr2_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit3|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr2_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N30
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit4|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit4|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit4|o_q~1 .lut_mask = 16'h3373;
defparam \instr_out_reg|instr2_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N0
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit5|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit5|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout  & !\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit5|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr3_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit5|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit5|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit5|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr4_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit5|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit5|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit5|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit5|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit5|o_q~2_combout ),
	.datab(\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit5|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit5|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit5|o_q~2 .lut_mask = 16'h3232;
defparam \instr_out_reg|instr4_reg|bit5|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit6|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit6|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit6|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit6|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr5_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit6|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit6|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit6|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit6|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit6|o_q~1 .lut_mask = 16'h3303;
defparam \instr_out_reg|instr5_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit8|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit8|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit8|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr3_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit10|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit10|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit10|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N30
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit10|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit10|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit10|o_q~1 .lut_mask = 16'h5575;
defparam \instr_out_reg|instr4_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit10|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit10|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit10|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit10|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit10|o_q~2_combout ),
	.datab(\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit10|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit10|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit10|o_q~2 .lut_mask = 16'h3232;
defparam \instr_out_reg|instr4_reg|bit10|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit11|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit11|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit11|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit11|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit11|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N6
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit11|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit11|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit11|o_q~1 .lut_mask = 16'h5575;
defparam \instr_out_reg|instr4_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit11|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit11|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit11|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit11|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit11|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit11|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit11|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit11|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit11|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit11|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit11|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit11|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr2_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit11|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit11|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit11|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit11|o_q~1_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit11|o_q~2_combout ),
	.datac(\instr_out_reg|instr2_reg|bit11|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit11|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit11|o_q~2 .lut_mask = 16'h5454;
defparam \instr_out_reg|instr2_reg|bit11|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit12|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit12|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit12|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit12|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit12|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit12|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit12|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit12|o_q~2_combout ),
	.datab(\instr_out_reg|instr3_reg|bit12|o_q~1_combout ),
	.datac(\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit12|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit12|o_q~2 .lut_mask = 16'h0E0E;
defparam \instr_out_reg|instr3_reg|bit12|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit12|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit12|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout  & (!\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit12|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr2_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit12|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit12|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit12|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit12|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit12|o_q~2_combout ),
	.datac(\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit12|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit12|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit12|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr2_reg|bit12|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit13|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit13|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit13|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit14|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit14|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit14|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr4_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit15|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit15|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit15|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit15|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit15|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \instr_out_reg|instr1_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N0
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit18|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit18|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit18|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr3_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit18|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit18|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit18|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit18|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit18|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr3_reg|bit18|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit18|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit18|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr3_reg|bit18|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit18|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit18|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit18|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr4_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit19|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit19|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit19|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit19|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit19|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \instr_out_reg|instr1_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit19|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit19|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout  & (!\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit19|o_q~1 .lut_mask = 16'h1F0F;
defparam \instr_out_reg|instr2_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit22|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit22|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout ) # ((\instr_out_reg|instr1_reg|bit22|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit22|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit22|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr1_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit22|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit22|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit22|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit22|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit22|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit22|o_q~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit22|o_q~1 .lut_mask = 16'h00F5;
defparam \instr_out_reg|instr1_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit23|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit23|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit23|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit23|dff_d2b~1_combout ),
	.datab(\instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit23|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \instr_out_reg|instr1_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N2
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit24|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit24|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit24|o_q~1 .lut_mask = 16'h5575;
defparam \instr_out_reg|instr4_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N20
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit24|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit24|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit24|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit24|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit24|o_q~2_combout ),
	.datad(\instr_out_reg|instr4_reg|bit24|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit24|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit24|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit24|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N30
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit24|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit24|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit24|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit24|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit24|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \instr_out_reg|instr1_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit24|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit24|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit24|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit24|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit24|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit24|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit24|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr1_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit25|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit25|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit25|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit25|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit25|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit25|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit25|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit25|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit25|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit25|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit25|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit25|o_q~1 .lut_mask = 16'h3311;
defparam \instr_out_reg|instr5_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N6
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit25|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit25|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit25|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit25|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit25|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr1_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit27|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit27|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit27|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit28|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit28|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout ) # ((\instr_out_reg|instr1_reg|bit28|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit28|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr1_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit28|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit28|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit28|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit28|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit28|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit28|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit28|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr1_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit29|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit29|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit29|o_q~1 .lut_mask = 16'h555D;
defparam \instr_out_reg|instr4_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit29|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit29|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit29|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit29|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit29|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr1_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit29|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit29|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit29|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit29|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr1_reg|bit29|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit29|o_q~1 .lut_mask = 16'h4455;
defparam \instr_out_reg|instr1_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit30|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit30|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit30|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit31|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit31|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit31|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout  & (\GClock~input_o  & !\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1 .lut_mask = 16'h0F4F;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2 .lut_mask = 16'h3330;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1_combout  = ((\GClock~input_o  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1 .lut_mask = 16'h02FF;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1 .lut_mask = 16'h3733;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout  & (\GClock~input_o  & !\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1 .lut_mask = 16'h5575;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2 .lut_mask = 16'h00FC;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1 .lut_mask = 16'h10FF;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1_combout  = ((\GClock~input_o  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1 .lut_mask = 16'h02FF;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1 .lut_mask = 16'h00CF;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1 .lut_mask = 16'h1F0F;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2 .lut_mask = 16'h3330;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1 .lut_mask = 16'h0F03;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1 .lut_mask = 16'h3733;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout  & (\GClock~input_o  & !\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1 .lut_mask = 16'h5575;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1 .lut_mask = 16'h00CF;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0 .lut_mask = 16'hA8A8;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0 .lut_mask = 16'hE0E0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N10
cycloneiv_lcell_comb \registerFile|reg0|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg0|bit0|dff_d1b~0_combout ) # (\registerFile|reg0|bit0|dff_d2b~1_combout ))))

	.dataa(\registerFile|reg0|bit0|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg0|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg0|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N30
cycloneiv_lcell_comb \registerFile|reg5|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg5|bit0|dff_d1b~0_combout ) # (\registerFile|reg5|bit0|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg5|bit0|dff_d1b~0_combout ),
	.datad(\registerFile|reg5|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit0|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg5|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N12
cycloneiv_lcell_comb \registerFile|reg5|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit0|dff_d2b~1_combout  = (!\registerFile|reg5|l0|int_q~0_combout  & \registerFile|reg5|bit0|dff_d2b~0_combout )

	.dataa(\registerFile|reg5|l0|int_q~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg5|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit0|dff_d2b~1 .lut_mask = 16'h5500;
defparam \registerFile|reg5|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N10
cycloneiv_lcell_comb \registerFile|reg4|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit0|dff_d2b~1_combout  = (!\registerFile|reg4|l0|int_q~0_combout  & \registerFile|reg4|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg4|l0|int_q~0_combout ),
	.datad(\registerFile|reg4|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit0|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg4|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
cycloneiv_lcell_comb \PC_register|bit0|dff_d2b~1 (
// Equation(s):
// \PC_register|bit0|dff_d2b~1_combout  = (\br_control~2_combout  & ((!\IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1_combout ))) # (!\br_control~2_combout  & (\PC_register|bit0|o_q~1_combout ))

	.dataa(\br_control~2_combout ),
	.datab(gnd),
	.datac(\PC_register|bit0|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\PC_register|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit0|dff_d2b~1 .lut_mask = 16'h50FA;
defparam \PC_register|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneiv_lcell_comb \PC_register|bit0|dff_d2b~2 (
// Equation(s):
// \PC_register|bit0|dff_d2b~2_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (\PC_register|bit0|dff_d2b~1_combout  & \PC_register|bit0|dff_d2b~0_combout ))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(gnd),
	.datac(\PC_register|bit0|dff_d2b~1_combout ),
	.datad(\PC_register|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit0|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit0|dff_d2b~2 .lut_mask = 16'h5000;
defparam \PC_register|bit0|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
cycloneiv_lcell_comb \registerFile|reg7|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit1|dff_d2b~1_combout  = (!\registerFile|reg7|l1|int_q~0_combout  & \registerFile|reg7|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg7|l1|int_q~0_combout ),
	.datad(\registerFile|reg7|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit1|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg7|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
cycloneiv_lcell_comb \registerFile|reg6|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg6|bit1|dff_d2b~1_combout ) # (\registerFile|reg6|bit1|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg6|bit1|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit1|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg6|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
cycloneiv_lcell_comb \registerFile|reg6|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit1|dff_d2b~1_combout  = (!\registerFile|reg6|l1|int_q~0_combout  & \registerFile|reg6|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg6|l1|int_q~0_combout ),
	.datad(\registerFile|reg6|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit1|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg6|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
cycloneiv_lcell_comb \registerFile|reg2|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg2|bit1|dff_d2b~1_combout ) # (\registerFile|reg2|bit1|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg2|bit1|dff_d2b~1_combout ),
	.datab(\registerFile|reg2|bit1|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit1|dff_d1b~0 .lut_mask = 16'hE000;
defparam \registerFile|reg2|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N30
cycloneiv_lcell_comb \registerFile|reg2|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit1|dff_d2b~1_combout  = (!\registerFile|reg2|l1|int_q~0_combout  & \registerFile|reg2|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg2|l1|int_q~0_combout ),
	.datad(\registerFile|reg2|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit1|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg2|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneiv_lcell_comb \registerFile|reg1|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg1|bit1|dff_d1b~0_combout ) # (\registerFile|reg1|bit1|dff_d2b~1_combout ))))

	.dataa(\registerFile|reg1|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg1|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg1|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneiv_lcell_comb \registerFile|reg1|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit1|dff_d2b~1_combout  = (\registerFile|reg1|bit1|dff_d2b~0_combout  & !\registerFile|reg1|l1|int_q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg1|bit1|dff_d2b~0_combout ),
	.datad(\registerFile|reg1|l1|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit1|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \registerFile|reg1|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneiv_lcell_comb \registerFile|reg0|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg0|bit1|dff_d1b~0_combout ) # (\registerFile|reg0|bit1|dff_d2b~1_combout ))))

	.dataa(\registerFile|reg0|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg0|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg0|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N22
cycloneiv_lcell_comb \registerFile|reg4|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit2|dff_d2b~1_combout  = (!\registerFile|reg4|l2|int_q~0_combout  & \registerFile|reg4|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg4|l2|int_q~0_combout ),
	.datad(\registerFile|reg4|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit2|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg4|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N10
cycloneiv_lcell_comb \PC_register|bit2|dff_d2b~1 (
// Equation(s):
// \PC_register|bit2|dff_d2b~1_combout  = (\br_control~2_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout  $ (\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout )))) # (!\br_control~2_combout  & (!\PC_register|bit2|o_q~1_combout 
// ))

	.dataa(\PC_register|bit2|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\PC_register|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit2|dff_d2b~1 .lut_mask = 16'h3C55;
defparam \PC_register|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneiv_lcell_comb \registerFile|reg4|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg4|bit3|dff_d1b~0_combout ) # (\registerFile|reg4|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg4|bit3|dff_d1b~0_combout ),
	.datad(\registerFile|reg4|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit3|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg4|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneiv_lcell_comb \registerFile|reg4|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit3|dff_d2b~1_combout  = (\registerFile|reg4|bit3|dff_d2b~0_combout  & !\registerFile|reg4|l3|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg4|bit3|dff_d2b~0_combout ),
	.datac(\registerFile|reg4|l3|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg4|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit3|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \registerFile|reg4|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneiv_lcell_comb \registerFile|reg3|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit3|dff_d2b~1_combout  = (\registerFile|reg3|bit3|dff_d2b~0_combout  & !\registerFile|reg3|l3|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg3|bit3|dff_d2b~0_combout ),
	.datac(\registerFile|reg3|l3|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg3|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit3|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \registerFile|reg3|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneiv_lcell_comb \registerFile|reg1|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg1|bit3|dff_d1b~0_combout ) # (\registerFile|reg1|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg1|bit3|dff_d1b~0_combout ),
	.datad(\registerFile|reg1|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit3|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg1|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneiv_lcell_comb \registerFile|reg1|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit3|dff_d2b~1_combout  = (!\registerFile|reg1|l3|int_q~0_combout  & \registerFile|reg1|bit3|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg1|l3|int_q~0_combout ),
	.datad(\registerFile|reg1|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit3|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg1|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneiv_lcell_comb \registerFile|reg0|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg0|bit3|dff_d2b~1_combout ) # (\registerFile|reg0|bit3|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg0|bit3|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg0|bit3|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit3|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg0|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneiv_lcell_comb \registerFile|reg0|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit3|dff_d2b~1_combout  = (!\registerFile|reg0|l3|int_q~0_combout  & \registerFile|reg0|bit3|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg0|l3|int_q~0_combout ),
	.datad(\registerFile|reg0|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit3|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg0|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N14
cycloneiv_lcell_comb \BranchAdder|u3|Si~0 (
// Equation(s):
// \BranchAdder|u3|Si~0_combout  = \IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout  $ (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout  $ (((!\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout  & 
// !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\BranchAdder|u3|Si~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u3|Si~0 .lut_mask = 16'h6669;
defparam \BranchAdder|u3|Si~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N4
cycloneiv_lcell_comb \PC_register|bit3|dff_d2b~1 (
// Equation(s):
// \PC_register|bit3|dff_d2b~1_combout  = (\br_control~2_combout  & (((\BranchAdder|u3|Si~0_combout )))) # (!\br_control~2_combout  & (\PC_register|bit2|o_q~1_combout  $ ((\PC_register|bit3|o_q~1_combout ))))

	.dataa(\PC_register|bit2|o_q~1_combout ),
	.datab(\PC_register|bit3|o_q~1_combout ),
	.datac(\BranchAdder|u3|Si~0_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\PC_register|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit3|dff_d2b~1 .lut_mask = 16'hF066;
defparam \PC_register|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneiv_lcell_comb \PC_register|bit3|dff_d2b~2 (
// Equation(s):
// \PC_register|bit3|dff_d2b~2_combout  = (\PC_register|bit3|dff_d2b~0_combout  & ((\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout )) # (!\controlUnit|j_and6|and6_out~0_combout  & 
// ((\PC_register|bit3|dff_d2b~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ),
	.datab(\PC_register|bit3|dff_d2b~1_combout ),
	.datac(\PC_register|bit3|dff_d2b~0_combout ),
	.datad(\controlUnit|j_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit3|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit3|dff_d2b~2 .lut_mask = 16'h50C0;
defparam \PC_register|bit3|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N4
cycloneiv_lcell_comb \registerFile|reg7|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg7|bit4|dff_d1b~0_combout ) # (\registerFile|reg7|bit4|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg7|bit4|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit4|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg7|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneiv_lcell_comb \registerFile|reg7|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit4|dff_d2b~1_combout  = (\registerFile|reg7|bit4|dff_d2b~0_combout  & !\registerFile|reg7|l4|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg7|bit4|dff_d2b~0_combout ),
	.datac(\registerFile|reg7|l4|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg7|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit4|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \registerFile|reg7|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
cycloneiv_lcell_comb \registerFile|reg6|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit4|dff_d2b~1_combout  = (!\registerFile|reg6|l4|int_q~0_combout  & \registerFile|reg6|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg6|l4|int_q~0_combout ),
	.datad(\registerFile|reg6|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit4|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg6|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N28
cycloneiv_lcell_comb \registerFile|reg4|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg4|bit4|dff_d2b~1_combout ) # (\registerFile|reg4|bit4|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg4|bit4|dff_d2b~1_combout ),
	.datab(\registerFile|reg4|bit4|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit4|dff_d1b~0 .lut_mask = 16'hE000;
defparam \registerFile|reg4|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N30
cycloneiv_lcell_comb \registerFile|reg4|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit4|dff_d2b~1_combout  = (!\registerFile|reg4|l4|int_q~0_combout  & \registerFile|reg4|bit4|dff_d2b~0_combout )

	.dataa(\registerFile|reg4|l4|int_q~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg4|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit4|dff_d2b~1 .lut_mask = 16'h5500;
defparam \registerFile|reg4|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N22
cycloneiv_lcell_comb \registerFile|reg2|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg2|bit4|dff_d1b~0_combout ) # (\registerFile|reg2|bit4|dff_d2b~1_combout ))))

	.dataa(\registerFile|reg2|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg2|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg2|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N24
cycloneiv_lcell_comb \registerFile|reg2|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit4|dff_d2b~1_combout  = (!\registerFile|reg2|l4|int_q~0_combout  & \registerFile|reg2|bit4|dff_d2b~0_combout )

	.dataa(\registerFile|reg2|l4|int_q~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg2|bit4|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg2|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit4|dff_d2b~1 .lut_mask = 16'h5050;
defparam \registerFile|reg2|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N26
cycloneiv_lcell_comb \BranchAdder|u3|Ci_1~0 (
// Equation(s):
// \BranchAdder|u3|Ci_1~0_combout  = (\IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout  & (!\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout  & 
// !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ))) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout  & (((!\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout )))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\BranchAdder|u3|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u3|Ci_1~0 .lut_mask = 16'h1117;
defparam \BranchAdder|u3|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N4
cycloneiv_lcell_comb \PC_4_Adder|u3|CarryOut3 (
// Equation(s):
// \PC_4_Adder|u3|CarryOut3~combout  = (\PC_register|bit2|o_q~1_combout  & \PC_register|bit3|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_register|bit2|o_q~1_combout ),
	.datad(\PC_register|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\PC_4_Adder|u3|CarryOut3~combout ),
	.cout());
// synopsys translate_off
defparam \PC_4_Adder|u3|CarryOut3 .lut_mask = 16'hF000;
defparam \PC_4_Adder|u3|CarryOut3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneiv_lcell_comb \registerFile|reg6|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg6|bit5|dff_d2b~1_combout ) # (\registerFile|reg6|bit5|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg6|bit5|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit5|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg6|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneiv_lcell_comb \registerFile|reg6|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit5|dff_d2b~1_combout  = (\registerFile|reg6|bit5|dff_d2b~0_combout  & !\registerFile|reg6|l5|int_q~0_combout )

	.dataa(\registerFile|reg6|bit5|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg6|l5|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit5|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \registerFile|reg6|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneiv_lcell_comb \registerFile|reg4|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg4|bit5|dff_d2b~1_combout ) # (\registerFile|reg4|bit5|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg4|bit5|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg4|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit5|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg4|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneiv_lcell_comb \registerFile|reg4|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit5|dff_d2b~1_combout  = (!\registerFile|reg4|l5|int_q~0_combout  & \registerFile|reg4|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg4|l5|int_q~0_combout ),
	.datad(\registerFile|reg4|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit5|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg4|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneiv_lcell_comb \registerFile|reg3|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg3|bit5|dff_d1b~0_combout ) # (\registerFile|reg3|bit5|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg3|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg3|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneiv_lcell_comb \registerFile|reg3|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit5|dff_d2b~1_combout  = (\registerFile|reg3|bit5|dff_d2b~0_combout  & !\registerFile|reg3|l5|int_q~0_combout )

	.dataa(\registerFile|reg3|bit5|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg3|l5|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg3|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit5|dff_d2b~1 .lut_mask = 16'h0A0A;
defparam \registerFile|reg3|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N12
cycloneiv_lcell_comb \BranchAdder|u5|Si~0 (
// Equation(s):
// \BranchAdder|u5|Si~0_combout  = \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout  $ (\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\BranchAdder|u5|Si~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u5|Si~0 .lut_mask = 16'h0FF0;
defparam \BranchAdder|u5|Si~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N30
cycloneiv_lcell_comb \BranchAdder|u5|Si (
// Equation(s):
// \BranchAdder|u5|Si~combout  = \BranchAdder|u5|Si~0_combout  $ (((\BranchAdder|u3|Ci_1~0_combout  & ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ))) # 
// (!\BranchAdder|u3|Ci_1~0_combout  & (!\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ))))

	.dataa(\BranchAdder|u3|Ci_1~0_combout ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ),
	.datad(\BranchAdder|u5|Si~0_combout ),
	.cin(gnd),
	.combout(\BranchAdder|u5|Si~combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u5|Si .lut_mask = 16'hD42B;
defparam \BranchAdder|u5|Si .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N12
cycloneiv_lcell_comb \PC_4_Adder|u4|CarryOut3 (
// Equation(s):
// \PC_4_Adder|u4|CarryOut3~combout  = (\PC_register|bit3|o_q~1_combout  & (\PC_register|bit2|o_q~1_combout  & \PC_register|bit4|o_q~1_combout ))

	.dataa(\PC_register|bit3|o_q~1_combout ),
	.datab(gnd),
	.datac(\PC_register|bit2|o_q~1_combout ),
	.datad(\PC_register|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\PC_4_Adder|u4|CarryOut3~combout ),
	.cout());
// synopsys translate_off
defparam \PC_4_Adder|u4|CarryOut3 .lut_mask = 16'hA000;
defparam \PC_4_Adder|u4|CarryOut3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N6
cycloneiv_lcell_comb \PC_register|bit5|dff_d2b~1 (
// Equation(s):
// \PC_register|bit5|dff_d2b~1_combout  = (\br_control~2_combout  & (\BranchAdder|u5|Si~combout )) # (!\br_control~2_combout  & ((\PC_register|bit5|o_q~1_combout  $ (\PC_4_Adder|u4|CarryOut3~combout ))))

	.dataa(\BranchAdder|u5|Si~combout ),
	.datab(\br_control~2_combout ),
	.datac(\PC_register|bit5|o_q~1_combout ),
	.datad(\PC_4_Adder|u4|CarryOut3~combout ),
	.cin(gnd),
	.combout(\PC_register|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit5|dff_d2b~1 .lut_mask = 16'h8BB8;
defparam \PC_register|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneiv_lcell_comb \PC_register|bit5|dff_d2b~2 (
// Equation(s):
// \PC_register|bit5|dff_d2b~2_combout  = (\PC_register|bit5|dff_d2b~0_combout  & ((\controlUnit|j_and6|and6_out~0_combout  & ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ))) # (!\controlUnit|j_and6|and6_out~0_combout  & 
// (\PC_register|bit5|dff_d2b~1_combout ))))

	.dataa(\PC_register|bit5|dff_d2b~1_combout ),
	.datab(\PC_register|bit5|dff_d2b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ),
	.datad(\controlUnit|j_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit5|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit5|dff_d2b~2 .lut_mask = 16'h0C88;
defparam \PC_register|bit5|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N8
cycloneiv_lcell_comb \registerFile|reg6|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg6|bit6|dff_d1b~0_combout ) # (\registerFile|reg6|bit6|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg6|bit6|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg6|bit6|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit6|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg6|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N6
cycloneiv_lcell_comb \registerFile|reg6|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit6|dff_d2b~1_combout  = (\registerFile|reg6|bit6|dff_d2b~0_combout  & !\registerFile|reg6|l6|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg6|bit6|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg6|l6|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit6|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \registerFile|reg6|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N8
cycloneiv_lcell_comb \registerFile|reg4|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg4|bit6|dff_d2b~1_combout ) # (\registerFile|reg4|bit6|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg4|bit6|dff_d2b~1_combout ),
	.datac(\registerFile|reg4|bit6|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit6|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg4|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N18
cycloneiv_lcell_comb \registerFile|reg4|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit6|dff_d2b~1_combout  = (!\registerFile|reg4|l6|int_q~0_combout  & \registerFile|reg4|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg4|l6|int_q~0_combout ),
	.datad(\registerFile|reg4|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit6|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg4|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N24
cycloneiv_lcell_comb \BranchAdder|u4|Ci_1~0 (
// Equation(s):
// \BranchAdder|u4|Ci_1~0_combout  = (\BranchAdder|u3|Ci_1~0_combout  & ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ))) # (!\BranchAdder|u3|Ci_1~0_combout  & 
// (!\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ))

	.dataa(\BranchAdder|u3|Ci_1~0_combout ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BranchAdder|u4|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u4|Ci_1~0 .lut_mask = 16'h2B2B;
defparam \BranchAdder|u4|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N14
cycloneiv_lcell_comb \BranchAdder|u6|Si~0 (
// Equation(s):
// \BranchAdder|u6|Si~0_combout  = \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout  $ (\IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\BranchAdder|u6|Si~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u6|Si~0 .lut_mask = 16'h0FF0;
defparam \BranchAdder|u6|Si~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N22
cycloneiv_lcell_comb \BranchAdder|u6|Si (
// Equation(s):
// \BranchAdder|u6|Si~combout  = \BranchAdder|u6|Si~0_combout  $ (((\BranchAdder|u4|Ci_1~0_combout  & ((!\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ) # (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ))) # 
// (!\BranchAdder|u4|Ci_1~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout  & !\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ))))

	.dataa(\BranchAdder|u6|Si~0_combout ),
	.datab(\BranchAdder|u4|Ci_1~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\BranchAdder|u6|Si~combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u6|Si .lut_mask = 16'hA665;
defparam \BranchAdder|u6|Si .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N22
cycloneiv_lcell_comb \PC_4_Adder|u5|CarryOut3 (
// Equation(s):
// \PC_4_Adder|u5|CarryOut3~combout  = (\PC_register|bit3|o_q~1_combout  & (\PC_register|bit2|o_q~1_combout  & (\PC_register|bit5|o_q~1_combout  & \PC_register|bit4|o_q~1_combout )))

	.dataa(\PC_register|bit3|o_q~1_combout ),
	.datab(\PC_register|bit2|o_q~1_combout ),
	.datac(\PC_register|bit5|o_q~1_combout ),
	.datad(\PC_register|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\PC_4_Adder|u5|CarryOut3~combout ),
	.cout());
// synopsys translate_off
defparam \PC_4_Adder|u5|CarryOut3 .lut_mask = 16'h8000;
defparam \PC_4_Adder|u5|CarryOut3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N6
cycloneiv_lcell_comb \PC_register|bit6|dff_d2b~1 (
// Equation(s):
// \PC_register|bit6|dff_d2b~1_combout  = (\br_control~2_combout  & (((\BranchAdder|u6|Si~combout )))) # (!\br_control~2_combout  & (\PC_register|bit6|o_q~1_combout  $ ((\PC_4_Adder|u5|CarryOut3~combout ))))

	.dataa(\PC_register|bit6|o_q~1_combout ),
	.datab(\PC_4_Adder|u5|CarryOut3~combout ),
	.datac(\br_control~2_combout ),
	.datad(\BranchAdder|u6|Si~combout ),
	.cin(gnd),
	.combout(\PC_register|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit6|dff_d2b~1 .lut_mask = 16'hF606;
defparam \PC_register|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N26
cycloneiv_lcell_comb \registerFile|reg7|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit7|dff_d2b~1_combout  = (!\registerFile|reg7|l7|int_q~0_combout  & \registerFile|reg7|bit7|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg7|l7|int_q~0_combout ),
	.datad(\registerFile|reg7|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit7|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg7|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
cycloneiv_lcell_comb \registerFile|reg6|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit7|dff_d2b~1_combout  = (!\registerFile|reg6|l7|int_q~0_combout  & \registerFile|reg6|bit7|dff_d2b~0_combout )

	.dataa(\registerFile|reg6|l7|int_q~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg6|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit7|dff_d2b~1 .lut_mask = 16'h5500;
defparam \registerFile|reg6|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N2
cycloneiv_lcell_comb \registerFile|reg3|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit7|dff_d2b~1_combout  = (!\registerFile|reg3|l7|int_q~0_combout  & \registerFile|reg3|bit7|dff_d2b~0_combout )

	.dataa(\registerFile|reg3|l7|int_q~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg3|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit7|dff_d2b~1 .lut_mask = 16'h5500;
defparam \registerFile|reg3|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N26
cycloneiv_lcell_comb \registerFile|reg2|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit7|dff_d2b~1_combout  = (\registerFile|reg2|bit7|dff_d2b~0_combout  & !\registerFile|reg2|l7|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg2|bit7|dff_d2b~0_combout ),
	.datac(\registerFile|reg2|l7|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg2|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit7|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \registerFile|reg2|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N12
cycloneiv_lcell_comb \PC_4_Adder|u7|Si (
// Equation(s):
// \PC_4_Adder|u7|Si~combout  = \PC_register|bit7|o_q~1_combout  $ (((\PC_register|bit6|o_q~1_combout  & \PC_4_Adder|u5|CarryOut3~combout )))

	.dataa(\PC_register|bit6|o_q~1_combout ),
	.datab(gnd),
	.datac(\PC_register|bit7|o_q~1_combout ),
	.datad(\PC_4_Adder|u5|CarryOut3~combout ),
	.cin(gnd),
	.combout(\PC_4_Adder|u7|Si~combout ),
	.cout());
// synopsys translate_off
defparam \PC_4_Adder|u7|Si .lut_mask = 16'h5AF0;
defparam \PC_4_Adder|u7|Si .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N0
cycloneiv_lcell_comb \BranchAdder|u5|Ci_1~0 (
// Equation(s):
// \BranchAdder|u5|Ci_1~0_combout  = (\BranchAdder|u4|Ci_1~0_combout  & ((!\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ) # (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ))) # (!\BranchAdder|u4|Ci_1~0_combout  & 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout  & !\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ))

	.dataa(gnd),
	.datab(\BranchAdder|u4|Ci_1~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\BranchAdder|u5|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u5|Ci_1~0 .lut_mask = 16'h0CCF;
defparam \BranchAdder|u5|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N14
cycloneiv_lcell_comb \PC_register|bit7|dff_d2b~1 (
// Equation(s):
// \PC_register|bit7|dff_d2b~1_combout  = \IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1_combout  $ (((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ) # (!\BranchAdder|u5|Ci_1~0_combout 
// ))) # (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout  & (!\BranchAdder|u5|Ci_1~0_combout  & \IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ),
	.datab(\BranchAdder|u5|Ci_1~0_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\PC_register|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit7|dff_d2b~1 .lut_mask = 16'h4BD2;
defparam \PC_register|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N10
cycloneiv_lcell_comb \PC_register|bit7|dff_d2b~2 (
// Equation(s):
// \PC_register|bit7|dff_d2b~2_combout  = (\br_control~2_combout  & (\PC_register|bit7|dff_d2b~1_combout  $ ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout )))) # (!\br_control~2_combout  & (((\PC_4_Adder|u7|Si~combout ))))

	.dataa(\PC_register|bit7|dff_d2b~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ),
	.datac(\br_control~2_combout ),
	.datad(\PC_4_Adder|u7|Si~combout ),
	.cin(gnd),
	.combout(\PC_register|bit7|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit7|dff_d2b~2 .lut_mask = 16'h9F90;
defparam \PC_register|bit7|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit0|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr4_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit0|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit0|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit1|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit1|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit1|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit1|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit3|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit3|dff_d2b~1_combout  = (\instr_out_reg|instr1_reg|bit3|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit3|dff_d2b~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit3|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit3|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit3|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit3|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout  & (((\instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ) # (\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit3|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit4|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit4|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & \instr_out_reg|instr1_reg|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\instr_out_reg|instr1_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit4|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit5|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit5|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr4_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 .lut_mask = 16'h3300;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit5|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit5|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit5|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit6|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit6|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit6|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit6|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr5_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit6|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit6|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit6|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2_combout )

	.dataa(\instr_out_reg|instr5_reg|bit6|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit6|dff_d2b~1 .lut_mask = 16'h0A0A;
defparam \instr_out_reg|instr5_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit6|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit6|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [6] & \instr_out_reg|instr1_reg|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\instr_out_reg|instr1_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit6|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit8|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit8|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [8] & \instr_out_reg|instr1_reg|bit8|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\instr_out_reg|instr1_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit8|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit8|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit8|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit8|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit8|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout  & \instr_out_reg|instr2_reg|bit8|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr2_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit8|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit8|dff_d2b~1 .lut_mask = 16'h3300;
defparam \instr_out_reg|instr2_reg|bit8|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit9|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit9|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit9|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2_combout )

	.dataa(\instr_out_reg|instr5_reg|bit9|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit9|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit9|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \instr_out_reg|instr5_reg|bit9|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit9|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit9|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit9|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit9|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout  & \instr_out_reg|instr2_reg|bit9|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr2_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit9|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit9|dff_d2b~1 .lut_mask = 16'h3300;
defparam \instr_out_reg|instr2_reg|bit9|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit10|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit10|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit10|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit10|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit10|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N6
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit10|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit10|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout  & \instr_out_reg|instr2_reg|bit10|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit10|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit10|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit10|dff_d2b~1 .lut_mask = 16'h3030;
defparam \instr_out_reg|instr2_reg|bit10|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit11|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ) # (\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit11|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit11|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit11|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit11|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit11|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit11|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit11|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit11|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit11|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit12|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit12|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit12|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit12|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit12|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit12|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit12|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit12|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit12|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit12|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit12|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit12|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit12|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit12|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit13|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit13|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit13|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit13|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout  = (\GReset~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N6
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit15|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit15|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit15|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit15|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [15] & \instr_out_reg|instr1_reg|bit15|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [15]),
	.datad(\instr_out_reg|instr1_reg|bit15|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit15|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit15|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit15|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit17|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit17|dff_d2b~0 .lut_mask = 16'h0A0A;
defparam \instr_out_reg|instr2_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit18|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit18|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr3_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1_combout  & \GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 .lut_mask = 16'h5500;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit18|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit18|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit18|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y6_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit18|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit18|dff_d2b~1_combout  = (\instr_out_reg|instr1_reg|bit18|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit18|dff_d2b~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit18|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit18|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit18|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit19|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit19|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit19|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit19|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit19|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit19|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [19] & \instr_out_reg|instr1_reg|bit19|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [19]),
	.datad(\instr_out_reg|instr1_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit19|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit19|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit19|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit19|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit19|dff_d2b~0 .lut_mask = 16'h00AA;
defparam \instr_out_reg|instr2_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit20|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit20|dff_d2b~0 .lut_mask = 16'h00AA;
defparam \instr_out_reg|instr2_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit21|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit21|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2_combout  & \instr_out_reg|instr5_reg|bit21|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit21|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit21|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit21|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit21|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit21|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit21|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\GReset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit21|dff_d2b~0 .lut_mask = 16'h3030;
defparam \instr_out_reg|instr2_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit22|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit22|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit22|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit22|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit22|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit22|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr1_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit22|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit22|dff_d2b~1_combout  = (\instr_out_reg|instr1_reg|bit22|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [22])

	.dataa(\instr_out_reg|instr1_reg|bit22|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit22|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit22|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \instr_out_reg|instr1_reg|bit22|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit22|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit22|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr2_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit23|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit23|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit23|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit23|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [23] & \instr_out_reg|instr1_reg|bit23|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.datac(\instr_out_reg|instr1_reg|bit23|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit23|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit23|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \instr_out_reg|instr1_reg|bit23|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit24|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit24|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2_combout  & \instr_out_reg|instr5_reg|bit24|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit24|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit24|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit24|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit24|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit24|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ) # (\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit24|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit24|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit24|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit24|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N22
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit24|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit24|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit24|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit24|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit24|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit24|dff_d2b~1_combout  = (\instr_out_reg|instr1_reg|bit24|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [24])

	.dataa(\instr_out_reg|instr1_reg|bit24|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit24|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit24|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \instr_out_reg|instr1_reg|bit24|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit25|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit25|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit25|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit25|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit25|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit25|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2_combout  & \instr_out_reg|instr5_reg|bit25|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit25|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit25|dff_d2b~1 .lut_mask = 16'h3300;
defparam \instr_out_reg|instr5_reg|bit25|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit25|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit25|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [25] & \instr_out_reg|instr1_reg|bit25|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [25]),
	.datad(\instr_out_reg|instr1_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit25|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit25|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit25|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit26|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit26|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit26|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit26|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit27|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit27|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit27|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2_combout )

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit27|dff_d2b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit27|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit27|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \instr_out_reg|instr5_reg|bit27|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit27|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit27|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout  & \instr_out_reg|instr2_reg|bit27|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit27|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit27|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr2_reg|bit27|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit28|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit28|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit28|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr1_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit28|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit28|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [28] & \instr_out_reg|instr1_reg|bit28|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit28|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit28|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \instr_out_reg|instr1_reg|bit28|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit29|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit29|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit29|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit29|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr1_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit29|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit29|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [29] & \instr_out_reg|instr1_reg|bit29|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit29|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit29|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \instr_out_reg|instr1_reg|bit29|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit29|dff_d2b~4 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit29|dff_d2b~4_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit29|dff_d2b~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit29|dff_d2b~4 .lut_mask = 16'h0A0A;
defparam \instr_out_reg|instr2_reg|bit29|dff_d2b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit30|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit30|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2_combout  & \instr_out_reg|instr5_reg|bit30|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2_combout ),
	.datac(\instr_out_reg|instr5_reg|bit30|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit30|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit30|dff_d2b~1 .lut_mask = 16'h3030;
defparam \instr_out_reg|instr5_reg|bit30|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit30|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit30|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit30|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit30|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1_combout  = (\registerFile|read_data1_mux|bit6|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|read_data1_mux|bit6|data_out~5_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1 .lut_mask = 16'hF000;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout  & \ALU_main|s[6]~1_combout )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ),
	.datac(\ALU_main|s[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (!\controlUnit|r_type_and6|and6_out~combout  & !\br_control~2_combout ))

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(\controlUnit|r_type_and6|and6_out~combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0 .lut_mask = 16'h000A;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1_combout  = (\registerFile|read_data2_mux|bit5|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0_combout )

	.dataa(\registerFile|read_data2_mux|bit5|data_out~5_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout  = (\ALU_main|s[5]~3_combout  & \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_main|s[5]~3_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 .lut_mask = 16'hF000;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0 .lut_mask = 16'h8880;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1_combout  = (\registerFile|read_data1_mux|bit5|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\registerFile|read_data1_mux|bit5|data_out~5_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1_combout  = (\registerFile|read_data1_mux|bit4|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|read_data1_mux|bit4|data_out~5_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1 .lut_mask = 16'hF000;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 .lut_mask = 16'hC800;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout  = (\ALU_main|s[2]~9_combout  & \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_main|s[2]~9_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 .lut_mask = 16'hF000;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0_combout  & \registerFile|read_data1_mux|bit1|data_out~5_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0_combout ),
	.datac(\registerFile|read_data1_mux|bit1|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout  & ((\ALU_main|s[1]~10_combout ) # ((\ALU_main|s[1]~11_combout  & \ALU_main|y_muxOut[1]~2_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ),
	.datab(\ALU_main|s[1]~10_combout ),
	.datac(\ALU_main|s[1]~11_combout ),
	.datad(\ALU_main|y_muxOut[1]~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 .lut_mask = 16'hA888;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0_combout  & \registerFile|read_data1_mux|bit7|data_out~5_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~0_combout ),
	.datac(\registerFile|read_data1_mux|bit7|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N14
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ) # (!\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 .lut_mask = 16'h3033;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N6
cycloneiv_lcell_comb \registerFile|i_load_bar~1 (
// Equation(s):
// \registerFile|i_load_bar~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~1 .lut_mask = 16'h0400;
defparam \registerFile|i_load_bar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneiv_lcell_comb \registerFile|reg1|l0|int_q~0 (
// Equation(s):
// \registerFile|reg1|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[0]~0_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l0|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~2clkctrl_outclk ),
	.datab(\registerFile|reg1|l0|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l0|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg1|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneiv_lcell_comb \registerFile|reg5|l0|int_q~0 (
// Equation(s):
// \registerFile|reg5|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((!\MemoryMUX|data_out[0]~0_combout ))) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (\registerFile|reg5|l0|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg5|l0|int_q~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\MemoryMUX|data_out[0]~0_combout ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l0|int_q~0 .lut_mask = 16'h3FBB;
defparam \registerFile|reg5|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneiv_lcell_comb \registerFile|reg4|l0|int_q~0 (
// Equation(s):
// \registerFile|reg4|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[0]~0_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l0|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg4|l0|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[0]~0_combout ),
	.datac(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l0|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg4|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1_combout ) # ((\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1 .lut_mask = 16'h5511;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneiv_lcell_comb \registerFile|reg7|l1|int_q~0 (
// Equation(s):
// \registerFile|reg7|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((!\MemoryMUX|data_out[1]~1_combout ))) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (\registerFile|reg7|l1|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~4clkctrl_outclk ),
	.datab(\registerFile|reg7|l1|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[1]~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l1|int_q~0 .lut_mask = 16'h4EFF;
defparam \registerFile|reg7|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneiv_lcell_comb \registerFile|reg6|l1|int_q~0 (
// Equation(s):
// \registerFile|reg6|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((!\MemoryMUX|data_out[1]~1_combout ))) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (\registerFile|reg6|l1|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg6|l1|int_q~0_combout ),
	.datab(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l1|int_q~0 .lut_mask = 16'h2FEF;
defparam \registerFile|reg6|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneiv_lcell_comb \registerFile|reg2|l1|int_q~0 (
// Equation(s):
// \registerFile|reg2|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[1]~1_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l1|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~1clkctrl_outclk ),
	.datab(\registerFile|reg2|l1|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l1|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg2|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneiv_lcell_comb \registerFile|reg1|l1|int_q~0 (
// Equation(s):
// \registerFile|reg1|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[1]~1_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l1|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg1|l1|int_q~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\MemoryMUX|data_out[1]~1_combout ),
	.datad(\registerFile|i_load_bar~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg1|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l1|int_q~0 .lut_mask = 16'h3FBB;
defparam \registerFile|reg1|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneiv_lcell_comb \registerFile|reg4|l2|int_q~0 (
// Equation(s):
// \registerFile|reg4|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[2]~2_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l2|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datab(\registerFile|reg4|l2|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[2]~2_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l2|int_q~0 .lut_mask = 16'h4EFF;
defparam \registerFile|reg4|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1_combout ) # ((\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1 .lut_mask = 16'h3033;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N30
cycloneiv_lcell_comb \registerFile|reg4|l3|int_q~0 (
// Equation(s):
// \registerFile|reg4|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[3]~3_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l3|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg4|l3|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[3]~3_combout ),
	.datac(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l3|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg4|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneiv_lcell_comb \registerFile|reg3|l3|int_q~0 (
// Equation(s):
// \registerFile|reg3|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((!\MemoryMUX|data_out[3]~3_combout ))) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (\registerFile|reg3|l3|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg3|l3|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[3]~3_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg3|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l3|int_q~0 .lut_mask = 16'h3FAF;
defparam \registerFile|reg3|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneiv_lcell_comb \registerFile|reg2|l3|int_q~0 (
// Equation(s):
// \registerFile|reg2|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[3]~3_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l3|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg2|l3|int_q~0_combout ),
	.datab(\registerFile|i_load_bar~1clkctrl_outclk ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[3]~3_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l3|int_q~0 .lut_mask = 16'h2FEF;
defparam \registerFile|reg2|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneiv_lcell_comb \registerFile|reg1|l3|int_q~0 (
// Equation(s):
// \registerFile|reg1|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[3]~3_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l3|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg1|l3|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[3]~3_combout ),
	.datac(\registerFile|i_load_bar~2clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg1|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l3|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg1|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
cycloneiv_lcell_comb \registerFile|reg0|l3|int_q~0 (
// Equation(s):
// \registerFile|reg0|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (!\MemoryMUX|data_out[3]~3_combout )) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((\registerFile|reg0|l3|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[3]~3_combout ),
	.datab(\registerFile|reg0|l3|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg0|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l3|int_q~0 .lut_mask = 16'h5FCF;
defparam \registerFile|reg0|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout ) # ((\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1 .lut_mask = 16'h0B0B;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneiv_lcell_comb \registerFile|reg7|l4|int_q~0 (
// Equation(s):
// \registerFile|reg7|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((!\MemoryMUX|data_out[4]~4_combout ))) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (\registerFile|reg7|l4|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg7|l4|int_q~0_combout ),
	.datab(\registerFile|i_load_bar~4clkctrl_outclk ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l4|int_q~0 .lut_mask = 16'h2FEF;
defparam \registerFile|reg7|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
cycloneiv_lcell_comb \registerFile|reg6|l4|int_q~0 (
// Equation(s):
// \registerFile|reg6|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((!\MemoryMUX|data_out[4]~4_combout ))) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (\registerFile|reg6|l4|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg6|l4|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[4]~4_combout ),
	.datac(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l4|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg6|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N12
cycloneiv_lcell_comb \registerFile|reg4|l4|int_q~0 (
// Equation(s):
// \registerFile|reg4|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[4]~4_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l4|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datab(\registerFile|reg4|l4|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l4|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg4|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N12
cycloneiv_lcell_comb \registerFile|reg2|l4|int_q~0 (
// Equation(s):
// \registerFile|reg2|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[4]~4_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l4|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|l4|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[4]~4_combout ),
	.datad(\registerFile|i_load_bar~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg2|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l4|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg2|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1_combout ))

	.dataa(\GClock~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0 .lut_mask = 16'h0202;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
cycloneiv_lcell_comb \registerFile|reg6|l5|int_q~0 (
// Equation(s):
// \registerFile|reg6|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (!\MemoryMUX|data_out[5]~5_combout )) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((\registerFile|reg6|l5|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[5]~5_combout ),
	.datab(\registerFile|reg6|l5|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l5|int_q~0 .lut_mask = 16'h5CFF;
defparam \registerFile|reg6|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
cycloneiv_lcell_comb \registerFile|reg4|l5|int_q~0 (
// Equation(s):
// \registerFile|reg4|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[5]~5_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l5|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datab(\registerFile|reg4|l5|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[5]~5_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l5|int_q~0 .lut_mask = 16'h4EFF;
defparam \registerFile|reg4|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneiv_lcell_comb \registerFile|reg3|l5|int_q~0 (
// Equation(s):
// \registerFile|reg3|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((!\MemoryMUX|data_out[5]~5_combout ))) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (\registerFile|reg3|l5|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg3|l5|int_q~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\MemoryMUX|data_out[5]~5_combout ),
	.datad(\registerFile|i_load_bar~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg3|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l5|int_q~0 .lut_mask = 16'h3FBB;
defparam \registerFile|reg3|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout ) # ((\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1 .lut_mask = 16'h3303;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N18
cycloneiv_lcell_comb \registerFile|reg6|l6|int_q~0 (
// Equation(s):
// \registerFile|reg6|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (!\MemoryMUX|data_out[6]~6_combout )) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((\registerFile|reg6|l6|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[6]~6_combout ),
	.datab(\registerFile|reg6|l6|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l6|int_q~0 .lut_mask = 16'h5CFF;
defparam \registerFile|reg6|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N24
cycloneiv_lcell_comb \registerFile|reg4|l6|int_q~0 (
// Equation(s):
// \registerFile|reg4|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[6]~6_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l6|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg4|l6|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datad(\MemoryMUX|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l6|int_q~0 .lut_mask = 16'h5DFD;
defparam \registerFile|reg4|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N10
cycloneiv_lcell_comb \registerFile|reg2|l6|int_q~0 (
// Equation(s):
// \registerFile|reg2|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[6]~6_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l6|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg2|l6|int_q~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|i_load_bar~1clkctrl_outclk ),
	.datad(\MemoryMUX|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l6|int_q~0 .lut_mask = 16'h3BFB;
defparam \registerFile|reg2|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1_combout ),
	.datab(gnd),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0 .lut_mask = 16'h0050;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1_combout ) # ((\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1 .lut_mask = 16'h2233;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N22
cycloneiv_lcell_comb \registerFile|reg7|l7|int_q~0 (
// Equation(s):
// \registerFile|reg7|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((!\MemoryMUX|data_out[7]~7_combout ))) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (\registerFile|reg7|l7|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg7|l7|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[7]~7_combout ),
	.datad(\registerFile|i_load_bar~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg7|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l7|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg7|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N20
cycloneiv_lcell_comb \registerFile|reg6|l7|int_q~0 (
// Equation(s):
// \registerFile|reg6|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (!\MemoryMUX|data_out[7]~7_combout )) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((\registerFile|reg6|l7|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[7]~7_combout ),
	.datab(\registerFile|reg6|l7|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l7|int_q~0 .lut_mask = 16'h5CFF;
defparam \registerFile|reg6|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N12
cycloneiv_lcell_comb \registerFile|reg3|l7|int_q~0 (
// Equation(s):
// \registerFile|reg3|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((!\MemoryMUX|data_out[7]~7_combout ))) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (\registerFile|reg3|l7|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg3|l7|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[7]~7_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg3|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l7|int_q~0 .lut_mask = 16'h3FAF;
defparam \registerFile|reg3|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N22
cycloneiv_lcell_comb \registerFile|reg2|l7|int_q~0 (
// Equation(s):
// \registerFile|reg2|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[7]~7_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l7|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|l7|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[7]~7_combout ),
	.datad(\registerFile|i_load_bar~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg2|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l7|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg2|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneiv_lcell_comb \registerFile|reg0|l7|int_q~0 (
// Equation(s):
// \registerFile|reg0|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((!\MemoryMUX|data_out[7]~7_combout ))) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (\registerFile|reg0|l7|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg0|l7|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[7]~7_combout ),
	.datac(\registerFile|i_load_bar~3clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg0|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l7|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg0|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1 .lut_mask = 16'h0F05;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout  & \GClock~input_o 
// ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 .lut_mask = 16'h3733;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout  & \GClock~input_o 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout  & (\GClock~input_o  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout 
// ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 .lut_mask = 16'h3373;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout  & (((\GClock~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 .lut_mask = 16'h002F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout 
// ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 .lut_mask = 16'h02FF;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2 .lut_mask = 16'h0E0E;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout  & (((\GClock~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout 
// ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 .lut_mask = 16'h333B;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0 .lut_mask = 16'h0030;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & \GReset~input_o )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2~0_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\br_control~2_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0 .lut_mask = 16'h0100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1 .lut_mask = 16'h3303;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0 .lut_mask = 16'h0050;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0_combout  = (\GReset~input_o  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0_combout )))

	.dataa(\GReset~input_o ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\br_control~2_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1 .lut_mask = 16'h3303;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout  & (\GClock~input_o  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout 
// ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 .lut_mask = 16'h0F4F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2 .lut_mask = 16'h3322;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0 .lut_mask = 16'h0303;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1_combout ))

	.dataa(gnd),
	.datab(\GClock~input_o ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0 .lut_mask = 16'h000C;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0_combout  = (\GReset~input_o  & (!\br_control~2_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0_combout )))

	.dataa(\GReset~input_o ),
	.datab(\br_control~2_combout ),
	.datac(\controlUnit|j_and6|and6_out~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1 .lut_mask = 16'h0F05;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1_combout ),
	.datab(gnd),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0 .lut_mask = 16'h0050;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1 .lut_mask = 16'h003B;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 .lut_mask = 16'h002F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0 .lut_mask = 16'h0300;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0_combout  = (\GReset~input_o  & (!\br_control~2_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0_combout  & !\controlUnit|j_and6|and6_out~0_combout )))

	.dataa(\GReset~input_o ),
	.datab(\br_control~2_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2~0_combout ),
	.datad(\controlUnit|j_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1 .lut_mask = 16'h00F5;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout  & (\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 .lut_mask = 16'h3373;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2 .lut_mask = 16'h3322;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1 .lut_mask = 16'h005D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 .lut_mask = 16'h005D;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout  & (((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout  & \GClock~input_o )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1 .lut_mask = 16'h0075;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0 .lut_mask = 16'h0030;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0_combout  = (!\br_control~2_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0_combout )))

	.dataa(\br_control~2_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1 .lut_mask = 16'h00CF;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1_combout ),
	.datab(gnd),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0 .lut_mask = 16'h0050;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0_combout  = (!\br_control~2_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0_combout )))

	.dataa(\br_control~2_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1 .lut_mask = 16'h00F3;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 .lut_mask = 16'h3733;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2 .lut_mask = 16'h0F0A;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 .lut_mask = 16'h005D;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1 .lut_mask = 16'h003B;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 .lut_mask = 16'h555D;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2 .lut_mask = 16'h00FA;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 .lut_mask = 16'h002F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 .lut_mask = 16'h333B;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0 .lut_mask = 16'h000F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 .lut_mask = 16'h004F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout  & (\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 .lut_mask = 16'h04FF;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2 .lut_mask = 16'h0F0C;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0 .lut_mask = 16'h000F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout  & (((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout  & \GClock~input_o )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1 .lut_mask = 16'h0075;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 .lut_mask = 16'h0F2F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2 .lut_mask = 16'h5550;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout  & (\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 .lut_mask = 16'h5575;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2 .lut_mask = 16'h0F0A;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0 .lut_mask = 16'h000F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1 .lut_mask = 16'h3733;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1_combout  = ((\GClock~input_o  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1 .lut_mask = 16'h02FF;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1 .lut_mask = 16'h10FF;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2 .lut_mask = 16'h0F0C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1_combout  & \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1_combout ),
	.datac(gnd),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 .lut_mask = 16'h3300;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0_combout  & \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1 .lut_mask = 16'hFFA0;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout ))))

	.dataa(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1_combout  = (\PC_register|bit0|o_q~1_combout  & \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC_register|bit0|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1_combout  = (!\PC_register|bit2|o_q~1_combout  & \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0_combout )

	.dataa(\PC_register|bit2|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1 .lut_mask = 16'h5500;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0_combout  & (\PC_register|bit2|o_q~1_combout  $ (\PC_register|bit3|o_q~1_combout )))

	.dataa(\PC_register|bit2|o_q~1_combout ),
	.datab(gnd),
	.datac(\PC_register|bit3|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1 .lut_mask = 16'h5A00;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0_combout  & (\PC_register|bit5|o_q~1_combout  $ (((\PC_4_Adder|u3|CarryOut3~combout  & \PC_register|bit4|o_q~1_combout )))))

	.dataa(\PC_4_Adder|u3|CarryOut3~combout ),
	.datab(\PC_register|bit4|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~0_combout ),
	.datad(\PC_register|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1 .lut_mask = 16'h7080;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0 .lut_mask = 16'hA080;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0_combout  & (\PC_register|bit6|o_q~1_combout  $ (((\PC_register|bit5|o_q~1_combout  & \PC_4_Adder|u4|CarryOut3~combout )))))

	.dataa(\PC_register|bit6|o_q~1_combout ),
	.datab(\PC_register|bit5|o_q~1_combout ),
	.datac(\PC_4_Adder|u4|CarryOut3~combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1 .lut_mask = 16'h6A00;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0_combout  & (\PC_register|bit7|o_q~1_combout  $ (((\PC_register|bit6|o_q~1_combout  & \PC_4_Adder|u5|CarryOut3~combout )))))

	.dataa(\PC_register|bit6|o_q~1_combout ),
	.datab(\PC_register|bit7|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~0_combout ),
	.datad(\PC_4_Adder|u5|CarryOut3~combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1 .lut_mask = 16'h60C0;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0 .lut_mask = 16'hF0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0 .lut_mask = 16'hAAA0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [7])

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0 .lut_mask = 16'hAAA0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout  = (\GReset~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout  & ((!\GClock~input_o ) # (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0 .lut_mask = 16'h0222;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0 .lut_mask = 16'hF0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [9] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit9|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0 .lut_mask = 16'hF0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [14] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit14|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0 .lut_mask = 16'hF0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0 .lut_mask = 16'hAA88;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [19])

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit19|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0 .lut_mask = 16'hF0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [20] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit20|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 .lut_mask = 16'hC800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout  = (\GReset~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout  & ((!\GClock~input_o ) # (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0 .lut_mask = 16'h040C;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit29|dff_d2b~4_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit29|dff_d2b~4_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1_combout ) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1 .lut_mask = 16'h0F03;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1_combout  & \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & (\FwdB_mux|mux3|data_out[2]~8_combout )) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout )))))

	.dataa(\fwdUnit|Fwd_B[1]~1_combout ),
	.datab(\FwdB_mux|mux3|data_out[2]~8_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 .lut_mask = 16'hD800;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & (\FwdB_mux|mux3|data_out[3]~6_combout )) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout )))))

	.dataa(\fwdUnit|Fwd_B[1]~1_combout ),
	.datab(\FwdB_mux|mux3|data_out[3]~6_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 .lut_mask = 16'hD080;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[4]~4_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ),
	.datac(\FwdB_mux|mux3|data_out[4]~4_combout ),
	.datad(\fwdUnit|Fwd_B[1]~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 .lut_mask = 16'hC088;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[5]~2_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.datab(\FwdB_mux|mux3|data_out[5]~2_combout ),
	.datac(\fwdUnit|Fwd_B[1]~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 .lut_mask = 16'hCA00;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & (\FwdB_mux|mux3|data_out[6]~0_combout )) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout )))))

	.dataa(\fwdUnit|Fwd_B[1]~1_combout ),
	.datab(\FwdB_mux|mux3|data_out[6]~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 .lut_mask = 16'hD800;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0 .lut_mask = 16'hC800;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1_combout  = (!\br_control~2_combout  & (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0_combout  & \controlUnit|lw_and6|and6_out~0_combout ))

	.dataa(gnd),
	.datab(\br_control~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~0_combout ),
	.datad(\controlUnit|lw_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1 .lut_mask = 16'h3000;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1_combout ) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1 .lut_mask = 16'h00F3;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1_combout  = (!\br_control~2_combout  & (\controlUnit|sw_and6|and6_out~combout  & \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\br_control~2_combout ),
	.datac(\controlUnit|sw_and6|and6_out~combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1 .lut_mask = 16'h3000;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N18
cycloneiv_lcell_comb \ALU_main|u0|CarryOut2 (
// Equation(s):
// \ALU_main|u0|CarryOut2~combout  = (\ALU_main|y_muxOut[0]~1_combout  & ((\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[0]~10_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ))))

	.dataa(\fwdUnit|Fwd_A[1]~1_combout ),
	.datab(\ALU_main|y_muxOut[0]~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.datad(\FwdA_mux|mux3|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\ALU_main|u0|CarryOut2~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u0|CarryOut2 .lut_mask = 16'hC840;
defparam \ALU_main|u0|CarryOut2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3 .lut_mask = 16'h030B;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3 .lut_mask = 16'h050D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiv_clkctrl \registerFile|i_load_bar~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~1clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~1clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiv_io_obuf \muxOut[0]~output (
	.i(\OutputMUX|bit0|data_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[0]~output .bus_hold = "false";
defparam \muxOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \muxOut[1]~output (
	.i(\OutputMUX|bit1|data_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[1]~output .bus_hold = "false";
defparam \muxOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \muxOut[2]~output (
	.i(\OutputMUX|bit2|data_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[2]~output .bus_hold = "false";
defparam \muxOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \muxOut[3]~output (
	.i(\OutputMUX|bit3|data_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[3]~output .bus_hold = "false";
defparam \muxOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \muxOut[4]~output (
	.i(\OutputMUX|bit4|data_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[4]~output .bus_hold = "false";
defparam \muxOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \muxOut[5]~output (
	.i(\OutputMUX|bit5|data_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[5]~output .bus_hold = "false";
defparam \muxOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \muxOut[6]~output (
	.i(\OutputMUX|bit6|data_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[6]~output .bus_hold = "false";
defparam \muxOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \muxOut[7]~output (
	.i(\OutputMUX|bit7|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\muxOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \muxOut[7]~output .bus_hold = "false";
defparam \muxOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \instructionOut[0]~output (
	.i(\instr_out_reg|mux4|bit0|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[0]~output .bus_hold = "false";
defparam \instructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \instructionOut[1]~output (
	.i(\instr_out_reg|mux4|bit1|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[1]~output .bus_hold = "false";
defparam \instructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneiv_io_obuf \instructionOut[2]~output (
	.i(\instr_out_reg|mux4|bit2|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[2]~output .bus_hold = "false";
defparam \instructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \instructionOut[3]~output (
	.i(\instr_out_reg|mux4|bit3|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[3]~output .bus_hold = "false";
defparam \instructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \instructionOut[4]~output (
	.i(\instr_out_reg|mux4|bit4|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[4]~output .bus_hold = "false";
defparam \instructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \instructionOut[5]~output (
	.i(\instr_out_reg|mux4|bit5|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[5]~output .bus_hold = "false";
defparam \instructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \instructionOut[6]~output (
	.i(\instr_out_reg|mux4|bit6|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[6]~output .bus_hold = "false";
defparam \instructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \instructionOut[7]~output (
	.i(\instr_out_reg|mux4|bit7|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[7]~output .bus_hold = "false";
defparam \instructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \instructionOut[8]~output (
	.i(\instr_out_reg|mux3|bit0|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[8]~output .bus_hold = "false";
defparam \instructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \instructionOut[9]~output (
	.i(\instr_out_reg|mux3|bit1|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[9]~output .bus_hold = "false";
defparam \instructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \instructionOut[10]~output (
	.i(\instr_out_reg|mux3|bit2|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[10]~output .bus_hold = "false";
defparam \instructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \instructionOut[11]~output (
	.i(\instr_out_reg|mux3|bit3|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[11]~output .bus_hold = "false";
defparam \instructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \instructionOut[12]~output (
	.i(\instr_out_reg|mux3|bit4|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[12]~output .bus_hold = "false";
defparam \instructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiv_io_obuf \instructionOut[13]~output (
	.i(\instr_out_reg|mux3|bit5|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[13]~output .bus_hold = "false";
defparam \instructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \instructionOut[14]~output (
	.i(\instr_out_reg|mux3|bit6|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[14]~output .bus_hold = "false";
defparam \instructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N9
cycloneiv_io_obuf \instructionOut[15]~output (
	.i(\instr_out_reg|mux3|bit7|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[15]~output .bus_hold = "false";
defparam \instructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N2
cycloneiv_io_obuf \instructionOut[16]~output (
	.i(\instr_out_reg|mux2|bit0|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[16]~output .bus_hold = "false";
defparam \instructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \instructionOut[17]~output (
	.i(\instr_out_reg|mux2|bit1|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[17]~output .bus_hold = "false";
defparam \instructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \instructionOut[18]~output (
	.i(\instr_out_reg|mux2|bit2|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[18]~output .bus_hold = "false";
defparam \instructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \instructionOut[19]~output (
	.i(\instr_out_reg|mux2|bit3|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[19]~output .bus_hold = "false";
defparam \instructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \instructionOut[20]~output (
	.i(\instr_out_reg|mux2|bit4|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[20]~output .bus_hold = "false";
defparam \instructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \instructionOut[21]~output (
	.i(\instr_out_reg|mux2|bit5|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[21]~output .bus_hold = "false";
defparam \instructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \instructionOut[22]~output (
	.i(\instr_out_reg|mux2|bit6|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[22]~output .bus_hold = "false";
defparam \instructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \instructionOut[23]~output (
	.i(\instr_out_reg|mux2|bit7|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[23]~output .bus_hold = "false";
defparam \instructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \instructionOut[24]~output (
	.i(\instr_out_reg|mux1|bit0|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[24]~output .bus_hold = "false";
defparam \instructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiv_io_obuf \instructionOut[25]~output (
	.i(\instr_out_reg|mux1|bit1|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[25]~output .bus_hold = "false";
defparam \instructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \instructionOut[26]~output (
	.i(\instr_out_reg|mux1|bit2|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[26]~output .bus_hold = "false";
defparam \instructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \instructionOut[27]~output (
	.i(\instr_out_reg|mux1|bit3|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[27]~output .bus_hold = "false";
defparam \instructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \instructionOut[28]~output (
	.i(\instr_out_reg|mux1|bit4|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[28]~output .bus_hold = "false";
defparam \instructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneiv_io_obuf \instructionOut[29]~output (
	.i(\instr_out_reg|mux1|bit5|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[29]~output .bus_hold = "false";
defparam \instructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \instructionOut[30]~output (
	.i(\instr_out_reg|mux1|bit6|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[30]~output .bus_hold = "false";
defparam \instructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \instructionOut[31]~output (
	.i(\instr_out_reg|mux1|bit7|data_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[31]~output .bus_hold = "false";
defparam \instructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N9
cycloneiv_io_obuf \BranchOut~output (
	.i(\controlUnit|beq_and6|and6_out~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchOut~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchOut~output .bus_hold = "false";
defparam \BranchOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \ZeroOut~output (
	.i(!\ALU_main|i_z~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZeroOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ZeroOut~output .bus_hold = "false";
defparam \ZeroOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \MemWriteOut~output (
	.i(\controlUnit|sw_and6|and6_out~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteOut~output .bus_hold = "false";
defparam \MemWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \RegWriteOut~output (
	.i(\controlUnit|RegWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteOut~output .bus_hold = "false";
defparam \RegWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \valueSelect[2]~input (
	.i(valueSelect[2]),
	.ibar(gnd),
	.o(\valueSelect[2]~input_o ));
// synopsys translate_off
defparam \valueSelect[2]~input .bus_hold = "false";
defparam \valueSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N1
cycloneiv_io_ibuf \valueSelect[0]~input (
	.i(valueSelect[0]),
	.ibar(gnd),
	.o(\valueSelect[0]~input_o ));
// synopsys translate_off
defparam \valueSelect[0]~input .bus_hold = "false";
defparam \valueSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [18] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \GClock~input (
	.i(GClock),
	.ibar(gnd),
	.o(\GClock~input_o ));
// synopsys translate_off
defparam \GClock~input .bus_hold = "false";
defparam \GClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N8
cycloneiv_io_ibuf \GReset~input (
	.i(GReset),
	.ibar(gnd),
	.o(\GReset~input_o ));
// synopsys translate_off
defparam \GReset~input .bus_hold = "false";
defparam \GReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (\GClock~input_o  & (\GReset~input_o  & !\br_control~2_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0 .lut_mask = 16'h0040;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0 .lut_mask = 16'hF0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout ))

	.dataa(\GClock~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0 .lut_mask = 16'h0022;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0_combout  & (\GReset~input_o  & !\br_control~2_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1 .lut_mask = 16'h5055;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N12
cycloneiv_lcell_comb \registerFile|reg4|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg4|bit0|dff_d2b~1_combout ) # (\registerFile|reg4|bit0|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg4|bit0|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg4|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg4|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N0
cycloneiv_lcell_comb \registerFile|reg4|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg4|bit0|dff_d2b~1_combout ) # ((\registerFile|reg4|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg4|bit0|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg4|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit0|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg4|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y15_N22
cycloneiv_lcell_comb \registerFile|reg4|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit0|o_q~1_combout  = (!\registerFile|reg4|bit0|dff_d1b~0_combout  & ((\registerFile|reg4|bit0|o_q~1_combout ) # (!\registerFile|reg4|bit0|dff_d2b~0_combout )))

	.dataa(\registerFile|reg4|bit0|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg4|bit0|o_q~1_combout ),
	.datad(\registerFile|reg4|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit0|o_q~1 .lut_mask = 16'h5055;
defparam \registerFile|reg4|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \GClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GClock~inputclkctrl .clock_type = "global clock";
defparam \GClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneiv_lcell_comb \PC_register|bit0|dff_d1b~0 (
// Equation(s):
// \PC_register|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\PC_register|bit0|dff_d2b~2_combout ) # (\PC_register|bit0|dff_d1b~0_combout ))))

	.dataa(\PC_register|bit0|dff_d2b~2_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \PC_register|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneiv_lcell_comb \PC_register|bit0|dff_d2b~0 (
// Equation(s):
// \PC_register|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\PC_register|bit0|dff_d2b~2_combout ) # ((\PC_register|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\PC_register|bit0|dff_d2b~2_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \PC_register|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneiv_lcell_comb \PC_register|bit0|o_q~1 (
// Equation(s):
// \PC_register|bit0|o_q~1_combout  = (\PC_register|bit0|dff_d1b~0_combout ) # ((\PC_register|bit0|o_q~1_combout  & \PC_register|bit0|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit0|dff_d1b~0_combout ),
	.datac(\PC_register|bit0|o_q~1_combout ),
	.datad(\PC_register|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit0|o_q~1 .lut_mask = 16'hFCCC;
defparam \PC_register|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (((\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1_combout  = (\PC_register|bit1|o_q~1_combout  & \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\PC_register|bit1|o_q~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0 .lut_mask = 16'h8880;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1 .lut_mask = 16'h3033;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneiv_lcell_comb \PC_register|bit1|dff_d2b~1 (
// Equation(s):
// \PC_register|bit1|dff_d2b~1_combout  = (\br_control~2_combout  & ((!\IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1_combout ))) # (!\br_control~2_combout  & (\PC_register|bit1|o_q~1_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit1|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit1|o_q~1_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\PC_register|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit1|dff_d2b~1 .lut_mask = 16'h0FCC;
defparam \PC_register|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneiv_lcell_comb \PC_register|bit1|dff_d2b~0 (
// Equation(s):
// \PC_register|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\PC_register|bit1|dff_d1b~0_combout ) # ((\PC_register|bit1|dff_d2b~2_combout ) # (!\GClock~input_o ))))

	.dataa(\PC_register|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\PC_register|bit1|dff_d2b~2_combout ),
	.cin(gnd),
	.combout(\PC_register|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit1|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \PC_register|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
cycloneiv_lcell_comb \PC_register|bit1|dff_d2b~2 (
// Equation(s):
// \PC_register|bit1|dff_d2b~2_combout  = (\PC_register|bit1|dff_d2b~1_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & \PC_register|bit1|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit1|dff_d2b~1_combout ),
	.datac(\controlUnit|j_and6|and6_out~0_combout ),
	.datad(\PC_register|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit1|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit1|dff_d2b~2 .lut_mask = 16'h0C00;
defparam \PC_register|bit1|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
cycloneiv_lcell_comb \PC_register|bit1|dff_d1b~0 (
// Equation(s):
// \PC_register|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\PC_register|bit1|dff_d1b~0_combout ) # (\PC_register|bit1|dff_d2b~2_combout ))))

	.dataa(\PC_register|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\PC_register|bit1|dff_d2b~2_combout ),
	.cin(gnd),
	.combout(\PC_register|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \PC_register|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneiv_lcell_comb \PC_register|bit1|o_q~1 (
// Equation(s):
// \PC_register|bit1|o_q~1_combout  = (\PC_register|bit1|dff_d1b~0_combout ) # ((\PC_register|bit1|o_q~1_combout  & \PC_register|bit1|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit1|o_q~1_combout ),
	.datac(\PC_register|bit1|dff_d1b~0_combout ),
	.datad(\PC_register|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit1|o_q~1 .lut_mask = 16'hFCF0;
defparam \PC_register|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneiv_lcell_comb \PC_register|bit3|dff_d1b~0 (
// Equation(s):
// \PC_register|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\PC_register|bit3|dff_d2b~2_combout ) # (\PC_register|bit3|dff_d1b~0_combout ))))

	.dataa(\PC_register|bit3|dff_d2b~2_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit3|dff_d1b~0 .lut_mask = 16'hC080;
defparam \PC_register|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneiv_lcell_comb \PC_register|bit3|dff_d2b~0 (
// Equation(s):
// \PC_register|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\PC_register|bit3|dff_d2b~2_combout ) # ((\PC_register|bit3|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\PC_register|bit3|dff_d2b~2_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit3|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \PC_register|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneiv_lcell_comb \PC_register|bit3|o_q~1 (
// Equation(s):
// \PC_register|bit3|o_q~1_combout  = (\PC_register|bit3|dff_d1b~0_combout ) # ((\PC_register|bit3|o_q~1_combout  & \PC_register|bit3|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit3|o_q~1_combout ),
	.datac(\PC_register|bit3|dff_d2b~0_combout ),
	.datad(\PC_register|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit3|o_q~1 .lut_mask = 16'hFFC0;
defparam \PC_register|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0 .lut_mask = 16'hC8C8;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & !\br_control~2_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2~0_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1 .lut_mask = 16'h2323;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0_combout  & (\PC_register|bit4|o_q~1_combout  $ (((\PC_register|bit3|o_q~1_combout  & \PC_register|bit2|o_q~1_combout )))))

	.dataa(\PC_register|bit3|o_q~1_combout ),
	.datab(\PC_register|bit4|o_q~1_combout ),
	.datac(\PC_register|bit2|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1 .lut_mask = 16'h6C00;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout ) # (\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout ) # ((\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout  = (!\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ) # (!\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d2b~0_combout ),
	.datac(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1 .lut_mask = 16'h00F3;
defparam \IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N2
cycloneiv_lcell_comb \BranchAdder|u4|Si~0 (
// Equation(s):
// \BranchAdder|u4|Si~0_combout  = \BranchAdder|u3|Ci_1~0_combout  $ (\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout  $ (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ))

	.dataa(\BranchAdder|u3|Ci_1~0_combout ),
	.datab(\IF_ID_Buffer_entity|pc_plus4_reg|bit4|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BranchAdder|u4|Si~0_combout ),
	.cout());
// synopsys translate_off
defparam \BranchAdder|u4|Si~0 .lut_mask = 16'h9696;
defparam \BranchAdder|u4|Si~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N26
cycloneiv_lcell_comb \PC_register|bit4|dff_d2b~1 (
// Equation(s):
// \PC_register|bit4|dff_d2b~1_combout  = (\br_control~2_combout  & (((\BranchAdder|u4|Si~0_combout )))) # (!\br_control~2_combout  & (\PC_4_Adder|u3|CarryOut3~combout  $ ((\PC_register|bit4|o_q~1_combout ))))

	.dataa(\PC_4_Adder|u3|CarryOut3~combout ),
	.datab(\PC_register|bit4|o_q~1_combout ),
	.datac(\br_control~2_combout ),
	.datad(\BranchAdder|u4|Si~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit4|dff_d2b~1 .lut_mask = 16'hF606;
defparam \PC_register|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N16
cycloneiv_lcell_comb \PC_register|bit4|dff_d2b~0 (
// Equation(s):
// \PC_register|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\PC_register|bit4|dff_d2b~2_combout ) # ((\PC_register|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\PC_register|bit4|dff_d2b~2_combout ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit4|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \PC_register|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N8
cycloneiv_lcell_comb \PC_register|bit4|dff_d2b~2 (
// Equation(s):
// \PC_register|bit4|dff_d2b~2_combout  = (\PC_register|bit4|dff_d2b~0_combout  & ((\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout )) # (!\controlUnit|j_and6|and6_out~0_combout  & 
// ((\PC_register|bit4|dff_d2b~1_combout )))))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ),
	.datac(\PC_register|bit4|dff_d2b~1_combout ),
	.datad(\PC_register|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit4|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit4|dff_d2b~2 .lut_mask = 16'h7200;
defparam \PC_register|bit4|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N20
cycloneiv_lcell_comb \PC_register|bit4|dff_d1b~0 (
// Equation(s):
// \PC_register|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\PC_register|bit4|dff_d2b~2_combout ) # (\PC_register|bit4|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\PC_register|bit4|dff_d2b~2_combout ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \PC_register|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N18
cycloneiv_lcell_comb \PC_register|bit4|o_q~1 (
// Equation(s):
// \PC_register|bit4|o_q~1_combout  = (\PC_register|bit4|dff_d1b~0_combout ) # ((\PC_register|bit4|o_q~1_combout  & \PC_register|bit4|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit4|dff_d1b~0_combout ),
	.datac(\PC_register|bit4|o_q~1_combout ),
	.datad(\PC_register|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit4|o_q~1 .lut_mask = 16'hFCCC;
defparam \PC_register|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneiv_lcell_comb \PC_register|bit5|dff_d1b~0 (
// Equation(s):
// \PC_register|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\PC_register|bit5|dff_d2b~2_combout ) # (\PC_register|bit5|dff_d1b~0_combout ))))

	.dataa(\PC_register|bit5|dff_d2b~2_combout ),
	.datab(\PC_register|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\PC_register|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit5|dff_d1b~0 .lut_mask = 16'hE000;
defparam \PC_register|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneiv_lcell_comb \PC_register|bit5|dff_d2b~0 (
// Equation(s):
// \PC_register|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\PC_register|bit5|dff_d2b~2_combout ) # ((\PC_register|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\PC_register|bit5|dff_d2b~2_combout ),
	.datab(\PC_register|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\PC_register|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit5|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \PC_register|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneiv_lcell_comb \PC_register|bit5|o_q~1 (
// Equation(s):
// \PC_register|bit5|o_q~1_combout  = (\PC_register|bit5|dff_d1b~0_combout ) # ((\PC_register|bit5|o_q~1_combout  & \PC_register|bit5|dff_d2b~0_combout ))

	.dataa(\PC_register|bit5|o_q~1_combout ),
	.datab(gnd),
	.datac(\PC_register|bit5|dff_d1b~0_combout ),
	.datad(\PC_register|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit5|o_q~1 .lut_mask = 16'hFAF0;
defparam \PC_register|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & \GReset~input_o )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2~0_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\br_control~2_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0 .lut_mask = 16'h0100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [4] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0 .lut_mask = 16'hAA88;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1 .lut_mask = 16'h00BB;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N0
cycloneiv_lcell_comb \PC_register|bit6|dff_d2b~0 (
// Equation(s):
// \PC_register|bit6|dff_d2b~0_combout  = (\GReset~input_o  & (((\PC_register|bit6|dff_d1b~0_combout ) # (\PC_register|bit6|dff_d2b~2_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\PC_register|bit6|dff_d1b~0_combout ),
	.datad(\PC_register|bit6|dff_d2b~2_combout ),
	.cin(gnd),
	.combout(\PC_register|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit6|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \PC_register|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N28
cycloneiv_lcell_comb \PC_register|bit6|dff_d2b~2 (
// Equation(s):
// \PC_register|bit6|dff_d2b~2_combout  = (\PC_register|bit6|dff_d2b~0_combout  & ((\controlUnit|j_and6|and6_out~0_combout  & ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ))) # (!\controlUnit|j_and6|and6_out~0_combout  & 
// (\PC_register|bit6|dff_d2b~1_combout ))))

	.dataa(\PC_register|bit6|dff_d2b~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit4|o_q~1_combout ),
	.datac(\controlUnit|j_and6|and6_out~0_combout ),
	.datad(\PC_register|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit6|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit6|dff_d2b~2 .lut_mask = 16'h3A00;
defparam \PC_register|bit6|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N4
cycloneiv_lcell_comb \PC_register|bit6|dff_d1b~0 (
// Equation(s):
// \PC_register|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\PC_register|bit6|dff_d1b~0_combout ) # (\PC_register|bit6|dff_d2b~2_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\PC_register|bit6|dff_d1b~0_combout ),
	.datad(\PC_register|bit6|dff_d2b~2_combout ),
	.cin(gnd),
	.combout(\PC_register|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit6|dff_d1b~0 .lut_mask = 16'h8880;
defparam \PC_register|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N22
cycloneiv_lcell_comb \PC_register|bit6|o_q~1 (
// Equation(s):
// \PC_register|bit6|o_q~1_combout  = (\PC_register|bit6|dff_d1b~0_combout ) # ((\PC_register|bit6|o_q~1_combout  & \PC_register|bit6|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit6|dff_d1b~0_combout ),
	.datac(\PC_register|bit6|o_q~1_combout ),
	.datad(\PC_register|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit6|o_q~1 .lut_mask = 16'hFCCC;
defparam \PC_register|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0 .lut_mask = 16'hF0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout ))

	.dataa(\GClock~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0 .lut_mask = 16'h0022;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\br_control~2_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1 .lut_mask = 16'h00CF;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N16
cycloneiv_lcell_comb \PC_register|bit7|dff_d2b~3 (
// Equation(s):
// \PC_register|bit7|dff_d2b~3_combout  = (\PC_register|bit7|dff_d2b~0_combout  & ((\controlUnit|j_and6|and6_out~0_combout  & ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ))) # (!\controlUnit|j_and6|and6_out~0_combout  & 
// (\PC_register|bit7|dff_d2b~2_combout ))))

	.dataa(\PC_register|bit7|dff_d2b~2_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\PC_register|bit7|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\PC_register|bit7|dff_d2b~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit7|dff_d2b~3 .lut_mask = 16'h20E0;
defparam \PC_register|bit7|dff_d2b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N18
cycloneiv_lcell_comb \PC_register|bit7|dff_d1b~0 (
// Equation(s):
// \PC_register|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\PC_register|bit7|dff_d2b~3_combout ) # (\PC_register|bit7|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\PC_register|bit7|dff_d2b~3_combout ),
	.datac(\GReset~input_o ),
	.datad(\PC_register|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit7|dff_d1b~0 .lut_mask = 16'hA080;
defparam \PC_register|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N8
cycloneiv_lcell_comb \PC_register|bit7|dff_d2b~0 (
// Equation(s):
// \PC_register|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\PC_register|bit7|dff_d2b~3_combout ) # (\PC_register|bit7|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\PC_register|bit7|dff_d2b~3_combout ),
	.datac(\GReset~input_o ),
	.datad(\PC_register|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit7|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \PC_register|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N14
cycloneiv_lcell_comb \PC_register|bit7|o_q~1 (
// Equation(s):
// \PC_register|bit7|o_q~1_combout  = (\PC_register|bit7|dff_d1b~0_combout ) # ((\PC_register|bit7|dff_d2b~0_combout  & \PC_register|bit7|o_q~1_combout ))

	.dataa(gnd),
	.datab(\PC_register|bit7|dff_d2b~0_combout ),
	.datac(\PC_register|bit7|o_q~1_combout ),
	.datad(\PC_register|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit7|o_q~1 .lut_mask = 16'hFFC0;
defparam \PC_register|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [0])

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0 .lut_mask = 16'hCCC0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout ))

	.dataa(\GClock~input_o ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0 .lut_mask = 16'h000A;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0_combout  = (!\br_control~2_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0_combout )))

	.dataa(\br_control~2_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1 .lut_mask = 16'h00CF;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N20
cycloneiv_lcell_comb \PC_register|bit2|dff_d2b~2 (
// Equation(s):
// \PC_register|bit2|dff_d2b~2_combout  = (\PC_register|bit2|dff_d2b~0_combout  & ((\controlUnit|j_and6|and6_out~0_combout  & ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ))) # (!\controlUnit|j_and6|and6_out~0_combout  & 
// (\PC_register|bit2|dff_d2b~1_combout ))))

	.dataa(\PC_register|bit2|dff_d2b~1_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ),
	.datad(\PC_register|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit2|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit2|dff_d2b~2 .lut_mask = 16'h2E00;
defparam \PC_register|bit2|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N0
cycloneiv_lcell_comb \PC_register|bit2|dff_d1b~0 (
// Equation(s):
// \PC_register|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\PC_register|bit2|dff_d2b~2_combout ) # (\PC_register|bit2|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\PC_register|bit2|dff_d2b~2_combout ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \PC_register|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N28
cycloneiv_lcell_comb \PC_register|bit2|dff_d2b~0 (
// Equation(s):
// \PC_register|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\PC_register|bit2|dff_d2b~2_combout ) # ((\PC_register|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\PC_register|bit2|dff_d2b~2_combout ),
	.datac(\GClock~input_o ),
	.datad(\PC_register|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit2|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \PC_register|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N6
cycloneiv_lcell_comb \PC_register|bit2|o_q~1 (
// Equation(s):
// \PC_register|bit2|o_q~1_combout  = (\PC_register|bit2|dff_d1b~0_combout ) # ((\PC_register|bit2|o_q~1_combout  & \PC_register|bit2|dff_d2b~0_combout ))

	.dataa(\PC_register|bit2|o_q~1_combout ),
	.datab(\PC_register|bit2|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\PC_register|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\PC_register|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_register|bit2|o_q~1 .lut_mask = 16'hFF88;
defparam \PC_register|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [17] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [17]),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0 .lut_mask = 16'h0050;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\br_control~2_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0 .lut_mask = 16'hCCC0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d2b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1 .lut_mask = 16'h0B0B;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [16] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [16]),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0 .lut_mask = 16'h1100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0_combout  & (\GReset~input_o  & !\br_control~2_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1 .lut_mask = 16'h4545;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit0|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit0|data_out~5_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((\registerFile|reg4|bit0|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (\registerFile|reg5|bit0|o_q~1_combout )))) # (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & (((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ))))

	.dataa(\registerFile|reg5|bit0|o_q~1_combout ),
	.datab(\registerFile|reg4|bit0|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit0|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit0|data_out~5 .lut_mask = 16'hCFA0;
defparam \registerFile|read_data2_mux|bit0|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 .lut_mask = 16'h00CF;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 .lut_mask = 16'h5500;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 .lut_mask = 16'h0C0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 .lut_mask = 16'hCCFF;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0_combout  & \registerFile|read_data1_mux|bit0|data_out~5_combout )

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|read_data1_mux|bit0|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0 .lut_mask = 16'h8880;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1 .lut_mask = 16'h5505;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N2
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[0]~10 (
// Equation(s):
// \FwdA_mux|mux3|data_out[0]~10_combout  = (\fwdUnit|Fwd_A [0] & ((\MemoryMUX|data_out[0]~0_combout ))) # (!\fwdUnit|Fwd_A [0] & (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_A [0]),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit0|o_q~1_combout ),
	.datac(gnd),
	.datad(\MemoryMUX|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[0]~10 .lut_mask = 16'hBB11;
defparam \FwdA_mux|mux3|data_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N4
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[0]~11 (
// Equation(s):
// \FwdA_mux|mux3|data_out[0]~11_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[0]~10_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_A[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.datad(\FwdA_mux|mux3|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[0]~11 .lut_mask = 16'hFA50;
defparam \FwdA_mux|mux3|data_out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [26])

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0 .lut_mask = 16'h1010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0_combout  = (!\br_control~2_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0_combout  & (\GReset~input_o  & !\controlUnit|j_and6|and6_out~0_combout )))

	.dataa(\br_control~2_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\controlUnit|j_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|dff_d2b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1 .lut_mask = 16'h5151;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0 .lut_mask = 16'h1010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & (!\br_control~2_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\br_control~2_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0 .lut_mask = 16'h0004;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [29] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0 .lut_mask = 16'hC8C8;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1 .lut_mask = 16'h0C0F;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0 .lut_mask = 16'h0030;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\br_control~2_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [27] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [27]),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0 .lut_mask = 16'hF0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d2b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1 .lut_mask = 16'h00DD;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & \GReset~input_o )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2~0_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\br_control~2_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0 .lut_mask = 16'h0100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [30] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0 .lut_mask = 16'hAA88;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1 .lut_mask = 16'h3033;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0 .lut_mask = 16'h1100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0_combout  & (\GReset~input_o  & !\br_control~2_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [31] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1 .lut_mask = 16'hE0E0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1 .lut_mask = 16'h0A0F;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N0
cycloneiv_lcell_comb \controlUnit|sw_and6|and6_out~0 (
// Equation(s):
// \controlUnit|sw_and6|and6_out~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout  & (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout  & 
// !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ),
	.cin(gnd),
	.combout(\controlUnit|sw_and6|and6_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|sw_and6|and6_out~0 .lut_mask = 16'h0020;
defparam \controlUnit|sw_and6|and6_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N28
cycloneiv_lcell_comb \controlUnit|lw_and6|and6_out~0 (
// Equation(s):
// \controlUnit|lw_and6|and6_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout  & (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout  & \controlUnit|sw_and6|and6_out~0_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.datad(\controlUnit|sw_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\controlUnit|lw_and6|and6_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|lw_and6|and6_out~0 .lut_mask = 16'h3000;
defparam \controlUnit|lw_and6|and6_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0_combout  & (!\br_control~2_combout  & ((\controlUnit|lw_and6|and6_out~0_combout ) # (!\controlUnit|r_type_and6|and6_out~combout ))))

	.dataa(\controlUnit|r_type_and6|and6_out~combout ),
	.datab(\controlUnit|lw_and6|and6_out~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1 .lut_mask = 16'h00D0;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1_combout ) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1 .lut_mask = 16'h5511;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1_combout )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ) # (!\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 .lut_mask = 16'h0C0F;
defparam \EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout  & !\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 .lut_mask = 16'h0A0A;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 .lut_mask = 16'h8880;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 .lut_mask = 16'h0C0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout  & (\GClock~input_o  & !\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1 .lut_mask = 16'h04FF;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2 .lut_mask = 16'h5454;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit16|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit16|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr2_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2 .lut_mask = 16'h0F0A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & ((!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout 
// ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|o_q~2_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 .lut_mask = 16'h10D0;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 .lut_mask = 16'h3303;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit18|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit18|dff_d2b~0 .lut_mask = 16'h0C0C;
defparam \instr_out_reg|instr2_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1_combout  = ((\GClock~input_o  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1 .lut_mask = 16'h333B;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2 .lut_mask = 16'h3330;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout ))

	.dataa(\GClock~input_o ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0 .lut_mask = 16'h000A;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0_combout  & (\GReset~input_o  & !\br_control~2_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0 .lut_mask = 16'hA8A8;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1 .lut_mask = 16'h3303;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit13|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0 .lut_mask = 16'h00AA;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1 .lut_mask = 16'h1F0F;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2 .lut_mask = 16'h3330;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout )) 
// # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & ((!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2_combout )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 .lut_mask = 16'h082A;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 .lut_mask = 16'h8880;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 .lut_mask = 16'h00F5;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneiv_lcell_comb \fwdUnit|Comparator_2|o_EQ~1 (
// Equation(s):
// \fwdUnit|Comparator_2|o_EQ~1_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout  $ (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout  
// $ (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_2|o_EQ~1_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_2|o_EQ~1 .lut_mask = 16'h7BDE;
defparam \fwdUnit|Comparator_2|o_EQ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout  & (\GClock~input_o  & !\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1 .lut_mask = 16'h04FF;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2 .lut_mask = 16'h00FC;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2 .lut_mask = 16'h0F0A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout )) 
// # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & ((!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2_combout )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|o_q~2_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 .lut_mask = 16'h5030;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 .lut_mask = 16'h8880;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 .lut_mask = 16'h00CF;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1 .lut_mask = 16'h3733;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2 .lut_mask = 16'h5550;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout  & \GClock~input_o ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0 .lut_mask = 16'h1100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & (!\br_control~2_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\br_control~2_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0 .lut_mask = 16'h0004;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [12] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0 .lut_mask = 16'hA8A8;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1 .lut_mask = 16'h0C0F;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1_combout )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit12|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0 .lut_mask = 16'h0C0C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2 .lut_mask = 16'h0F0A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout )) 
// # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & ((!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2_combout )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 .lut_mask = 16'h082A;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 .lut_mask = 16'h8880;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 .lut_mask = 16'h0F05;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneiv_lcell_comb \fwdUnit|Comparator_2|o_EQ~0 (
// Equation(s):
// \fwdUnit|Comparator_2|o_EQ~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout  $ (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout  $ 
// (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_2|o_EQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_2|o_EQ~0 .lut_mask = 16'h6FF6;
defparam \fwdUnit|Comparator_2|o_EQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneiv_lcell_comb \fwdUnit|Comparator_2|o_EQ~2 (
// Equation(s):
// \fwdUnit|Comparator_2|o_EQ~2_combout  = (\fwdUnit|Comparator_2|o_EQ~1_combout ) # ((\fwdUnit|Comparator_2|o_EQ~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout  $ (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datab(\fwdUnit|Comparator_2|o_EQ~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout ),
	.datad(\fwdUnit|Comparator_2|o_EQ~0_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_2|o_EQ~2_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_2|o_EQ~2 .lut_mask = 16'hFFDE;
defparam \fwdUnit|Comparator_2|o_EQ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0 .lut_mask = 16'h0044;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0_combout  = (\GReset~input_o  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0_combout  & !\br_control~2_combout )))

	.dataa(\GReset~input_o ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2~0_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1 .lut_mask = 16'h5511;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit15|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout )) # (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1_combout  = ((\GClock~input_o  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1 .lut_mask = 16'h555D;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2 .lut_mask = 16'h00FC;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout )) 
// # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout  & ((!\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2_combout )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit7|o_q~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 .lut_mask = 16'h220A;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 .lut_mask = 16'h8880;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & (((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 .lut_mask = 16'h00AF;
defparam \EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 .lut_mask = 16'h8880;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 .lut_mask = 16'h3131;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout  & !\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 .lut_mask = 16'h8880;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 .lut_mask = 16'h00CF;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout  & !\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 .lut_mask = 16'h8880;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 .lut_mask = 16'h0C0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1_combout  = ((\GClock~input_o  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1 .lut_mask = 16'h333B;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2 .lut_mask = 16'h0F0C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 .lut_mask = 16'h8880;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 .lut_mask = 16'h0A0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N20
cycloneiv_lcell_comb \fwdUnit|Comparator_4|comp1|o_GT~0 (
// Equation(s):
// \fwdUnit|Comparator_4|comp1|o_GT~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout  & (((\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout  & !\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout )) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout  & (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit2|o_q~2_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit3|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_4|comp1|o_GT~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_4|comp1|o_GT~0 .lut_mask = 16'h20F2;
defparam \fwdUnit|Comparator_4|comp1|o_GT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
cycloneiv_lcell_comb \fwdUnit|Fwd_B[1]~2 (
// Equation(s):
// \fwdUnit|Fwd_B[1]~2_combout  = (\fwdUnit|Comparator_4|comp2|o_LT~0_combout  & (((!\fwdUnit|Comparator_4|comp1|o_GT~0_combout )))) # (!\fwdUnit|Comparator_4|comp2|o_LT~0_combout  & ((\fwdUnit|Comparator_4|comp1|o_GT~0_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout  $ (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ))))

	.dataa(\fwdUnit|Comparator_4|comp2|o_LT~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit1|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\fwdUnit|Comparator_4|comp1|o_GT~0_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_B[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_B[1]~2 .lut_mask = 16'h55BE;
defparam \fwdUnit|Fwd_B[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
cycloneiv_lcell_comb \fwdUnit|Fwd_B[1]~3 (
// Equation(s):
// \fwdUnit|Fwd_B[1]~3_combout  = (\fwdUnit|Fwd_B[1]~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout  $ (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rt_reg|bit4|o_q~2_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datad(\fwdUnit|Fwd_B[1]~2_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_B[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_B[1]~3 .lut_mask = 16'hFF5A;
defparam \fwdUnit|Fwd_B[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneiv_lcell_comb \fwdUnit|Fwd_B[1]~1 (
// Equation(s):
// \fwdUnit|Fwd_B[1]~1_combout  = (\fwdUnit|Fwd_B[1]~0_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ) # ((\fwdUnit|Fwd_B[1]~3_combout ) # (!\fwdUnit|Comparator_2|o_EQ~2_combout )))

	.dataa(\fwdUnit|Fwd_B[1]~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datac(\fwdUnit|Comparator_2|o_EQ~2_combout ),
	.datad(\fwdUnit|Fwd_B[1]~3_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_B[1]~1 .lut_mask = 16'hFFEF;
defparam \fwdUnit|Fwd_B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneiv_lcell_comb \registerFile|reg2|l0|int_q~0 (
// Equation(s):
// \registerFile|reg2|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[0]~0_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l0|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~1clkctrl_outclk ),
	.datab(\registerFile|reg2|l0|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[0]~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l0|int_q~0 .lut_mask = 16'h4EFF;
defparam \registerFile|reg2|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneiv_lcell_comb \registerFile|reg2|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit0|dff_d2b~1_combout ) # ((\registerFile|reg2|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit0|dff_d2b~1_combout ),
	.datac(\registerFile|reg2|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit0|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg2|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneiv_lcell_comb \registerFile|reg2|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit0|dff_d2b~1_combout  = (!\registerFile|reg2|l0|int_q~0_combout  & \registerFile|reg2|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg2|l0|int_q~0_combout ),
	.datad(\registerFile|reg2|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit0|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg2|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneiv_lcell_comb \registerFile|reg2|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg2|bit0|dff_d2b~1_combout ) # (\registerFile|reg2|bit0|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit0|dff_d2b~1_combout ),
	.datac(\registerFile|reg2|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit0|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg2|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneiv_lcell_comb \registerFile|reg2|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit0|o_q~1_combout  = (!\registerFile|reg2|bit0|dff_d1b~0_combout  & ((\registerFile|reg2|bit0|o_q~1_combout ) # (!\registerFile|reg2|bit0|dff_d2b~0_combout )))

	.dataa(\registerFile|reg2|bit0|dff_d2b~0_combout ),
	.datab(\registerFile|reg2|bit0|o_q~1_combout ),
	.datac(\registerFile|reg2|bit0|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg2|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit0|o_q~1 .lut_mask = 16'h0D0D;
defparam \registerFile|reg2|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout  & !\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 .lut_mask = 16'h0A0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N10
cycloneiv_lcell_comb \registerFile|i_load_bar~0 (
// Equation(s):
// \registerFile|i_load_bar~0_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~0 .lut_mask = 16'h0004;
defparam \registerFile|i_load_bar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneiv_clkctrl \registerFile|i_load_bar~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~0clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~0clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneiv_lcell_comb \registerFile|reg3|l0|int_q~0 (
// Equation(s):
// \registerFile|reg3|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (!\MemoryMUX|data_out[0]~0_combout )) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((\registerFile|reg3|l0|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[0]~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|i_load_bar~0clkctrl_outclk ),
	.datad(\registerFile|reg3|l0|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l0|int_q~0 .lut_mask = 16'h7F73;
defparam \registerFile|reg3|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneiv_lcell_comb \registerFile|reg3|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg3|bit0|dff_d2b~1_combout ) # ((\registerFile|reg3|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit0|dff_d2b~1_combout ),
	.datac(\registerFile|reg3|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit0|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg3|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneiv_lcell_comb \registerFile|reg3|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit0|dff_d2b~1_combout  = (!\registerFile|reg3|l0|int_q~0_combout  & \registerFile|reg3|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg3|l0|int_q~0_combout ),
	.datad(\registerFile|reg3|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit0|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg3|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneiv_lcell_comb \registerFile|reg3|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg3|bit0|dff_d2b~1_combout ) # (\registerFile|reg3|bit0|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit0|dff_d2b~1_combout ),
	.datac(\registerFile|reg3|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit0|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg3|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneiv_lcell_comb \registerFile|reg3|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit0|o_q~1_combout  = (!\registerFile|reg3|bit0|dff_d1b~0_combout  & ((\registerFile|reg3|bit0|o_q~1_combout ) # (!\registerFile|reg3|bit0|dff_d2b~0_combout )))

	.dataa(\registerFile|reg3|bit0|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg3|bit0|dff_d1b~0_combout ),
	.datad(\registerFile|reg3|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit0|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg3|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit0|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit0|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg2|bit0|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg3|bit0|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\registerFile|reg2|bit0|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datad(\registerFile|reg3|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit0|data_out~2 .lut_mask = 16'h1015;
defparam \registerFile|read_data2_mux|bit0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit0|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit0|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit0|data_out~3_combout ) # (\registerFile|read_data2_mux|bit0|data_out~2_combout )))

	.dataa(\registerFile|read_data2_mux|bit0|data_out~3_combout ),
	.datab(gnd),
	.datac(\registerFile|read_data2_mux|bit0|data_out~2_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit0|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit0|data_out~4 .lut_mask = 16'hFA00;
defparam \registerFile|read_data2_mux|bit0|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0_combout  & ((\registerFile|read_data2_mux|bit0|data_out~4_combout ) # 
// ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & \registerFile|read_data2_mux|bit0|data_out~6_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datab(\registerFile|read_data2_mux|bit0|data_out~4_combout ),
	.datac(\registerFile|read_data2_mux|bit0|data_out~6_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1 .lut_mask = 16'hDC00;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1 .lut_mask = 16'h0F03;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N4
cycloneiv_lcell_comb \fwdUnit|i_FwdB~0 (
// Equation(s):
// \fwdUnit|i_FwdB~0_combout  = (((!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ) # (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout )) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|i_FwdB~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|i_FwdB~0 .lut_mask = 16'h7FFF;
defparam \fwdUnit|i_FwdB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneiv_lcell_comb \fwdUnit|Fwd_B[0] (
// Equation(s):
// \fwdUnit|Fwd_B [0] = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (!\fwdUnit|Comparator_2|o_EQ~2_combout  & ((\fwdUnit|i_FwdB~0_combout ) # (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datac(\fwdUnit|Comparator_2|o_EQ~2_combout ),
	.datad(\fwdUnit|i_FwdB~0_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_B [0]),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_B[0] .lut_mask = 16'h0301;
defparam \fwdUnit|Fwd_B[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N16
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[0]~10 (
// Equation(s):
// \FwdB_mux|mux3|data_out[0]~10_combout  = (\fwdUnit|Fwd_B [0] & ((\MemoryMUX|data_out[0]~0_combout ))) # (!\fwdUnit|Fwd_B [0] & (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1_combout ))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit0|o_q~1_combout ),
	.datac(\MemoryMUX|data_out[0]~0_combout ),
	.datad(\fwdUnit|Fwd_B [0]),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[0]~10 .lut_mask = 16'hF033;
defparam \FwdB_mux|mux3|data_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[0]~11 (
// Equation(s):
// \FwdB_mux|mux3|data_out[0]~11_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[0]~10_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.datac(\fwdUnit|Fwd_B[1]~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[0]~11 .lut_mask = 16'hFC0C;
defparam \FwdB_mux|mux3|data_out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit0|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0 .lut_mask = 16'h0A0A;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1 .lut_mask = 16'h5755;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2 .lut_mask = 16'h0F0C;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N26
cycloneiv_lcell_comb \ALU_mux|data_out[0]~4 (
// Equation(s):
// \ALU_mux|data_out[0]~4_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & (\FwdB_mux|mux3|data_out[0]~11_combout )) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\FwdB_mux|mux3|data_out[0]~11_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\ALU_mux|data_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_mux|data_out[0]~4 .lut_mask = 16'hA0F5;
defparam \ALU_mux|data_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [3] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0 .lut_mask = 16'hF0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0 .lut_mask = 16'h0030;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0_combout  & !\br_control~2_combout )))

	.dataa(\GReset~input_o ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2~0_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1 .lut_mask = 16'h5055;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0 .lut_mask = 16'h00AA;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout )) # (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2 .lut_mask = 16'h00FA;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0 .lut_mask = 16'h00AA;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout  & (\GClock~input_o  & !\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1 .lut_mask = 16'h0F4F;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2 .lut_mask = 16'h5454;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N10
cycloneiv_lcell_comb \ALU_main|op_mux2~0 (
// Equation(s):
// \ALU_main|op_mux2~0_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout  & (((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ) # (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout )) # 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux2~0 .lut_mask = 16'h1555;
defparam \ALU_main|op_mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N20
cycloneiv_lcell_comb \ALU_main|s[0]~13 (
// Equation(s):
// \ALU_main|s[0]~13_combout  = (\FwdA_mux|mux3|data_out[0]~11_combout  & (((!\ALU_mux|data_out[0]~4_combout  & !\ALU_main|op_mux2~0_combout )) # (!\ALU_main|op_mux1~0_combout ))) # (!\FwdA_mux|mux3|data_out[0]~11_combout  & (((\ALU_mux|data_out[0]~4_combout 
//  & !\ALU_main|op_mux2~0_combout ))))

	.dataa(\ALU_main|op_mux1~0_combout ),
	.datab(\FwdA_mux|mux3|data_out[0]~11_combout ),
	.datac(\ALU_mux|data_out[0]~4_combout ),
	.datad(\ALU_main|op_mux2~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[0]~13 .lut_mask = 16'h447C;
defparam \ALU_main|s[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout )) # (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2 .lut_mask = 16'h0F0A;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2_combout  & ((\ALU_main|s[7]~16_combout ) # ((\ALU_main|u7|Si~combout  & !\ALU_main|op_mux2~0_combout ))))

	.dataa(\ALU_main|s[7]~16_combout ),
	.datab(\ALU_main|u7|Si~combout ),
	.datac(\ALU_main|op_mux2~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3 .lut_mask = 16'hAE00;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~3_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2 .lut_mask = 16'hAA8A;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~2_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 .lut_mask = 16'hFFC0;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 .lut_mask = 16'hFF33;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 .lut_mask = 16'hFAAA;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 .lut_mask = 16'hE000;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 .lut_mask = 16'hFCCC;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N6
cycloneiv_lcell_comb \ALU_main|op_mux1~0 (
// Equation(s):
// \ALU_main|op_mux1~0_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ) # ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ) # ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout  & 
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux1~0 .lut_mask = 16'hFFEA;
defparam \ALU_main|op_mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1_combout ))

	.dataa(\GClock~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0 .lut_mask = 16'h0022;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0_combout  = (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0_combout )))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\br_control~2_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N10
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [25] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0 .lut_mask = 16'hF0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y7_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1 .lut_mask = 16'h00F5;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N2
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit25|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit25|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit25|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr2_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1_combout  = ((\GClock~input_o  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1 .lut_mask = 16'h333B;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2 .lut_mask = 16'h3330;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit23|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit23|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr2_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1 .lut_mask = 16'h3733;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2 .lut_mask = 16'h0F0C;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0 .lut_mask = 16'hF0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0 .lut_mask = 16'h0300;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0_combout  = (\GReset~input_o  & (!\br_control~2_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0_combout  & !\controlUnit|j_and6|and6_out~0_combout )))

	.dataa(\GReset~input_o ),
	.datab(\br_control~2_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2~0_combout ),
	.datad(\controlUnit|j_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1 .lut_mask = 16'h5505;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit24|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1_combout )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit24|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit24|dff_d2b~0 .lut_mask = 16'h00CC;
defparam \instr_out_reg|instr2_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout  & (\GClock~input_o  & !\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1 .lut_mask = 16'h04FF;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2 .lut_mask = 16'h5550;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N14
cycloneiv_lcell_comb \fwdUnit|Comparator_3|comp2|o_LT~0 (
// Equation(s):
// \fwdUnit|Comparator_3|comp2|o_LT~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout  & (((!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout  & \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout )) # 
// (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ))) # (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout  & (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & 
// !\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_3|comp2|o_LT~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_3|comp2|o_LT~0 .lut_mask = 16'h20BA;
defparam \fwdUnit|Comparator_3|comp2|o_LT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N16
cycloneiv_lcell_comb \fwdUnit|Comparator_3|comp1|o_GT~0 (
// Equation(s):
// \fwdUnit|Comparator_3|comp1|o_GT~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout  & (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & 
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ))) # (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit2|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Comparator_3|comp1|o_GT~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Comparator_3|comp1|o_GT~0 .lut_mask = 16'h5D04;
defparam \fwdUnit|Comparator_3|comp1|o_GT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
cycloneiv_lcell_comb \fwdUnit|Fwd_A[1]~2 (
// Equation(s):
// \fwdUnit|Fwd_A[1]~2_combout  = (\fwdUnit|Comparator_3|comp2|o_LT~0_combout  & (((!\fwdUnit|Comparator_3|comp1|o_GT~0_combout )))) # (!\fwdUnit|Comparator_3|comp2|o_LT~0_combout  & ((\fwdUnit|Comparator_3|comp1|o_GT~0_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout  $ (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit1|o_q~2_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datac(\fwdUnit|Comparator_3|comp2|o_LT~0_combout ),
	.datad(\fwdUnit|Comparator_3|comp1|o_GT~0_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_A[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_A[1]~2 .lut_mask = 16'h0FF6;
defparam \fwdUnit|Fwd_A[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
cycloneiv_lcell_comb \fwdUnit|Fwd_A[1]~3 (
// Equation(s):
// \fwdUnit|Fwd_A[1]~3_combout  = (\fwdUnit|Fwd_A[1]~2_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout  $ (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit4|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datad(\fwdUnit|Fwd_A[1]~2_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_A[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_A[1]~3 .lut_mask = 16'hFF3C;
defparam \fwdUnit|Fwd_A[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2 .lut_mask = 16'h0F0A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N16
cycloneiv_lcell_comb \fwdUnit|Fwd_A[1]~1 (
// Equation(s):
// \fwdUnit|Fwd_A[1]~1_combout  = (\fwdUnit|Fwd_A[1]~0_combout ) # ((\fwdUnit|Fwd_A[1]~3_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout  $ (\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout )))

	.dataa(\fwdUnit|Fwd_A[1]~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.datac(\fwdUnit|Fwd_A[1]~3_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_reg_Rs_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_A[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_A[1]~1 .lut_mask = 16'hFBFE;
defparam \fwdUnit|Fwd_A[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 .lut_mask = 16'h8880;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 .lut_mask = 16'h3033;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
cycloneiv_lcell_comb \fwdUnit|i_FwdA~0 (
// Equation(s):
// \fwdUnit|i_FwdA~0_combout  = (((!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ) # (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout )) # (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit3|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit4|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|i_FwdA~0_combout ),
	.cout());
// synopsys translate_off
defparam \fwdUnit|i_FwdA~0 .lut_mask = 16'h7FFF;
defparam \fwdUnit|i_FwdA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
cycloneiv_lcell_comb \fwdUnit|Fwd_A[0] (
// Equation(s):
// \fwdUnit|Fwd_A [0] = (!\fwdUnit|Comparator_1|o_EQ~2_combout  & (!\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & ((\fwdUnit|i_FwdA~0_combout ) # (!\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ))))

	.dataa(\fwdUnit|Comparator_1|o_EQ~2_combout ),
	.datab(\fwdUnit|i_FwdA~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\fwdUnit|Fwd_A [0]),
	.cout());
// synopsys translate_off
defparam \fwdUnit|Fwd_A[0] .lut_mask = 16'h0405;
defparam \fwdUnit|Fwd_A[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 .lut_mask = 16'h4455;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 .lut_mask = 16'hFF88;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 .lut_mask = 16'hE000;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 .lut_mask = 16'hFFC0;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 .lut_mask = 16'hFF33;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 .lut_mask = 16'hFCCC;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 .lut_mask = 16'hFAF0;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 .lut_mask = 16'hFAAA;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N14
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 .lut_mask = 16'hC800;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 .lut_mask = 16'hFCF0;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 .lut_mask = 16'hFCF0;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & (\FwdB_mux|mux3|data_out[7]~14_combout )) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout )))))

	.dataa(\fwdUnit|Fwd_B[1]~1_combout ),
	.datab(\FwdB_mux|mux3|data_out[7]~14_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 .lut_mask = 16'hD800;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 .lut_mask = 16'hFCF0;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneiv_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\EX_MEM_Buffer_entity|EX_MEM_cont_reg|bit2|o_q~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ,
\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ,
\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout }),
	.portaaddr({\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ,
\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ,\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "main_mem.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "main_mem:RAM|altsyncram:altsyncram_component|altsyncram_njg1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80011;
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2 .lut_mask = 16'h00CE;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneiv_lcell_comb \MemoryMUX|data_out[1]~1 (
// Equation(s):
// \MemoryMUX|data_out[1]~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[1]~1 .lut_mask = 16'h505F;
defparam \MemoryMUX|data_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N26
cycloneiv_lcell_comb \registerFile|reg4|l1|int_q~0 (
// Equation(s):
// \registerFile|reg4|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[1]~1_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l1|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datab(\registerFile|reg4|l1|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l1|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg4|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N10
cycloneiv_lcell_comb \registerFile|reg4|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg4|bit1|dff_d1b~0_combout ) # ((\registerFile|reg4|bit1|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg4|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg4|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit1|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg4|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N20
cycloneiv_lcell_comb \registerFile|reg4|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit1|dff_d2b~1_combout  = (!\registerFile|reg4|l1|int_q~0_combout  & \registerFile|reg4|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg4|l1|int_q~0_combout ),
	.datad(\registerFile|reg4|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit1|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg4|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N22
cycloneiv_lcell_comb \registerFile|reg4|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg4|bit1|dff_d1b~0_combout ) # (\registerFile|reg4|bit1|dff_d2b~1_combout ))))

	.dataa(\registerFile|reg4|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg4|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg4|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N8
cycloneiv_lcell_comb \registerFile|reg4|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit1|o_q~1_combout  = (!\registerFile|reg4|bit1|dff_d1b~0_combout  & ((\registerFile|reg4|bit1|o_q~1_combout ) # (!\registerFile|reg4|bit1|dff_d2b~0_combout )))

	.dataa(\registerFile|reg4|bit1|dff_d2b~0_combout ),
	.datab(\registerFile|reg4|bit1|o_q~1_combout ),
	.datac(\registerFile|reg4|bit1|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg4|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit1|o_q~1 .lut_mask = 16'h0D0D;
defparam \registerFile|reg4|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
cycloneiv_lcell_comb \registerFile|i_load_bar~6 (
// Equation(s):
// \registerFile|i_load_bar~6_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~6 .lut_mask = 16'h0010;
defparam \registerFile|i_load_bar~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiv_clkctrl \registerFile|i_load_bar~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~6clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~6clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneiv_lcell_comb \registerFile|reg5|l1|int_q~0 (
// Equation(s):
// \registerFile|reg5|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (!\MemoryMUX|data_out[1]~1_combout )) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((\registerFile|reg5|l1|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\MemoryMUX|data_out[1]~1_combout ),
	.datac(\registerFile|reg5|l1|int_q~0_combout ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l1|int_q~0 .lut_mask = 16'h77F5;
defparam \registerFile|reg5|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N6
cycloneiv_lcell_comb \registerFile|reg5|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg5|bit1|dff_d2b~1_combout ) # ((\registerFile|reg5|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg5|bit1|dff_d2b~1_combout ),
	.datac(\registerFile|reg5|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit1|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg5|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N4
cycloneiv_lcell_comb \registerFile|reg5|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit1|dff_d2b~1_combout  = (!\registerFile|reg5|l1|int_q~0_combout  & \registerFile|reg5|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg5|l1|int_q~0_combout ),
	.datad(\registerFile|reg5|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit1|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg5|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N14
cycloneiv_lcell_comb \registerFile|reg5|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg5|bit1|dff_d2b~1_combout ) # (\registerFile|reg5|bit1|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg5|bit1|dff_d2b~1_combout ),
	.datac(\registerFile|reg5|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit1|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg5|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N0
cycloneiv_lcell_comb \registerFile|reg5|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit1|o_q~1_combout  = (!\registerFile|reg5|bit1|dff_d1b~0_combout  & ((\registerFile|reg5|bit1|o_q~1_combout ) # (!\registerFile|reg5|bit1|dff_d2b~0_combout )))

	.dataa(\registerFile|reg5|bit1|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg5|bit1|dff_d1b~0_combout ),
	.datad(\registerFile|reg5|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit1|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg5|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N2
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit1|data_out~1 (
// Equation(s):
// \registerFile|read_data2_mux|bit1|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg4|bit1|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg5|bit1|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\registerFile|reg4|bit1|o_q~1_combout ),
	.datad(\registerFile|reg5|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit1|data_out~1 .lut_mask = 16'h082A;
defparam \registerFile|read_data2_mux|bit1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
cycloneiv_lcell_comb \registerFile|reg7|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg7|bit1|dff_d2b~1_combout ) # (\registerFile|reg7|bit1|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg7|bit1|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit1|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg7|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
cycloneiv_lcell_comb \registerFile|reg7|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg7|bit1|dff_d2b~1_combout ) # ((\registerFile|reg7|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg7|bit1|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit1|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit1|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg7|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
cycloneiv_lcell_comb \registerFile|reg7|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit1|o_q~1_combout  = (!\registerFile|reg7|bit1|dff_d1b~0_combout  & ((\registerFile|reg7|bit1|o_q~1_combout ) # (!\registerFile|reg7|bit1|dff_d2b~0_combout )))

	.dataa(\registerFile|reg7|bit1|o_q~1_combout ),
	.datab(\registerFile|reg7|bit1|dff_d2b~0_combout ),
	.datac(\registerFile|reg7|bit1|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg7|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit1|o_q~1 .lut_mask = 16'h0B0B;
defparam \registerFile|reg7|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit1|data_out~0 (
// Equation(s):
// \registerFile|read_data2_mux|bit1|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg6|bit1|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg7|bit1|o_q~1_combout )))))

	.dataa(\registerFile|reg6|bit1|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\registerFile|reg7|bit1|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit1|data_out~0 .lut_mask = 16'h0047;
defparam \registerFile|read_data2_mux|bit1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit1|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit1|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit1|data_out~1_combout ) # (\registerFile|read_data2_mux|bit1|data_out~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datac(\registerFile|read_data2_mux|bit1|data_out~1_combout ),
	.datad(\registerFile|read_data2_mux|bit1|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit1|data_out~2 .lut_mask = 16'h3330;
defparam \registerFile|read_data2_mux|bit1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N4
cycloneiv_lcell_comb \registerFile|i_load_bar~3 (
// Equation(s):
// \registerFile|i_load_bar~3_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~3 .lut_mask = 16'h4000;
defparam \registerFile|i_load_bar~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneiv_clkctrl \registerFile|i_load_bar~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~3clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~3clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
cycloneiv_lcell_comb \registerFile|reg0|l1|int_q~0 (
// Equation(s):
// \registerFile|reg0|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((!\MemoryMUX|data_out[1]~1_combout ))) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (\registerFile|reg0|l1|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg0|l1|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[1]~1_combout ),
	.datad(\registerFile|i_load_bar~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg0|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l1|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg0|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneiv_lcell_comb \registerFile|reg0|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit1|dff_d2b~1_combout  = (\registerFile|reg0|bit1|dff_d2b~0_combout  & !\registerFile|reg0|l1|int_q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg0|bit1|dff_d2b~0_combout ),
	.datad(\registerFile|reg0|l1|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit1|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \registerFile|reg0|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneiv_lcell_comb \registerFile|reg0|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg0|bit1|dff_d1b~0_combout ) # ((\registerFile|reg0|bit1|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg0|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg0|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit1|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg0|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneiv_lcell_comb \registerFile|reg0|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit1|o_q~1_combout  = (!\registerFile|reg0|bit1|dff_d1b~0_combout  & ((\registerFile|reg0|bit1|o_q~1_combout ) # (!\registerFile|reg0|bit1|dff_d2b~0_combout )))

	.dataa(\registerFile|reg0|bit1|dff_d1b~0_combout ),
	.datab(\registerFile|reg0|bit1|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg0|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit1|o_q~1 .lut_mask = 16'h5511;
defparam \registerFile|reg0|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit1|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit1|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg0|bit1|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg1|bit1|o_q~1_combout ))))

	.dataa(\registerFile|reg1|bit1|o_q~1_combout ),
	.datab(\registerFile|reg0|bit1|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit1|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit1|data_out~4 .lut_mask = 16'h3050;
defparam \registerFile|read_data2_mux|bit1|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit1|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit1|data_out~5_combout  = (\registerFile|read_data2_mux|bit1|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit1|data_out~3_combout ) # 
// (\registerFile|read_data2_mux|bit1|data_out~4_combout ))))

	.dataa(\registerFile|read_data2_mux|bit1|data_out~3_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datac(\registerFile|read_data2_mux|bit1|data_out~2_combout ),
	.datad(\registerFile|read_data2_mux|bit1|data_out~4_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit1|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit1|data_out~5 .lut_mask = 16'hFCF8;
defparam \registerFile|read_data2_mux|bit1|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0_combout  & \registerFile|read_data2_mux|bit1|data_out~5_combout )

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|read_data2_mux|bit1|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1 .lut_mask = 16'h5505;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N2
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[1]~12 (
// Equation(s):
// \FwdB_mux|mux3|data_out[1]~12_combout  = (\fwdUnit|Fwd_B [0] & ((\MemoryMUX|data_out[1]~1_combout ))) # (!\fwdUnit|Fwd_B [0] & (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1_combout ))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit1|o_q~1_combout ),
	.datac(\MemoryMUX|data_out[1]~1_combout ),
	.datad(\fwdUnit|Fwd_B [0]),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[1]~12 .lut_mask = 16'hF033;
defparam \FwdB_mux|mux3|data_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[1]~12_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.datac(\fwdUnit|Fwd_B[1]~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[1]~12_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 .lut_mask = 16'hA808;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 .lut_mask = 16'hF8F8;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2 .lut_mask = 16'h0A0E;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneiv_lcell_comb \MemoryMUX|data_out[4]~4 (
// Equation(s):
// \MemoryMUX|data_out[4]~4_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit4|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[4]~4 .lut_mask = 16'h303F;
defparam \MemoryMUX|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1 .lut_mask = 16'h00BB;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N24
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[4]~4 (
// Equation(s):
// \FwdA_mux|mux3|data_out[4]~4_combout  = (\fwdUnit|Fwd_A [0] & (\MemoryMUX|data_out[4]~4_combout )) # (!\fwdUnit|Fwd_A [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1_combout )))

	.dataa(gnd),
	.datab(\fwdUnit|Fwd_A [0]),
	.datac(\MemoryMUX|data_out[4]~4_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[4]~4 .lut_mask = 16'hC0F3;
defparam \FwdA_mux|mux3|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N4
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[4]~5 (
// Equation(s):
// \FwdA_mux|mux3|data_out[4]~5_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[4]~4_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_A[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.datad(\FwdA_mux|mux3|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[4]~5 .lut_mask = 16'hFA50;
defparam \FwdA_mux|mux3|data_out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1_combout  & \GClock~input_o ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0 .lut_mask = 16'h1010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0_combout  & !\br_control~2_combout )))

	.dataa(\GReset~input_o ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2~0_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0 .lut_mask = 16'hE0E0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1 .lut_mask = 16'h0C0F;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0 .lut_mask = 16'h00CC;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout )) # (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2 .lut_mask = 16'h3322;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [21])

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0 .lut_mask = 16'hAAA0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0 .lut_mask = 16'h0030;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N6
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0_combout  = (\GReset~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0_combout  & (!\br_control~2_combout  & !\controlUnit|j_and6|and6_out~0_combout )))

	.dataa(\GReset~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2~0_combout ),
	.datac(\br_control~2_combout ),
	.datad(\controlUnit|j_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1 .lut_mask = 16'h00AF;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1_combout ))

	.dataa(\GClock~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0 .lut_mask = 16'h0022;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0_combout  = (!\br_control~2_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0_combout )))

	.dataa(\br_control~2_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [22] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [22]),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0 .lut_mask = 16'hF0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1 .lut_mask = 16'h0C0F;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N16
cycloneiv_lcell_comb \registerFile|reg3|l1|int_q~0 (
// Equation(s):
// \registerFile|reg3|l1|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (!\MemoryMUX|data_out[1]~1_combout )) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((\registerFile|reg3|l1|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[1]~1_combout ),
	.datab(\registerFile|reg3|l1|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg3|l1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l1|int_q~0 .lut_mask = 16'h5FCF;
defparam \registerFile|reg3|l1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneiv_lcell_comb \registerFile|reg3|bit1|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg3|bit1|dff_d2b~1_combout ) # (\registerFile|reg3|bit1|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg3|bit1|dff_d2b~1_combout ),
	.datad(\registerFile|reg3|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit1|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \registerFile|reg3|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneiv_lcell_comb \registerFile|reg3|bit1|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit1|dff_d2b~1_combout  = (!\registerFile|reg3|l1|int_q~0_combout  & \registerFile|reg3|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg3|l1|int_q~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg3|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit1|dff_d2b~1 .lut_mask = 16'h3300;
defparam \registerFile|reg3|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N24
cycloneiv_lcell_comb \registerFile|reg3|bit1|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg3|bit1|dff_d2b~1_combout ) # (\registerFile|reg3|bit1|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg3|bit1|dff_d2b~1_combout ),
	.datad(\registerFile|reg3|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit1|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg3|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneiv_lcell_comb \registerFile|reg3|bit1|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit1|o_q~1_combout  = (!\registerFile|reg3|bit1|dff_d1b~0_combout  & ((\registerFile|reg3|bit1|o_q~1_combout ) # (!\registerFile|reg3|bit1|dff_d2b~0_combout )))

	.dataa(\registerFile|reg3|bit1|o_q~1_combout ),
	.datab(\registerFile|reg3|bit1|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg3|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit1|o_q~1 .lut_mask = 16'h2233;
defparam \registerFile|reg3|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit1|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit1|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg2|bit1|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg3|bit1|o_q~1_combout )))))

	.dataa(\registerFile|reg2|bit1|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg3|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit1|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit1|data_out~3 .lut_mask = 16'h0407;
defparam \registerFile|read_data1_mux|bit1|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit1|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit1|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg6|bit1|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg7|bit1|o_q~1_combout )))))

	.dataa(\registerFile|reg6|bit1|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\registerFile|reg7|bit1|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit1|data_out~0 .lut_mask = 16'h0047;
defparam \registerFile|read_data1_mux|bit1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit1|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit1|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit1|data_out~1_combout ) # (\registerFile|read_data1_mux|bit1|data_out~0_combout )))

	.dataa(\registerFile|read_data1_mux|bit1|data_out~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit1|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit1|data_out~2 .lut_mask = 16'h0F0A;
defparam \registerFile|read_data1_mux|bit1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit1|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit1|data_out~5_combout  = (\registerFile|read_data1_mux|bit1|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit1|data_out~4_combout ) # 
// (\registerFile|read_data1_mux|bit1|data_out~3_combout ))))

	.dataa(\registerFile|read_data1_mux|bit1|data_out~4_combout ),
	.datab(\registerFile|read_data1_mux|bit1|data_out~3_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit1|data_out~2_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit1|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit1|data_out~5 .lut_mask = 16'hFFE0;
defparam \registerFile|read_data1_mux|bit1|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneiv_lcell_comb \registerFile|reg1|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg1|bit2|dff_d1b~0_combout ) # (\registerFile|reg1|bit2|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg1|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg1|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit2|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg1|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|dff_d2b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 .lut_mask = 16'h5151;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2_combout ) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 .lut_mask = 16'hFF55;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2 .lut_mask = 16'h00CE;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneiv_lcell_comb \MemoryMUX|data_out[2]~2 (
// Equation(s):
// \MemoryMUX|data_out[2]~2_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit2|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[2]~2 .lut_mask = 16'h0C3F;
defparam \MemoryMUX|data_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneiv_lcell_comb \registerFile|reg1|l2|int_q~0 (
// Equation(s):
// \registerFile|reg1|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[2]~2_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l2|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~2clkctrl_outclk ),
	.datab(\registerFile|reg1|l2|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[2]~2_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l2|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg1|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneiv_lcell_comb \registerFile|reg1|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit2|dff_d2b~1_combout  = (\registerFile|reg1|bit2|dff_d2b~0_combout  & !\registerFile|reg1|l2|int_q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg1|bit2|dff_d2b~0_combout ),
	.datad(\registerFile|reg1|l2|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit2|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \registerFile|reg1|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneiv_lcell_comb \registerFile|reg1|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg1|bit2|dff_d1b~0_combout ) # (\registerFile|reg1|bit2|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg1|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg1|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit2|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg1|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneiv_lcell_comb \registerFile|reg1|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit2|o_q~1_combout  = (!\registerFile|reg1|bit2|dff_d1b~0_combout  & ((\registerFile|reg1|bit2|o_q~1_combout ) # (!\registerFile|reg1|bit2|dff_d2b~0_combout )))

	.dataa(\registerFile|reg1|bit2|o_q~1_combout ),
	.datab(gnd),
	.datac(\registerFile|reg1|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg1|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit2|o_q~1 .lut_mask = 16'h0A0F;
defparam \registerFile|reg1|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneiv_lcell_comb \registerFile|reg0|l2|int_q~0 (
// Equation(s):
// \registerFile|reg0|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((!\MemoryMUX|data_out[2]~2_combout ))) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (\registerFile|reg0|l2|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg0|l2|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[2]~2_combout ),
	.datad(\registerFile|i_load_bar~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg0|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l2|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg0|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneiv_lcell_comb \registerFile|reg0|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit2|dff_d2b~1_combout  = (\registerFile|reg0|bit2|dff_d2b~0_combout  & !\registerFile|reg0|l2|int_q~0_combout )

	.dataa(\registerFile|reg0|bit2|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg0|l2|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit2|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \registerFile|reg0|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneiv_lcell_comb \registerFile|reg0|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg0|bit2|dff_d2b~1_combout ) # (\registerFile|reg0|bit2|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg0|bit2|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg0|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg0|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneiv_lcell_comb \registerFile|reg0|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit2|o_q~1_combout  = (!\registerFile|reg0|bit2|dff_d1b~0_combout  & ((\registerFile|reg0|bit2|o_q~1_combout ) # (!\registerFile|reg0|bit2|dff_d2b~0_combout )))

	.dataa(\registerFile|reg0|bit2|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg0|bit2|o_q~1_combout ),
	.datad(\registerFile|reg0|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit2|o_q~1 .lut_mask = 16'h00F5;
defparam \registerFile|reg0|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit2|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit2|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg0|bit2|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg1|bit2|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\registerFile|reg1|bit2|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg0|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit2|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit2|data_out~4 .lut_mask = 16'h10B0;
defparam \registerFile|read_data1_mux|bit2|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N20
cycloneiv_lcell_comb \registerFile|reg4|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg4|bit2|dff_d2b~1_combout ) # (\registerFile|reg4|bit2|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg4|bit2|dff_d2b~1_combout ),
	.datab(\registerFile|reg4|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit2|dff_d1b~0 .lut_mask = 16'hE000;
defparam \registerFile|reg4|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N0
cycloneiv_lcell_comb \registerFile|reg4|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg4|bit2|dff_d2b~1_combout ) # ((\registerFile|reg4|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg4|bit2|dff_d2b~1_combout ),
	.datab(\registerFile|reg4|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit2|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \registerFile|reg4|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N26
cycloneiv_lcell_comb \registerFile|reg4|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit2|o_q~1_combout  = (!\registerFile|reg4|bit2|dff_d1b~0_combout  & ((\registerFile|reg4|bit2|o_q~1_combout ) # (!\registerFile|reg4|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg4|bit2|dff_d1b~0_combout ),
	.datac(\registerFile|reg4|bit2|o_q~1_combout ),
	.datad(\registerFile|reg4|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit2|o_q~1 .lut_mask = 16'h3033;
defparam \registerFile|reg4|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit2|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit2|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg4|bit2|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg5|bit2|o_q~1_combout ))))

	.dataa(\registerFile|reg5|bit2|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg4|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit2|data_out~1 .lut_mask = 16'h10D0;
defparam \registerFile|read_data1_mux|bit2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneiv_lcell_comb \registerFile|reg6|l2|int_q~0 (
// Equation(s):
// \registerFile|reg6|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((!\MemoryMUX|data_out[2]~2_combout ))) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (\registerFile|reg6|l2|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datab(\registerFile|reg6|l2|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[2]~2_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l2|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg6|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneiv_lcell_comb \registerFile|reg6|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit2|dff_d2b~1_combout  = (!\registerFile|reg6|l2|int_q~0_combout  & \registerFile|reg6|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg6|l2|int_q~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg6|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit2|dff_d2b~1 .lut_mask = 16'h3300;
defparam \registerFile|reg6|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneiv_lcell_comb \registerFile|reg6|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg6|bit2|dff_d1b~0_combout ) # (\registerFile|reg6|bit2|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg6|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg6|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit2|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg6|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneiv_lcell_comb \registerFile|reg6|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg6|bit2|dff_d1b~0_combout ) # (\registerFile|reg6|bit2|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg6|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg6|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit2|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \registerFile|reg6|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneiv_lcell_comb \registerFile|reg6|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit2|o_q~1_combout  = (!\registerFile|reg6|bit2|dff_d1b~0_combout  & ((\registerFile|reg6|bit2|o_q~1_combout ) # (!\registerFile|reg6|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg6|bit2|dff_d2b~0_combout ),
	.datac(\registerFile|reg6|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg6|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit2|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg6|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N20
cycloneiv_lcell_comb \registerFile|i_load_bar~4 (
// Equation(s):
// \registerFile|i_load_bar~4_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~4 .lut_mask = 16'h0001;
defparam \registerFile|i_load_bar~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiv_clkctrl \registerFile|i_load_bar~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~4clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~4clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneiv_lcell_comb \registerFile|reg7|l2|int_q~0 (
// Equation(s):
// \registerFile|reg7|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (!\MemoryMUX|data_out[2]~2_combout )) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((\registerFile|reg7|l2|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[2]~2_combout ),
	.datab(\registerFile|reg7|l2|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg7|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l2|int_q~0 .lut_mask = 16'h5FCF;
defparam \registerFile|reg7|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneiv_lcell_comb \registerFile|reg7|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit2|dff_d2b~1_combout  = (!\registerFile|reg7|l2|int_q~0_combout  & \registerFile|reg7|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg7|l2|int_q~0_combout ),
	.datad(\registerFile|reg7|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit2|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg7|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneiv_lcell_comb \registerFile|reg7|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg7|bit2|dff_d1b~0_combout ) # (\registerFile|reg7|bit2|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg7|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit2|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg7|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneiv_lcell_comb \registerFile|reg7|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg7|bit2|dff_d1b~0_combout ) # (\registerFile|reg7|bit2|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg7|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit2|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \registerFile|reg7|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneiv_lcell_comb \registerFile|reg7|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit2|o_q~1_combout  = (!\registerFile|reg7|bit2|dff_d1b~0_combout  & ((\registerFile|reg7|bit2|o_q~1_combout ) # (!\registerFile|reg7|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg7|bit2|dff_d2b~0_combout ),
	.datac(\registerFile|reg7|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit2|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg7|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit2|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit2|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg6|bit2|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg7|bit2|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\registerFile|reg6|bit2|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datad(\registerFile|reg7|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit2|data_out~0 .lut_mask = 16'h1015;
defparam \registerFile|read_data1_mux|bit2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit2|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit2|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit2|data_out~1_combout ) # (\registerFile|read_data1_mux|bit2|data_out~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datac(\registerFile|read_data1_mux|bit2|data_out~1_combout ),
	.datad(\registerFile|read_data1_mux|bit2|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit2|data_out~2 .lut_mask = 16'h3330;
defparam \registerFile|read_data1_mux|bit2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneiv_lcell_comb \registerFile|reg2|l2|int_q~0 (
// Equation(s):
// \registerFile|reg2|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[2]~2_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l2|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~1clkctrl_outclk ),
	.datab(\registerFile|reg2|l2|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[2]~2_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l2|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg2|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneiv_lcell_comb \registerFile|reg2|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit2|dff_d2b~1_combout ) # ((\registerFile|reg2|bit2|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit2|dff_d2b~1_combout ),
	.datac(\registerFile|reg2|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit2|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg2|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneiv_lcell_comb \registerFile|reg2|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit2|dff_d2b~1_combout  = (!\registerFile|reg2|l2|int_q~0_combout  & \registerFile|reg2|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg2|l2|int_q~0_combout ),
	.datad(\registerFile|reg2|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit2|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg2|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneiv_lcell_comb \registerFile|reg2|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg2|bit2|dff_d2b~1_combout ) # (\registerFile|reg2|bit2|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit2|dff_d2b~1_combout ),
	.datac(\registerFile|reg2|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit2|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg2|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneiv_lcell_comb \registerFile|reg2|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit2|o_q~1_combout  = (!\registerFile|reg2|bit2|dff_d1b~0_combout  & ((\registerFile|reg2|bit2|o_q~1_combout ) # (!\registerFile|reg2|bit2|dff_d2b~0_combout )))

	.dataa(\registerFile|reg2|bit2|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg2|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg2|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit2|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg2|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneiv_lcell_comb \registerFile|reg3|l2|int_q~0 (
// Equation(s):
// \registerFile|reg3|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((!\MemoryMUX|data_out[2]~2_combout ))) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (\registerFile|reg3|l2|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|l2|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[2]~2_combout ),
	.datad(\registerFile|i_load_bar~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg3|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l2|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg3|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneiv_lcell_comb \registerFile|reg3|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit2|dff_d2b~1_combout  = (\registerFile|reg3|bit2|dff_d2b~0_combout  & !\registerFile|reg3|l2|int_q~0_combout )

	.dataa(\registerFile|reg3|bit2|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg3|l2|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit2|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \registerFile|reg3|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneiv_lcell_comb \registerFile|reg3|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg3|bit2|dff_d2b~1_combout ) # (\registerFile|reg3|bit2|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit2|dff_d2b~1_combout ),
	.datac(\registerFile|reg3|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit2|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg3|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneiv_lcell_comb \registerFile|reg3|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit2|o_q~1_combout  = (!\registerFile|reg3|bit2|dff_d1b~0_combout  & ((\registerFile|reg3|bit2|o_q~1_combout ) # (!\registerFile|reg3|bit2|dff_d2b~0_combout )))

	.dataa(\registerFile|reg3|bit2|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg3|bit2|dff_d1b~0_combout ),
	.datad(\registerFile|reg3|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit2|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg3|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit2|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit2|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg2|bit2|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg3|bit2|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\registerFile|reg2|bit2|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg3|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit2|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit2|data_out~3 .lut_mask = 16'h0207;
defparam \registerFile|read_data1_mux|bit2|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit2|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit2|data_out~5_combout  = (\registerFile|read_data1_mux|bit2|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit2|data_out~4_combout ) # 
// (\registerFile|read_data1_mux|bit2|data_out~3_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datab(\registerFile|read_data1_mux|bit2|data_out~4_combout ),
	.datac(\registerFile|read_data1_mux|bit2|data_out~2_combout ),
	.datad(\registerFile|read_data1_mux|bit2|data_out~3_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit2|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit2|data_out~5 .lut_mask = 16'hFAF8;
defparam \registerFile|read_data1_mux|bit2|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneiv_lcell_comb \registerFile|reg3|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg3|bit3|dff_d2b~1_combout ) # (\registerFile|reg3|bit3|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg3|bit3|dff_d2b~1_combout ),
	.datab(\registerFile|reg3|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit3|dff_d1b~0 .lut_mask = 16'hE000;
defparam \registerFile|reg3|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneiv_lcell_comb \registerFile|reg3|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg3|bit3|dff_d2b~1_combout ) # ((\registerFile|reg3|bit3|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg3|bit3|dff_d2b~1_combout ),
	.datab(\registerFile|reg3|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit3|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \registerFile|reg3|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneiv_lcell_comb \registerFile|reg3|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit3|o_q~1_combout  = (!\registerFile|reg3|bit3|dff_d1b~0_combout  & ((\registerFile|reg3|bit3|o_q~1_combout ) # (!\registerFile|reg3|bit3|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg3|bit3|dff_d2b~0_combout ),
	.datac(\registerFile|reg3|bit3|dff_d1b~0_combout ),
	.datad(\registerFile|reg3|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit3|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg3|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneiv_lcell_comb \registerFile|reg2|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit3|dff_d2b~1_combout  = (!\registerFile|reg2|l3|int_q~0_combout  & \registerFile|reg2|bit3|dff_d2b~0_combout )

	.dataa(\registerFile|reg2|l3|int_q~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg2|bit3|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg2|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit3|dff_d2b~1 .lut_mask = 16'h5050;
defparam \registerFile|reg2|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneiv_lcell_comb \registerFile|reg2|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg2|bit3|dff_d2b~1_combout ) # (\registerFile|reg2|bit3|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit3|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg2|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg2|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneiv_lcell_comb \registerFile|reg2|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit3|dff_d2b~1_combout ) # ((\registerFile|reg2|bit3|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit3|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg2|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit3|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg2|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneiv_lcell_comb \registerFile|reg2|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit3|o_q~1_combout  = (!\registerFile|reg2|bit3|dff_d1b~0_combout  & ((\registerFile|reg2|bit3|o_q~1_combout ) # (!\registerFile|reg2|bit3|dff_d2b~0_combout )))

	.dataa(\registerFile|reg2|bit3|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg2|bit3|dff_d2b~0_combout ),
	.datad(\registerFile|reg2|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit3|o_q~1 .lut_mask = 16'h5505;
defparam \registerFile|reg2|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit3|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit3|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg2|bit3|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg3|bit3|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\registerFile|reg3|bit3|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datad(\registerFile|reg2|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit3|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit3|data_out~3 .lut_mask = 16'h0151;
defparam \registerFile|read_data1_mux|bit3|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneiv_lcell_comb \registerFile|reg5|l3|int_q~0 (
// Equation(s):
// \registerFile|reg5|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (!\MemoryMUX|data_out[3]~3_combout )) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((\registerFile|reg5|l3|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[3]~3_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg5|l3|int_q~0_combout ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l3|int_q~0 .lut_mask = 16'h77F3;
defparam \registerFile|reg5|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneiv_lcell_comb \registerFile|reg5|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit3|dff_d2b~1_combout  = (!\registerFile|reg5|l3|int_q~0_combout  & \registerFile|reg5|bit3|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg5|l3|int_q~0_combout ),
	.datad(\registerFile|reg5|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit3|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg5|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneiv_lcell_comb \registerFile|reg5|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg5|bit3|dff_d2b~1_combout ) # (\registerFile|reg5|bit3|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg5|bit3|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg5|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg5|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneiv_lcell_comb \registerFile|reg5|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg5|bit3|dff_d2b~1_combout ) # (\registerFile|reg5|bit3|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg5|bit3|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg5|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit3|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \registerFile|reg5|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneiv_lcell_comb \registerFile|reg5|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit3|o_q~1_combout  = (!\registerFile|reg5|bit3|dff_d1b~0_combout  & ((\registerFile|reg5|bit3|o_q~1_combout ) # (!\registerFile|reg5|bit3|dff_d2b~0_combout )))

	.dataa(\registerFile|reg5|bit3|dff_d1b~0_combout ),
	.datab(\registerFile|reg5|bit3|dff_d2b~0_combout ),
	.datac(\registerFile|reg5|bit3|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg5|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit3|o_q~1 .lut_mask = 16'h5151;
defparam \registerFile|reg5|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit3|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit3|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg4|bit3|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg5|bit3|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit3|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg5|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit3|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit3|data_out~1 .lut_mask = 16'h4070;
defparam \registerFile|read_data1_mux|bit3|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N18
cycloneiv_lcell_comb \registerFile|i_load_bar~5 (
// Equation(s):
// \registerFile|i_load_bar~5_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~5 .lut_mask = 16'h0100;
defparam \registerFile|i_load_bar~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneiv_clkctrl \registerFile|i_load_bar~5clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~5clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~5clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N0
cycloneiv_lcell_comb \registerFile|reg6|l3|int_q~0 (
// Equation(s):
// \registerFile|reg6|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((!\MemoryMUX|data_out[3]~3_combout ))) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (\registerFile|reg6|l3|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg6|l3|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[3]~3_combout ),
	.datac(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l3|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg6|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneiv_lcell_comb \registerFile|reg6|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit3|dff_d2b~1_combout  = (\registerFile|reg6|bit3|dff_d2b~0_combout  & !\registerFile|reg6|l3|int_q~0_combout )

	.dataa(\registerFile|reg6|bit3|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg6|l3|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit3|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \registerFile|reg6|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneiv_lcell_comb \registerFile|reg6|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg6|bit3|dff_d1b~0_combout ) # (\registerFile|reg6|bit3|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg6|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg6|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg6|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneiv_lcell_comb \registerFile|reg6|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg6|bit3|dff_d1b~0_combout ) # ((\registerFile|reg6|bit3|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg6|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg6|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit3|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg6|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneiv_lcell_comb \registerFile|reg6|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit3|o_q~1_combout  = (!\registerFile|reg6|bit3|dff_d1b~0_combout  & ((\registerFile|reg6|bit3|o_q~1_combout ) # (!\registerFile|reg6|bit3|dff_d2b~0_combout )))

	.dataa(\registerFile|reg6|bit3|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg6|bit3|o_q~1_combout ),
	.datad(\registerFile|reg6|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit3|o_q~1 .lut_mask = 16'h5055;
defparam \registerFile|reg6|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit3|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit3|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg6|bit3|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg7|bit3|o_q~1_combout ))))

	.dataa(\registerFile|reg7|bit3|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg6|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit3|data_out~0 .lut_mask = 16'h010D;
defparam \registerFile|read_data1_mux|bit3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit3|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit3|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit3|data_out~1_combout ) # (\registerFile|read_data1_mux|bit3|data_out~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datab(\registerFile|read_data1_mux|bit3|data_out~1_combout ),
	.datac(gnd),
	.datad(\registerFile|read_data1_mux|bit3|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit3|data_out~2 .lut_mask = 16'h5544;
defparam \registerFile|read_data1_mux|bit3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit3|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit3|data_out~5_combout  = (\registerFile|read_data1_mux|bit3|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit3|data_out~4_combout ) # 
// (\registerFile|read_data1_mux|bit3|data_out~3_combout ))))

	.dataa(\registerFile|read_data1_mux|bit3|data_out~4_combout ),
	.datab(\registerFile|read_data1_mux|bit3|data_out~3_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit3|data_out~2_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit3|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit3|data_out~5 .lut_mask = 16'hFFE0;
defparam \registerFile|read_data1_mux|bit3|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit2|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit2|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg2|bit2|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg3|bit2|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\registerFile|reg3|bit2|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg2|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit2|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit2|data_out~3 .lut_mask = 16'h010B;
defparam \registerFile|read_data2_mux|bit2|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneiv_lcell_comb \registerFile|reg5|bit2|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg5|bit2|dff_d1b~0_combout ) # (\registerFile|reg5|bit2|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg5|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg5|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit2|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \registerFile|reg5|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneiv_lcell_comb \registerFile|reg5|l2|int_q~0 (
// Equation(s):
// \registerFile|reg5|l2|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((!\MemoryMUX|data_out[2]~2_combout ))) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (\registerFile|reg5|l2|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg5|l2|int_q~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\MemoryMUX|data_out[2]~2_combout ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l2|int_q~0 .lut_mask = 16'h3FBB;
defparam \registerFile|reg5|l2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneiv_lcell_comb \registerFile|reg5|bit2|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit2|dff_d2b~1_combout  = (\registerFile|reg5|bit2|dff_d2b~0_combout  & !\registerFile|reg5|l2|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg5|bit2|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg5|l2|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit2|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \registerFile|reg5|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneiv_lcell_comb \registerFile|reg5|bit2|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg5|bit2|dff_d1b~0_combout ) # (\registerFile|reg5|bit2|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg5|bit2|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg5|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg5|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneiv_lcell_comb \registerFile|reg5|bit2|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit2|o_q~1_combout  = (!\registerFile|reg5|bit2|dff_d1b~0_combout  & ((\registerFile|reg5|bit2|o_q~1_combout ) # (!\registerFile|reg5|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg5|bit2|dff_d1b~0_combout ),
	.datac(\registerFile|reg5|bit2|o_q~1_combout ),
	.datad(\registerFile|reg5|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit2|o_q~1 .lut_mask = 16'h3033;
defparam \registerFile|reg5|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit2|data_out~1 (
// Equation(s):
// \registerFile|read_data2_mux|bit2|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg4|bit2|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg5|bit2|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\registerFile|reg4|bit2|o_q~1_combout ),
	.datac(\registerFile|reg5|bit2|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit2|data_out~1 .lut_mask = 16'h2700;
defparam \registerFile|read_data2_mux|bit2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit2|data_out~0 (
// Equation(s):
// \registerFile|read_data2_mux|bit2|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg6|bit2|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg7|bit2|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\registerFile|reg6|bit2|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg7|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit2|data_out~0 .lut_mask = 16'h0207;
defparam \registerFile|read_data2_mux|bit2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit2|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit2|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit2|data_out~1_combout ) # (\registerFile|read_data2_mux|bit2|data_out~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datac(\registerFile|read_data2_mux|bit2|data_out~1_combout ),
	.datad(\registerFile|read_data2_mux|bit2|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit2|data_out~2 .lut_mask = 16'h3330;
defparam \registerFile|read_data2_mux|bit2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit2|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit2|data_out~5_combout  = (\registerFile|read_data2_mux|bit2|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit2|data_out~4_combout ) # 
// (\registerFile|read_data2_mux|bit2|data_out~3_combout ))))

	.dataa(\registerFile|read_data2_mux|bit2|data_out~4_combout ),
	.datab(\registerFile|read_data2_mux|bit2|data_out~3_combout ),
	.datac(\registerFile|read_data2_mux|bit2|data_out~2_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit2|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit2|data_out~5 .lut_mask = 16'hFEF0;
defparam \registerFile|read_data2_mux|bit2|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N28
cycloneiv_lcell_comb \Comparator_rs_rt|comp2|o_LT~0 (
// Equation(s):
// \Comparator_rs_rt|comp2|o_LT~0_combout  = (\registerFile|read_data2_mux|bit3|data_out~5_combout  & (((!\registerFile|read_data1_mux|bit2|data_out~5_combout  & \registerFile|read_data2_mux|bit2|data_out~5_combout )) # 
// (!\registerFile|read_data1_mux|bit3|data_out~5_combout ))) # (!\registerFile|read_data2_mux|bit3|data_out~5_combout  & (!\registerFile|read_data1_mux|bit2|data_out~5_combout  & (!\registerFile|read_data1_mux|bit3|data_out~5_combout  & 
// \registerFile|read_data2_mux|bit2|data_out~5_combout )))

	.dataa(\registerFile|read_data2_mux|bit3|data_out~5_combout ),
	.datab(\registerFile|read_data1_mux|bit2|data_out~5_combout ),
	.datac(\registerFile|read_data1_mux|bit3|data_out~5_combout ),
	.datad(\registerFile|read_data2_mux|bit2|data_out~5_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp2|o_LT~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp2|o_LT~0 .lut_mask = 16'h2B0A;
defparam \Comparator_rs_rt|comp2|o_LT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N28
cycloneiv_lcell_comb \registerFile|reg2|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg2|bit7|dff_d2b~1_combout ) # (\registerFile|reg2|bit7|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg2|bit7|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg2|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit7|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg2|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N4
cycloneiv_lcell_comb \registerFile|reg2|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit7|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit7|dff_d2b~1_combout ) # ((\registerFile|reg2|bit7|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg2|bit7|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg2|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit7|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg2|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N14
cycloneiv_lcell_comb \registerFile|reg2|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit7|o_q~1_combout  = (!\registerFile|reg2|bit7|dff_d1b~0_combout  & ((\registerFile|reg2|bit7|o_q~1_combout ) # (!\registerFile|reg2|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg2|bit7|dff_d2b~0_combout ),
	.datac(\registerFile|reg2|bit7|o_q~1_combout ),
	.datad(\registerFile|reg2|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit7|o_q~1 .lut_mask = 16'h00F3;
defparam \registerFile|reg2|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N16
cycloneiv_lcell_comb \registerFile|reg3|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg3|bit7|dff_d2b~1_combout ) # (\registerFile|reg3|bit7|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg3|bit7|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg3|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit7|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg3|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N0
cycloneiv_lcell_comb \registerFile|reg3|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit7|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg3|bit7|dff_d2b~1_combout ) # ((\registerFile|reg3|bit7|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg3|bit7|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg3|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit7|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg3|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N6
cycloneiv_lcell_comb \registerFile|reg3|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit7|o_q~1_combout  = (!\registerFile|reg3|bit7|dff_d1b~0_combout  & ((\registerFile|reg3|bit7|o_q~1_combout ) # (!\registerFile|reg3|bit7|dff_d2b~0_combout )))

	.dataa(\registerFile|reg3|bit7|o_q~1_combout ),
	.datab(\registerFile|reg3|bit7|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg3|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit7|o_q~1 .lut_mask = 16'h2233;
defparam \registerFile|reg3|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit7|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit7|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg2|bit7|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg3|bit7|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\registerFile|reg2|bit7|o_q~1_combout ),
	.datad(\registerFile|reg3|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit7|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit7|data_out~3 .lut_mask = 16'h0415;
defparam \registerFile|read_data2_mux|bit7|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N20
cycloneiv_lcell_comb \registerFile|reg0|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit7|dff_d2b~1_combout  = (!\registerFile|reg0|l7|int_q~0_combout  & \registerFile|reg0|bit7|dff_d2b~0_combout )

	.dataa(\registerFile|reg0|l7|int_q~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg0|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit7|dff_d2b~1 .lut_mask = 16'h5500;
defparam \registerFile|reg0|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneiv_lcell_comb \registerFile|reg0|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg0|bit7|dff_d1b~0_combout ) # (\registerFile|reg0|bit7|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg0|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg0|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg0|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneiv_lcell_comb \registerFile|reg0|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg0|bit7|dff_d1b~0_combout ) # (\registerFile|reg0|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg0|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg0|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit7|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \registerFile|reg0|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
cycloneiv_lcell_comb \registerFile|reg0|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit7|o_q~1_combout  = (!\registerFile|reg0|bit7|dff_d1b~0_combout  & ((\registerFile|reg0|bit7|o_q~1_combout ) # (!\registerFile|reg0|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg0|bit7|dff_d2b~0_combout ),
	.datac(\registerFile|reg0|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg0|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit7|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg0|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N8
cycloneiv_lcell_comb \registerFile|i_load_bar~2 (
// Equation(s):
// \registerFile|i_load_bar~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~2 .lut_mask = 16'h0040;
defparam \registerFile|i_load_bar~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiv_clkctrl \registerFile|i_load_bar~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~2clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~2clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneiv_lcell_comb \registerFile|reg1|l7|int_q~0 (
// Equation(s):
// \registerFile|reg1|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[7]~7_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l7|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|l7|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[7]~7_combout ),
	.datad(\registerFile|i_load_bar~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg1|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l7|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg1|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N16
cycloneiv_lcell_comb \registerFile|reg1|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit7|dff_d2b~1_combout  = (\registerFile|reg1|bit7|dff_d2b~0_combout  & !\registerFile|reg1|l7|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg1|bit7|dff_d2b~0_combout ),
	.datac(\registerFile|reg1|l7|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg1|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit7|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \registerFile|reg1|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
cycloneiv_lcell_comb \registerFile|reg1|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg1|bit7|dff_d2b~1_combout ) # (\registerFile|reg1|bit7|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|bit7|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg1|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit7|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg1|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneiv_lcell_comb \registerFile|reg1|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit7|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg1|bit7|dff_d2b~1_combout ) # ((\registerFile|reg1|bit7|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|bit7|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg1|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit7|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg1|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N2
cycloneiv_lcell_comb \registerFile|reg1|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit7|o_q~1_combout  = (!\registerFile|reg1|bit7|dff_d1b~0_combout  & ((\registerFile|reg1|bit7|o_q~1_combout ) # (!\registerFile|reg1|bit7|dff_d2b~0_combout )))

	.dataa(\registerFile|reg1|bit7|dff_d1b~0_combout ),
	.datab(\registerFile|reg1|bit7|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg1|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit7|o_q~1 .lut_mask = 16'h5511;
defparam \registerFile|reg1|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N28
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit7|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit7|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg0|bit7|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg1|bit7|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\registerFile|reg0|bit7|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datad(\registerFile|reg1|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit7|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit7|data_out~4 .lut_mask = 16'h202A;
defparam \registerFile|read_data2_mux|bit7|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N26
cycloneiv_lcell_comb \registerFile|i_load_bar~7 (
// Equation(s):
// \registerFile|i_load_bar~7_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout  & (\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout  & 
// \MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit1|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit2|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit1|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_reg_Rd_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|i_load_bar~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|i_load_bar~7 .lut_mask = 16'h1000;
defparam \registerFile|i_load_bar~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneiv_clkctrl \registerFile|i_load_bar~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\registerFile|i_load_bar~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\registerFile|i_load_bar~7clkctrl_outclk ));
// synopsys translate_off
defparam \registerFile|i_load_bar~7clkctrl .clock_type = "global clock";
defparam \registerFile|i_load_bar~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N6
cycloneiv_lcell_comb \registerFile|reg4|l7|int_q~0 (
// Equation(s):
// \registerFile|reg4|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & ((!\MemoryMUX|data_out[7]~7_combout ))) # (!GLOBAL(\registerFile|i_load_bar~7clkctrl_outclk ) & (\registerFile|reg4|l7|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg4|l7|int_q~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|i_load_bar~7clkctrl_outclk ),
	.datad(\MemoryMUX|data_out[7]~7_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|l7|int_q~0 .lut_mask = 16'h3BFB;
defparam \registerFile|reg4|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N12
cycloneiv_lcell_comb \registerFile|reg4|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg4|bit7|dff_d2b~1_combout  = (\registerFile|reg4|bit7|dff_d2b~0_combout  & !\registerFile|reg4|l7|int_q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg4|bit7|dff_d2b~0_combout ),
	.datad(\registerFile|reg4|l7|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit7|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \registerFile|reg4|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N26
cycloneiv_lcell_comb \registerFile|reg4|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg4|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg4|bit7|dff_d1b~0_combout ) # (\registerFile|reg4|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg4|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg4|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg4|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N8
cycloneiv_lcell_comb \registerFile|reg4|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg4|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg4|bit7|dff_d1b~0_combout ) # (\registerFile|reg4|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg4|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg4|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit7|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg4|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N18
cycloneiv_lcell_comb \registerFile|reg4|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg4|bit7|o_q~1_combout  = (!\registerFile|reg4|bit7|dff_d1b~0_combout  & ((\registerFile|reg4|bit7|o_q~1_combout ) # (!\registerFile|reg4|bit7|dff_d2b~0_combout )))

	.dataa(\registerFile|reg4|bit7|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg4|bit7|dff_d2b~0_combout ),
	.datad(\registerFile|reg4|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg4|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg4|bit7|o_q~1 .lut_mask = 16'h5505;
defparam \registerFile|reg4|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit7|data_out~1 (
// Equation(s):
// \registerFile|read_data2_mux|bit7|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg4|bit7|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg5|bit7|o_q~1_combout ))))

	.dataa(\registerFile|reg5|bit7|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datad(\registerFile|reg4|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit7|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit7|data_out~1 .lut_mask = 16'h04C4;
defparam \registerFile|read_data2_mux|bit7|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N8
cycloneiv_lcell_comb \registerFile|reg6|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg6|bit7|dff_d2b~1_combout ) # (\registerFile|reg6|bit7|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg6|bit7|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit7|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit7|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg6|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N18
cycloneiv_lcell_comb \registerFile|reg6|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit7|o_q~1_combout  = (!\registerFile|reg6|bit7|dff_d1b~0_combout  & ((\registerFile|reg6|bit7|o_q~1_combout ) # (!\registerFile|reg6|bit7|dff_d2b~0_combout )))

	.dataa(\registerFile|reg6|bit7|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg6|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg6|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit7|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg6|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N0
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit7|data_out~0 (
// Equation(s):
// \registerFile|read_data2_mux|bit7|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg6|bit7|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg7|bit7|o_q~1_combout ))))

	.dataa(\registerFile|reg7|bit7|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg6|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit7|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit7|data_out~0 .lut_mask = 16'h010D;
defparam \registerFile|read_data2_mux|bit7|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N2
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit7|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit7|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit7|data_out~1_combout ) # (\registerFile|read_data2_mux|bit7|data_out~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datab(\registerFile|read_data2_mux|bit7|data_out~1_combout ),
	.datac(gnd),
	.datad(\registerFile|read_data2_mux|bit7|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit7|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit7|data_out~2 .lut_mask = 16'h5544;
defparam \registerFile|read_data2_mux|bit7|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit7|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit7|data_out~5_combout  = (\registerFile|read_data2_mux|bit7|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit7|data_out~3_combout ) # 
// (\registerFile|read_data2_mux|bit7|data_out~4_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datab(\registerFile|read_data2_mux|bit7|data_out~3_combout ),
	.datac(\registerFile|read_data2_mux|bit7|data_out~4_combout ),
	.datad(\registerFile|read_data2_mux|bit7|data_out~2_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit7|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit7|data_out~5 .lut_mask = 16'hFFA8;
defparam \registerFile|read_data2_mux|bit7|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N16
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit7|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit7|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg2|bit7|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg3|bit7|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\registerFile|reg2|bit7|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg3|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit7|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit7|data_out~3 .lut_mask = 16'h0207;
defparam \registerFile|read_data1_mux|bit7|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N10
cycloneiv_lcell_comb \registerFile|reg5|l7|int_q~0 (
// Equation(s):
// \registerFile|reg5|l7|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((!\MemoryMUX|data_out[7]~7_combout ))) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (\registerFile|reg5|l7|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg5|l7|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[7]~7_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l7|int_q~0 .lut_mask = 16'h3FAF;
defparam \registerFile|reg5|l7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N24
cycloneiv_lcell_comb \registerFile|reg5|bit7|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit7|dff_d2b~1_combout  = (!\registerFile|reg5|l7|int_q~0_combout  & \registerFile|reg5|bit7|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg5|l7|int_q~0_combout ),
	.datad(\registerFile|reg5|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit7|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg5|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N14
cycloneiv_lcell_comb \registerFile|reg5|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg5|bit7|dff_d1b~0_combout ) # (\registerFile|reg5|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg5|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg5|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg5|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N28
cycloneiv_lcell_comb \registerFile|reg5|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg5|bit7|dff_d1b~0_combout ) # (\registerFile|reg5|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg5|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg5|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit7|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg5|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N30
cycloneiv_lcell_comb \registerFile|reg5|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit7|o_q~1_combout  = (!\registerFile|reg5|bit7|dff_d1b~0_combout  & ((\registerFile|reg5|bit7|o_q~1_combout ) # (!\registerFile|reg5|bit7|dff_d2b~0_combout )))

	.dataa(\registerFile|reg5|bit7|o_q~1_combout ),
	.datab(\registerFile|reg5|bit7|dff_d2b~0_combout ),
	.datac(\registerFile|reg5|bit7|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg5|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit7|o_q~1 .lut_mask = 16'h0B0B;
defparam \registerFile|reg5|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N2
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit7|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit7|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg4|bit7|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg5|bit7|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\registerFile|reg4|bit7|o_q~1_combout ),
	.datac(\registerFile|reg5|bit7|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit7|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit7|data_out~1 .lut_mask = 16'h220A;
defparam \registerFile|read_data1_mux|bit7|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N4
cycloneiv_lcell_comb \registerFile|reg7|bit7|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg7|bit7|dff_d2b~1_combout ) # (\registerFile|reg7|bit7|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg7|bit7|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit7|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit7|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg7|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N28
cycloneiv_lcell_comb \registerFile|reg7|bit7|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit7|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg7|bit7|dff_d2b~1_combout ) # ((\registerFile|reg7|bit7|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg7|bit7|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit7|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit7|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg7|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
cycloneiv_lcell_comb \registerFile|reg7|bit7|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit7|o_q~1_combout  = (!\registerFile|reg7|bit7|dff_d1b~0_combout  & ((\registerFile|reg7|bit7|o_q~1_combout ) # (!\registerFile|reg7|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg7|bit7|dff_d2b~0_combout ),
	.datac(\registerFile|reg7|bit7|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit7|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg7|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N24
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit7|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit7|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg6|bit7|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg7|bit7|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\registerFile|reg6|bit7|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg7|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit7|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit7|data_out~0 .lut_mask = 16'h0207;
defparam \registerFile|read_data1_mux|bit7|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit7|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit7|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit7|data_out~1_combout ) # (\registerFile|read_data1_mux|bit7|data_out~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|read_data1_mux|bit7|data_out~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit7|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit7|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit7|data_out~2 .lut_mask = 16'h0F0C;
defparam \registerFile|read_data1_mux|bit7|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N14
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit7|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit7|data_out~5_combout  = (\registerFile|read_data1_mux|bit7|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit7|data_out~4_combout ) # 
// (\registerFile|read_data1_mux|bit7|data_out~3_combout ))))

	.dataa(\registerFile|read_data1_mux|bit7|data_out~4_combout ),
	.datab(\registerFile|read_data1_mux|bit7|data_out~3_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit7|data_out~2_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit7|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit7|data_out~5 .lut_mask = 16'hFFE0;
defparam \registerFile|read_data1_mux|bit7|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 .lut_mask = 16'hFD00;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 .lut_mask = 16'h3033;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2 .lut_mask = 16'h0A0E;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
cycloneiv_lcell_comb \MemoryMUX|data_out[5]~5 (
// Equation(s):
// \MemoryMUX|data_out[5]~5_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit5|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit5|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[5]~5 .lut_mask = 16'h0A5F;
defparam \MemoryMUX|data_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneiv_lcell_comb \registerFile|reg2|l5|int_q~0 (
// Equation(s):
// \registerFile|reg2|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & ((!\MemoryMUX|data_out[5]~5_combout ))) # (!GLOBAL(\registerFile|i_load_bar~1clkctrl_outclk ) & (\registerFile|reg2|l5|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|i_load_bar~1clkctrl_outclk ),
	.datab(\registerFile|reg2|l5|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MemoryMUX|data_out[5]~5_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|l5|int_q~0 .lut_mask = 16'h4FEF;
defparam \registerFile|reg2|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneiv_lcell_comb \registerFile|reg2|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit5|dff_d2b~1_combout ) # ((\registerFile|reg2|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit5|dff_d2b~1_combout ),
	.datac(\registerFile|reg2|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit5|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg2|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneiv_lcell_comb \registerFile|reg2|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit5|dff_d2b~1_combout  = (!\registerFile|reg2|l5|int_q~0_combout  & \registerFile|reg2|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg2|l5|int_q~0_combout ),
	.datad(\registerFile|reg2|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit5|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg2|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneiv_lcell_comb \registerFile|reg2|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg2|bit5|dff_d2b~1_combout ) # (\registerFile|reg2|bit5|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit5|dff_d2b~1_combout ),
	.datac(\registerFile|reg2|bit5|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit5|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg2|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneiv_lcell_comb \registerFile|reg2|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit5|o_q~1_combout  = (!\registerFile|reg2|bit5|dff_d1b~0_combout  & ((\registerFile|reg2|bit5|o_q~1_combout ) # (!\registerFile|reg2|bit5|dff_d2b~0_combout )))

	.dataa(\registerFile|reg2|bit5|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg2|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg2|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit5|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg2|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit5|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit5|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg2|bit5|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg3|bit5|o_q~1_combout ))))

	.dataa(\registerFile|reg3|bit5|o_q~1_combout ),
	.datab(\registerFile|reg2|bit5|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit5|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit5|data_out~3 .lut_mask = 16'h0035;
defparam \registerFile|read_data1_mux|bit5|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
cycloneiv_lcell_comb \registerFile|reg0|l5|int_q~0 (
// Equation(s):
// \registerFile|reg0|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (!\MemoryMUX|data_out[5]~5_combout )) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((\registerFile|reg0|l5|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[5]~5_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg0|l5|int_q~0_combout ),
	.datad(\registerFile|i_load_bar~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg0|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l5|int_q~0 .lut_mask = 16'h77F3;
defparam \registerFile|reg0|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneiv_lcell_comb \registerFile|reg0|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit5|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg0|bit5|dff_d1b~0_combout ) # (\registerFile|reg0|bit5|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg0|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg0|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit5|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \registerFile|reg0|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneiv_lcell_comb \registerFile|reg0|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit5|dff_d2b~1_combout  = (!\registerFile|reg0|l5|int_q~0_combout  & \registerFile|reg0|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg0|l5|int_q~0_combout ),
	.datad(\registerFile|reg0|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit5|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg0|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneiv_lcell_comb \registerFile|reg0|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg0|bit5|dff_d1b~0_combout ) # (\registerFile|reg0|bit5|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg0|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg0|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit5|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg0|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneiv_lcell_comb \registerFile|reg0|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit5|o_q~1_combout  = (!\registerFile|reg0|bit5|dff_d1b~0_combout  & ((\registerFile|reg0|bit5|o_q~1_combout ) # (!\registerFile|reg0|bit5|dff_d2b~0_combout )))

	.dataa(\registerFile|reg0|bit5|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg0|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg0|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit5|o_q~1 .lut_mask = 16'h0F05;
defparam \registerFile|reg0|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneiv_lcell_comb \registerFile|reg1|l5|int_q~0 (
// Equation(s):
// \registerFile|reg1|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[5]~5_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l5|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|l5|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~2clkctrl_outclk ),
	.datad(\MemoryMUX|data_out[5]~5_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l5|int_q~0 .lut_mask = 16'h5DFD;
defparam \registerFile|reg1|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneiv_lcell_comb \registerFile|reg1|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit5|dff_d2b~1_combout  = (!\registerFile|reg1|l5|int_q~0_combout  & \registerFile|reg1|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg1|l5|int_q~0_combout ),
	.datad(\registerFile|reg1|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit5|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg1|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneiv_lcell_comb \registerFile|reg1|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg1|bit5|dff_d1b~0_combout ) # (\registerFile|reg1|bit5|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg1|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg1|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneiv_lcell_comb \registerFile|reg1|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg1|bit5|dff_d1b~0_combout ) # ((\registerFile|reg1|bit5|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg1|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit5|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg1|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneiv_lcell_comb \registerFile|reg1|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit5|o_q~1_combout  = (!\registerFile|reg1|bit5|dff_d1b~0_combout  & ((\registerFile|reg1|bit5|o_q~1_combout ) # (!\registerFile|reg1|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg1|bit5|dff_d2b~0_combout ),
	.datac(\registerFile|reg1|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg1|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit5|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg1|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit5|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit5|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg0|bit5|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg1|bit5|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datab(\registerFile|reg0|bit5|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg1|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit5|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit5|data_out~4 .lut_mask = 16'h2070;
defparam \registerFile|read_data1_mux|bit5|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit5|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit5|data_out~5_combout  = (\registerFile|read_data1_mux|bit5|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit5|data_out~3_combout ) # 
// (\registerFile|read_data1_mux|bit5|data_out~4_combout ))))

	.dataa(\registerFile|read_data1_mux|bit5|data_out~2_combout ),
	.datab(\registerFile|read_data1_mux|bit5|data_out~3_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit5|data_out~4_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit5|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit5|data_out~5 .lut_mask = 16'hFAEA;
defparam \registerFile|read_data1_mux|bit5|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit5|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit5|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg0|bit5|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg1|bit5|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\registerFile|reg0|bit5|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg1|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit5|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit5|data_out~4 .lut_mask = 16'h2070;
defparam \registerFile|read_data2_mux|bit5|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneiv_lcell_comb \registerFile|reg5|l5|int_q~0 (
// Equation(s):
// \registerFile|reg5|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (!\MemoryMUX|data_out[5]~5_combout )) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((\registerFile|reg5|l5|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[5]~5_combout ),
	.datab(\registerFile|reg5|l5|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l5|int_q~0 .lut_mask = 16'h5FCF;
defparam \registerFile|reg5|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
cycloneiv_lcell_comb \registerFile|reg5|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit5|dff_d2b~1_combout  = (!\registerFile|reg5|l5|int_q~0_combout  & \registerFile|reg5|bit5|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg5|l5|int_q~0_combout ),
	.datad(\registerFile|reg5|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit5|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg5|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
cycloneiv_lcell_comb \registerFile|reg5|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg5|bit5|dff_d2b~1_combout ) # (\registerFile|reg5|bit5|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg5|bit5|dff_d2b~1_combout ),
	.datad(\registerFile|reg5|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit5|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg5|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneiv_lcell_comb \registerFile|reg5|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit5|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg5|bit5|dff_d2b~1_combout ) # (\registerFile|reg5|bit5|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg5|bit5|dff_d2b~1_combout ),
	.datad(\registerFile|reg5|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit5|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg5|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneiv_lcell_comb \registerFile|reg5|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit5|o_q~1_combout  = (!\registerFile|reg5|bit5|dff_d1b~0_combout  & ((\registerFile|reg5|bit5|o_q~1_combout ) # (!\registerFile|reg5|bit5|dff_d2b~0_combout )))

	.dataa(\registerFile|reg5|bit5|dff_d1b~0_combout ),
	.datab(\registerFile|reg5|bit5|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg5|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit5|o_q~1 .lut_mask = 16'h5511;
defparam \registerFile|reg5|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N28
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit5|data_out~1 (
// Equation(s):
// \registerFile|read_data2_mux|bit5|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg4|bit5|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg5|bit5|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit5|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg5|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit5|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit5|data_out~1 .lut_mask = 16'h4070;
defparam \registerFile|read_data2_mux|bit5|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneiv_lcell_comb \registerFile|reg7|l5|int_q~0 (
// Equation(s):
// \registerFile|reg7|l5|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((!\MemoryMUX|data_out[5]~5_combout ))) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (\registerFile|reg7|l5|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg7|l5|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[5]~5_combout ),
	.datac(\registerFile|i_load_bar~4clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|l5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l5|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg7|l5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneiv_lcell_comb \registerFile|reg7|bit5|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit5|dff_d2b~1_combout  = (\registerFile|reg7|bit5|dff_d2b~0_combout  & !\registerFile|reg7|l5|int_q~0_combout )

	.dataa(\registerFile|reg7|bit5|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg7|l5|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit5|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \registerFile|reg7|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneiv_lcell_comb \registerFile|reg7|bit5|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg7|bit5|dff_d1b~0_combout ) # (\registerFile|reg7|bit5|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit5|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg7|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneiv_lcell_comb \registerFile|reg7|bit5|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit5|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg7|bit5|dff_d1b~0_combout ) # (\registerFile|reg7|bit5|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit5|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg7|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneiv_lcell_comb \registerFile|reg7|bit5|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit5|o_q~1_combout  = (!\registerFile|reg7|bit5|dff_d1b~0_combout  & ((\registerFile|reg7|bit5|o_q~1_combout ) # (!\registerFile|reg7|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg7|bit5|o_q~1_combout ),
	.datac(\registerFile|reg7|bit5|dff_d1b~0_combout ),
	.datad(\registerFile|reg7|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit5|o_q~1 .lut_mask = 16'h0C0F;
defparam \registerFile|reg7|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit5|data_out~0 (
// Equation(s):
// \registerFile|read_data2_mux|bit5|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg6|bit5|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg7|bit5|o_q~1_combout )))))

	.dataa(\registerFile|reg6|bit5|o_q~1_combout ),
	.datab(\registerFile|reg7|bit5|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit5|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit5|data_out~0 .lut_mask = 16'h0503;
defparam \registerFile|read_data2_mux|bit5|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit5|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit5|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit5|data_out~1_combout ) # (\registerFile|read_data2_mux|bit5|data_out~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datac(\registerFile|read_data2_mux|bit5|data_out~1_combout ),
	.datad(\registerFile|read_data2_mux|bit5|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit5|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit5|data_out~2 .lut_mask = 16'h3330;
defparam \registerFile|read_data2_mux|bit5|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit5|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit5|data_out~5_combout  = (\registerFile|read_data2_mux|bit5|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit5|data_out~3_combout ) # 
// (\registerFile|read_data2_mux|bit5|data_out~4_combout ))))

	.dataa(\registerFile|read_data2_mux|bit5|data_out~3_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datac(\registerFile|read_data2_mux|bit5|data_out~4_combout ),
	.datad(\registerFile|read_data2_mux|bit5|data_out~2_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit5|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit5|data_out~5 .lut_mask = 16'hFFC8;
defparam \registerFile|read_data2_mux|bit5|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout  & \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 .lut_mask = 16'h8880;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & (((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ) # 
// (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d2b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 .lut_mask = 16'h00AF;
defparam \MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ) # ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2 .lut_mask = 16'h00AE;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneiv_lcell_comb \MemoryMUX|data_out[6]~6 (
// Equation(s):
// \MemoryMUX|data_out[6]~6_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit6|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[6]~6 .lut_mask = 16'h0A5F;
defparam \MemoryMUX|data_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneiv_lcell_comb \registerFile|reg7|l6|int_q~0 (
// Equation(s):
// \registerFile|reg7|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((!\MemoryMUX|data_out[6]~6_combout ))) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (\registerFile|reg7|l6|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg7|l6|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~4clkctrl_outclk ),
	.datad(\MemoryMUX|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l6|int_q~0 .lut_mask = 16'h5DFD;
defparam \registerFile|reg7|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N18
cycloneiv_lcell_comb \registerFile|reg7|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit6|dff_d2b~1_combout  = (\registerFile|reg7|bit6|dff_d2b~0_combout  & !\registerFile|reg7|l6|int_q~0_combout )

	.dataa(\registerFile|reg7|bit6|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg7|l6|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit6|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \registerFile|reg7|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N16
cycloneiv_lcell_comb \registerFile|reg7|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg7|bit6|dff_d2b~1_combout ) # (\registerFile|reg7|bit6|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg7|bit6|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg7|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit6|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg7|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N26
cycloneiv_lcell_comb \registerFile|reg7|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg7|bit6|dff_d2b~1_combout ) # ((\registerFile|reg7|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg7|bit6|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg7|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit6|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg7|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N28
cycloneiv_lcell_comb \registerFile|reg7|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit6|o_q~1_combout  = (!\registerFile|reg7|bit6|dff_d1b~0_combout  & ((\registerFile|reg7|bit6|o_q~1_combout ) # (!\registerFile|reg7|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg7|bit6|o_q~1_combout ),
	.datac(\registerFile|reg7|bit6|dff_d2b~0_combout ),
	.datad(\registerFile|reg7|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit6|o_q~1 .lut_mask = 16'h00CF;
defparam \registerFile|reg7|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit6|data_out~0 (
// Equation(s):
// \registerFile|read_data1_mux|bit6|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg6|bit6|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg7|bit6|o_q~1_combout )))))

	.dataa(\registerFile|reg6|bit6|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg7|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit6|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit6|data_out~0 .lut_mask = 16'h0407;
defparam \registerFile|read_data1_mux|bit6|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneiv_lcell_comb \registerFile|reg5|l6|int_q~0 (
// Equation(s):
// \registerFile|reg5|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((!\MemoryMUX|data_out[6]~6_combout ))) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (\registerFile|reg5|l6|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg5|l6|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[6]~6_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l6|int_q~0 .lut_mask = 16'h3FAF;
defparam \registerFile|reg5|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N18
cycloneiv_lcell_comb \registerFile|reg5|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit6|dff_d2b~1_combout  = (!\registerFile|reg5|l6|int_q~0_combout  & \registerFile|reg5|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg5|l6|int_q~0_combout ),
	.datad(\registerFile|reg5|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit6|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg5|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N12
cycloneiv_lcell_comb \registerFile|reg5|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg5|bit6|dff_d2b~1_combout ) # (\registerFile|reg5|bit6|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg5|bit6|dff_d2b~1_combout ),
	.datac(\registerFile|reg5|bit6|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit6|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg5|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N26
cycloneiv_lcell_comb \registerFile|reg5|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg5|bit6|dff_d2b~1_combout ) # ((\registerFile|reg5|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg5|bit6|dff_d2b~1_combout ),
	.datac(\registerFile|reg5|bit6|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit6|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg5|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N28
cycloneiv_lcell_comb \registerFile|reg5|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit6|o_q~1_combout  = (!\registerFile|reg5|bit6|dff_d1b~0_combout  & ((\registerFile|reg5|bit6|o_q~1_combout ) # (!\registerFile|reg5|bit6|dff_d2b~0_combout )))

	.dataa(\registerFile|reg5|bit6|dff_d1b~0_combout ),
	.datab(\registerFile|reg5|bit6|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg5|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit6|o_q~1 .lut_mask = 16'h5511;
defparam \registerFile|reg5|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N14
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit6|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit6|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg4|bit6|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg5|bit6|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit6|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg5|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit6|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit6|data_out~1 .lut_mask = 16'h4070;
defparam \registerFile|read_data1_mux|bit6|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N4
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit6|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit6|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit6|data_out~0_combout ) # (\registerFile|read_data1_mux|bit6|data_out~1_combout )))

	.dataa(gnd),
	.datab(\registerFile|read_data1_mux|bit6|data_out~0_combout ),
	.datac(\registerFile|read_data1_mux|bit6|data_out~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit6|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit6|data_out~2 .lut_mask = 16'h00FC;
defparam \registerFile|read_data1_mux|bit6|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
cycloneiv_lcell_comb \registerFile|reg1|l6|int_q~0 (
// Equation(s):
// \registerFile|reg1|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[6]~6_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l6|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|l6|int_q~0_combout ),
	.datac(\MemoryMUX|data_out[6]~6_combout ),
	.datad(\registerFile|i_load_bar~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg1|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l6|int_q~0 .lut_mask = 16'h5FDD;
defparam \registerFile|reg1|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N4
cycloneiv_lcell_comb \registerFile|reg1|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit6|dff_d2b~1_combout  = (!\registerFile|reg1|l6|int_q~0_combout  & \registerFile|reg1|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg1|l6|int_q~0_combout ),
	.datad(\registerFile|reg1|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit6|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg1|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N6
cycloneiv_lcell_comb \registerFile|reg1|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg1|bit6|dff_d2b~1_combout ) # (\registerFile|reg1|bit6|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg1|bit6|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg1|bit6|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit6|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg1|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N20
cycloneiv_lcell_comb \registerFile|reg1|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg1|bit6|dff_d2b~1_combout ) # ((\registerFile|reg1|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|bit6|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg1|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit6|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg1|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N30
cycloneiv_lcell_comb \registerFile|reg1|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit6|o_q~1_combout  = (!\registerFile|reg1|bit6|dff_d1b~0_combout  & ((\registerFile|reg1|bit6|o_q~1_combout ) # (!\registerFile|reg1|bit6|dff_d2b~0_combout )))

	.dataa(\registerFile|reg1|bit6|dff_d1b~0_combout ),
	.datab(\registerFile|reg1|bit6|dff_d2b~0_combout ),
	.datac(\registerFile|reg1|bit6|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg1|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit6|o_q~1 .lut_mask = 16'h5151;
defparam \registerFile|reg1|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N6
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit6|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit6|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg0|bit6|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg1|bit6|o_q~1_combout )))))

	.dataa(\registerFile|reg0|bit6|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\registerFile|reg1|bit6|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit6|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit6|data_out~4 .lut_mask = 16'h4700;
defparam \registerFile|read_data1_mux|bit6|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N28
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit6|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit6|data_out~5_combout  = (\registerFile|read_data1_mux|bit6|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit6|data_out~3_combout ) # 
// (\registerFile|read_data1_mux|bit6|data_out~4_combout ))))

	.dataa(\registerFile|read_data1_mux|bit6|data_out~3_combout ),
	.datab(\registerFile|read_data1_mux|bit6|data_out~2_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit6|data_out~4_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit6|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit6|data_out~5 .lut_mask = 16'hFCEC;
defparam \registerFile|read_data1_mux|bit6|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N12
cycloneiv_lcell_comb \Comparator_rs_rt|comp5|o_GT~0 (
// Equation(s):
// \Comparator_rs_rt|comp5|o_GT~0_combout  = (\registerFile|read_data2_mux|bit6|data_out~5_combout  & (\registerFile|read_data1_mux|bit5|data_out~5_combout  & (!\registerFile|read_data2_mux|bit5|data_out~5_combout  & 
// \registerFile|read_data1_mux|bit6|data_out~5_combout ))) # (!\registerFile|read_data2_mux|bit6|data_out~5_combout  & ((\registerFile|read_data1_mux|bit6|data_out~5_combout ) # ((\registerFile|read_data1_mux|bit5|data_out~5_combout  & 
// !\registerFile|read_data2_mux|bit5|data_out~5_combout ))))

	.dataa(\registerFile|read_data2_mux|bit6|data_out~5_combout ),
	.datab(\registerFile|read_data1_mux|bit5|data_out~5_combout ),
	.datac(\registerFile|read_data2_mux|bit5|data_out~5_combout ),
	.datad(\registerFile|read_data1_mux|bit6|data_out~5_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp5|o_GT~0_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp5|o_GT~0 .lut_mask = 16'h5D04;
defparam \Comparator_rs_rt|comp5|o_GT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N18
cycloneiv_lcell_comb \Comparator_rs_rt|comp5|o_GT~1 (
// Equation(s):
// \Comparator_rs_rt|comp5|o_GT~1_combout  = (\registerFile|read_data2_mux|bit7|data_out~5_combout  & (\registerFile|read_data1_mux|bit7|data_out~5_combout  & \Comparator_rs_rt|comp5|o_GT~0_combout )) # (!\registerFile|read_data2_mux|bit7|data_out~5_combout  
// & ((\registerFile|read_data1_mux|bit7|data_out~5_combout ) # (\Comparator_rs_rt|comp5|o_GT~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|read_data2_mux|bit7|data_out~5_combout ),
	.datac(\registerFile|read_data1_mux|bit7|data_out~5_combout ),
	.datad(\Comparator_rs_rt|comp5|o_GT~0_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp5|o_GT~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp5|o_GT~1 .lut_mask = 16'hF330;
defparam \Comparator_rs_rt|comp5|o_GT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneiv_lcell_comb \registerFile|reg6|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg6|bit4|dff_d2b~1_combout ) # (\registerFile|reg6|bit4|dff_d1b~0_combout ))))

	.dataa(\registerFile|reg6|bit4|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit4|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit4|dff_d1b~0 .lut_mask = 16'hC800;
defparam \registerFile|reg6|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneiv_lcell_comb \registerFile|reg6|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg6|bit4|dff_d2b~1_combout ) # ((\registerFile|reg6|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg6|bit4|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit4|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit4|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \registerFile|reg6|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneiv_lcell_comb \registerFile|reg6|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit4|o_q~1_combout  = (!\registerFile|reg6|bit4|dff_d1b~0_combout  & ((\registerFile|reg6|bit4|o_q~1_combout ) # (!\registerFile|reg6|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg6|bit4|dff_d2b~0_combout ),
	.datac(\registerFile|reg6|bit4|dff_d1b~0_combout ),
	.datad(\registerFile|reg6|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit4|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg6|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit4|data_out~0 (
// Equation(s):
// \registerFile|read_data2_mux|bit4|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg6|bit4|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg7|bit4|o_q~1_combout ))))

	.dataa(\registerFile|reg7|bit4|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datad(\registerFile|reg6|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit4|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit4|data_out~0 .lut_mask = 16'h010D;
defparam \registerFile|read_data2_mux|bit4|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit4|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit4|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit4|data_out~1_combout ) # (\registerFile|read_data2_mux|bit4|data_out~0_combout )))

	.dataa(\registerFile|read_data2_mux|bit4|data_out~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit4|data_out~0_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit4|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit4|data_out~2 .lut_mask = 16'h0F0A;
defparam \registerFile|read_data2_mux|bit4|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
cycloneiv_lcell_comb \registerFile|reg0|l4|int_q~0 (
// Equation(s):
// \registerFile|reg0|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (!\MemoryMUX|data_out[4]~4_combout )) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((\registerFile|reg0|l4|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[4]~4_combout ),
	.datab(\registerFile|reg0|l4|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~3clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg0|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l4|int_q~0 .lut_mask = 16'h5CFF;
defparam \registerFile|reg0|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneiv_lcell_comb \registerFile|reg0|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit4|dff_d2b~1_combout  = (\registerFile|reg0|bit4|dff_d2b~0_combout  & !\registerFile|reg0|l4|int_q~0_combout )

	.dataa(\registerFile|reg0|bit4|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg0|l4|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg0|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit4|dff_d2b~1 .lut_mask = 16'h0A0A;
defparam \registerFile|reg0|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneiv_lcell_comb \registerFile|reg0|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg0|bit4|dff_d1b~0_combout ) # (\registerFile|reg0|bit4|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg0|bit4|dff_d1b~0_combout ),
	.datac(\registerFile|reg0|bit4|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit4|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg0|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneiv_lcell_comb \registerFile|reg0|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg0|bit4|dff_d1b~0_combout ) # ((\registerFile|reg0|bit4|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg0|bit4|dff_d1b~0_combout ),
	.datac(\registerFile|reg0|bit4|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit4|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg0|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneiv_lcell_comb \registerFile|reg0|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit4|o_q~1_combout  = (!\registerFile|reg0|bit4|dff_d1b~0_combout  & ((\registerFile|reg0|bit4|o_q~1_combout ) # (!\registerFile|reg0|bit4|dff_d2b~0_combout )))

	.dataa(\registerFile|reg0|bit4|dff_d1b~0_combout ),
	.datab(\registerFile|reg0|bit4|dff_d2b~0_combout ),
	.datac(\registerFile|reg0|bit4|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg0|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit4|o_q~1 .lut_mask = 16'h5151;
defparam \registerFile|reg0|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneiv_lcell_comb \registerFile|reg1|l4|int_q~0 (
// Equation(s):
// \registerFile|reg1|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & ((!\MemoryMUX|data_out[4]~4_combout ))) # (!GLOBAL(\registerFile|i_load_bar~2clkctrl_outclk ) & (\registerFile|reg1|l4|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|l4|int_q~0_combout ),
	.datac(\registerFile|i_load_bar~2clkctrl_outclk ),
	.datad(\MemoryMUX|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|l4|int_q~0 .lut_mask = 16'h5DFD;
defparam \registerFile|reg1|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneiv_lcell_comb \registerFile|reg1|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit4|dff_d2b~1_combout  = (\registerFile|reg1|bit4|dff_d2b~0_combout  & !\registerFile|reg1|l4|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg1|bit4|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg1|l4|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit4|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \registerFile|reg1|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneiv_lcell_comb \registerFile|reg1|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg1|bit4|dff_d2b~1_combout ) # (\registerFile|reg1|bit4|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|bit4|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg1|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg1|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
cycloneiv_lcell_comb \registerFile|reg1|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg1|bit4|dff_d2b~1_combout ) # ((\registerFile|reg1|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg1|bit4|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg1|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit4|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg1|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneiv_lcell_comb \registerFile|reg1|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit4|o_q~1_combout  = (!\registerFile|reg1|bit4|dff_d1b~0_combout  & ((\registerFile|reg1|bit4|o_q~1_combout ) # (!\registerFile|reg1|bit4|dff_d2b~0_combout )))

	.dataa(\registerFile|reg1|bit4|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|reg1|bit4|dff_d2b~0_combout ),
	.datad(\registerFile|reg1|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit4|o_q~1 .lut_mask = 16'h5505;
defparam \registerFile|reg1|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N26
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit4|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit4|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg0|bit4|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg1|bit4|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\registerFile|reg0|bit4|o_q~1_combout ),
	.datad(\registerFile|reg1|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit4|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit4|data_out~4 .lut_mask = 16'h082A;
defparam \registerFile|read_data2_mux|bit4|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit4|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit4|data_out~5_combout  = (\registerFile|read_data2_mux|bit4|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit4|data_out~3_combout ) # 
// (\registerFile|read_data2_mux|bit4|data_out~4_combout ))))

	.dataa(\registerFile|read_data2_mux|bit4|data_out~3_combout ),
	.datab(\registerFile|read_data2_mux|bit4|data_out~2_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit4|data_out~4_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit4|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit4|data_out~5 .lut_mask = 16'hFCEC;
defparam \registerFile|read_data2_mux|bit4|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
cycloneiv_lcell_comb \registerFile|reg5|l4|int_q~0 (
// Equation(s):
// \registerFile|reg5|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & ((!\MemoryMUX|data_out[4]~4_combout ))) # (!GLOBAL(\registerFile|i_load_bar~6clkctrl_outclk ) & (\registerFile|reg5|l4|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg5|l4|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[4]~4_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg5|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|l4|int_q~0 .lut_mask = 16'h3FAF;
defparam \registerFile|reg5|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneiv_lcell_comb \registerFile|reg5|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg5|bit4|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg5|bit4|dff_d2b~1_combout ) # (\registerFile|reg5|bit4|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg5|bit4|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg5|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit4|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \registerFile|reg5|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneiv_lcell_comb \registerFile|reg5|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg5|bit4|dff_d2b~1_combout  = (!\registerFile|reg5|l4|int_q~0_combout  & \registerFile|reg5|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg5|l4|int_q~0_combout ),
	.datad(\registerFile|reg5|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit4|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg5|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
cycloneiv_lcell_comb \registerFile|reg5|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg5|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg5|bit4|dff_d2b~1_combout ) # (\registerFile|reg5|bit4|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg5|bit4|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg5|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg5|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
cycloneiv_lcell_comb \registerFile|reg5|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg5|bit4|o_q~1_combout  = (!\registerFile|reg5|bit4|dff_d1b~0_combout  & ((\registerFile|reg5|bit4|o_q~1_combout ) # (!\registerFile|reg5|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg5|bit4|dff_d1b~0_combout ),
	.datac(\registerFile|reg5|bit4|o_q~1_combout ),
	.datad(\registerFile|reg5|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg5|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg5|bit4|o_q~1 .lut_mask = 16'h3033;
defparam \registerFile|reg5|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit4|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit4|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg4|bit4|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg5|bit4|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit4|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg5|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit4|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit4|data_out~1 .lut_mask = 16'h4070;
defparam \registerFile|read_data1_mux|bit4|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit4|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit4|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit4|data_out~0_combout ) # (\registerFile|read_data1_mux|bit4|data_out~1_combout )))

	.dataa(\registerFile|read_data1_mux|bit4|data_out~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit4|data_out~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit4|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit4|data_out~2 .lut_mask = 16'h0F0A;
defparam \registerFile|read_data1_mux|bit4|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N18
cycloneiv_lcell_comb \registerFile|reg3|l4|int_q~0 (
// Equation(s):
// \registerFile|reg3|l4|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (!\MemoryMUX|data_out[4]~4_combout )) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((\registerFile|reg3|l4|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[4]~4_combout ),
	.datab(\registerFile|reg3|l4|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg3|l4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l4|int_q~0 .lut_mask = 16'h5FCF;
defparam \registerFile|reg3|l4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N16
cycloneiv_lcell_comb \registerFile|reg3|bit4|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit4|dff_d2b~1_combout  = (!\registerFile|reg3|l4|int_q~0_combout  & \registerFile|reg3|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg3|l4|int_q~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg3|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit4|dff_d2b~1 .lut_mask = 16'h3300;
defparam \registerFile|reg3|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N0
cycloneiv_lcell_comb \registerFile|reg3|bit4|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg3|bit4|dff_d1b~0_combout ) # ((\registerFile|reg3|bit4|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg3|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg3|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit4|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \registerFile|reg3|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N30
cycloneiv_lcell_comb \registerFile|reg3|bit4|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg3|bit4|dff_d1b~0_combout ) # (\registerFile|reg3|bit4|dff_d2b~1_combout ))))

	.dataa(\registerFile|reg3|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|reg3|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \registerFile|reg3|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N2
cycloneiv_lcell_comb \registerFile|reg3|bit4|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit4|o_q~1_combout  = (!\registerFile|reg3|bit4|dff_d1b~0_combout  & ((\registerFile|reg3|bit4|o_q~1_combout ) # (!\registerFile|reg3|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg3|bit4|dff_d2b~0_combout ),
	.datac(\registerFile|reg3|bit4|dff_d1b~0_combout ),
	.datad(\registerFile|reg3|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit4|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg3|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N28
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit4|data_out~3 (
// Equation(s):
// \registerFile|read_data1_mux|bit4|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg2|bit4|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg3|bit4|o_q~1_combout )))))

	.dataa(\registerFile|reg2|bit4|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datad(\registerFile|reg3|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit4|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit4|data_out~3 .lut_mask = 16'h0407;
defparam \registerFile|read_data1_mux|bit4|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit4|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit4|data_out~5_combout  = (\registerFile|read_data1_mux|bit4|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit4|data_out~4_combout ) # 
// (\registerFile|read_data1_mux|bit4|data_out~3_combout ))))

	.dataa(\registerFile|read_data1_mux|bit4|data_out~4_combout ),
	.datab(\registerFile|read_data1_mux|bit4|data_out~2_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit4|data_out~3_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit4|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit4|data_out~5 .lut_mask = 16'hFCEC;
defparam \registerFile|read_data1_mux|bit4|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N2
cycloneiv_lcell_comb \Comparator_rs_rt|comp2|o_LT~1 (
// Equation(s):
// \Comparator_rs_rt|comp2|o_LT~1_combout  = (\registerFile|read_data2_mux|bit4|data_out~5_combout  & (!\registerFile|read_data1_mux|bit4|data_out~5_combout  & !\Comparator_rs_rt|comp2|o_LT~0_combout )) # 
// (!\registerFile|read_data2_mux|bit4|data_out~5_combout  & (\registerFile|read_data1_mux|bit4|data_out~5_combout  & \Comparator_rs_rt|comp2|o_LT~0_combout ))

	.dataa(gnd),
	.datab(\registerFile|read_data2_mux|bit4|data_out~5_combout ),
	.datac(\registerFile|read_data1_mux|bit4|data_out~5_combout ),
	.datad(\Comparator_rs_rt|comp2|o_LT~0_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp2|o_LT~1_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp2|o_LT~1 .lut_mask = 16'h300C;
defparam \Comparator_rs_rt|comp2|o_LT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N4
cycloneiv_lcell_comb \Comparator_rs_rt|comp2|o_LT~2 (
// Equation(s):
// \Comparator_rs_rt|comp2|o_LT~2_combout  = (\Comparator_rs_rt|comp5|o_LT~1_combout  & ((\Comparator_rs_rt|comp2|o_LT~0_combout ) # ((!\Comparator_rs_rt|comp5|o_GT~1_combout )))) # (!\Comparator_rs_rt|comp5|o_LT~1_combout  & 
// (!\Comparator_rs_rt|comp5|o_GT~1_combout  & (\Comparator_rs_rt|comp2|o_LT~0_combout  $ (\Comparator_rs_rt|comp2|o_LT~1_combout ))))

	.dataa(\Comparator_rs_rt|comp5|o_LT~1_combout ),
	.datab(\Comparator_rs_rt|comp2|o_LT~0_combout ),
	.datac(\Comparator_rs_rt|comp5|o_GT~1_combout ),
	.datad(\Comparator_rs_rt|comp2|o_LT~1_combout ),
	.cin(gnd),
	.combout(\Comparator_rs_rt|comp2|o_LT~2_combout ),
	.cout());
// synopsys translate_off
defparam \Comparator_rs_rt|comp2|o_LT~2 .lut_mask = 16'h8B8E;
defparam \Comparator_rs_rt|comp2|o_LT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N22
cycloneiv_lcell_comb \br_control~0 (
// Equation(s):
// \br_control~0_combout  = (\Comparator_rs_rt|comp2|o_GT~2_combout  & (((\Comparator_rs_rt|comp2|o_LT~2_combout )))) # (!\Comparator_rs_rt|comp2|o_GT~2_combout  & (!\Comparator_rs_rt|comp2|o_LT~2_combout  & 
// (\registerFile|read_data1_mux|bit1|data_out~5_combout  $ (!\registerFile|read_data2_mux|bit1|data_out~5_combout ))))

	.dataa(\Comparator_rs_rt|comp2|o_GT~2_combout ),
	.datab(\registerFile|read_data1_mux|bit1|data_out~5_combout ),
	.datac(\Comparator_rs_rt|comp2|o_LT~2_combout ),
	.datad(\registerFile|read_data2_mux|bit1|data_out~5_combout ),
	.cin(gnd),
	.combout(\br_control~0_combout ),
	.cout());
// synopsys translate_off
defparam \br_control~0 .lut_mask = 16'hA4A1;
defparam \br_control~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3_combout  = (\controlUnit|beq_and6|and6_out~combout  & (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2_combout  & ((\br_control~1_combout ) # (!\br_control~0_combout ))))

	.dataa(\controlUnit|beq_and6|and6_out~combout ),
	.datab(\br_control~0_combout ),
	.datac(\br_control~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3 .lut_mask = 16'hA200;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~3_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1_combout ) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d2b~2_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1 .lut_mask = 16'h00F5;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N28
cycloneiv_lcell_comb \ALUControl|ALU_cont[2] (
// Equation(s):
// \ALUControl|ALU_cont [2] = ((!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout  & !\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout )) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1_combout )

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\ALUControl|ALU_cont [2]),
	.cout());
// synopsys translate_off
defparam \ALUControl|ALU_cont[2] .lut_mask = 16'h05FF;
defparam \ALUControl|ALU_cont[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1_combout  = ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout  & (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1 .lut_mask = 16'h3733;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2 .lut_mask = 16'h3330;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0_combout  & \registerFile|read_data2_mux|bit4|data_out~5_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0_combout ),
	.datac(\registerFile|read_data2_mux|bit4|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0 .lut_mask = 16'h8880;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1 .lut_mask = 16'h3303;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[4]~4 (
// Equation(s):
// \FwdB_mux|mux3|data_out[4]~4_combout  = (\fwdUnit|Fwd_B [0] & (\MemoryMUX|data_out[4]~4_combout )) # (!\fwdUnit|Fwd_B [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1_combout )))

	.dataa(gnd),
	.datab(\fwdUnit|Fwd_B [0]),
	.datac(\MemoryMUX|data_out[4]~4_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[4]~4 .lut_mask = 16'hC0F3;
defparam \FwdB_mux|mux3|data_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N0
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[4]~5 (
// Equation(s):
// \FwdB_mux|mux3|data_out[4]~5_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & (\FwdB_mux|mux3|data_out[4]~4_combout )) # (!\fwdUnit|Fwd_B[1]~1_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout )))

	.dataa(gnd),
	.datab(\FwdB_mux|mux3|data_out[4]~4_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.datad(\fwdUnit|Fwd_B[1]~1_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[4]~5 .lut_mask = 16'hCCF0;
defparam \FwdB_mux|mux3|data_out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N28
cycloneiv_lcell_comb \ALU_main|y_muxOut[4]~4 (
// Equation(s):
// \ALU_main|y_muxOut[4]~4_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[4]~5_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\ALUControl|ALU_cont [2]),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit4|o_q~2_combout ),
	.datad(\FwdB_mux|mux3|data_out[4]~5_combout ),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[4]~4 .lut_mask = 16'h63C9;
defparam \ALU_main|y_muxOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N24
cycloneiv_lcell_comb \ALU_main|s[4]~4 (
// Equation(s):
// \ALU_main|s[4]~4_combout  = (\ALU_main|y_muxOut[4]~4_combout  & (((!\ALU_main|op_mux0~0_combout  & \FwdA_mux|mux3|data_out[4]~5_combout )) # (!\ALU_main|op_mux1~0_combout )))

	.dataa(\ALU_main|op_mux0~0_combout ),
	.datab(\ALU_main|op_mux1~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[4]~5_combout ),
	.datad(\ALU_main|y_muxOut[4]~4_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[4]~4 .lut_mask = 16'h7300;
defparam \ALU_main|s[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N26
cycloneiv_lcell_comb \ALU_main|s[4]~5 (
// Equation(s):
// \ALU_main|s[4]~5_combout  = (\ALU_main|op_mux2 [4]) # ((\ALU_main|s[4]~4_combout ) # ((!\ALU_main|op_mux1~0_combout  & \FwdA_mux|mux3|data_out[4]~5_combout )))

	.dataa(\ALU_main|op_mux2 [4]),
	.datab(\ALU_main|op_mux1~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[4]~5_combout ),
	.datad(\ALU_main|s[4]~4_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[4]~5 .lut_mask = 16'hFFBA;
defparam \ALU_main|s[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout  = (\ALU_main|s[4]~5_combout  & \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_main|s[4]~5_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 .lut_mask = 16'hF000;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y14_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 .lut_mask = 16'hFAAA;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2 .lut_mask = 16'h0A0E;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
cycloneiv_lcell_comb \MemoryMUX|data_out[3]~3 (
// Equation(s):
// \MemoryMUX|data_out[3]~3_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit3|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[3]~3 .lut_mask = 16'h0A5F;
defparam \MemoryMUX|data_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1_combout  = (\registerFile|read_data1_mux|bit3|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0_combout )

	.dataa(\registerFile|read_data1_mux|bit3|data_out~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1 .lut_mask = 16'h0A0F;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[3]~6 (
// Equation(s):
// \FwdA_mux|mux3|data_out[3]~6_combout  = (\fwdUnit|Fwd_A [0] & (\MemoryMUX|data_out[3]~3_combout )) # (!\fwdUnit|Fwd_A [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1_combout )))

	.dataa(\fwdUnit|Fwd_A [0]),
	.datab(gnd),
	.datac(\MemoryMUX|data_out[3]~3_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[3]~6 .lut_mask = 16'hA0F5;
defparam \FwdA_mux|mux3|data_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[3]~7 (
// Equation(s):
// \FwdA_mux|mux3|data_out[3]~7_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[3]~6_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.datab(\fwdUnit|Fwd_A[1]~1_combout ),
	.datac(gnd),
	.datad(\FwdA_mux|mux3|data_out[3]~6_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[3]~7 .lut_mask = 16'hEE22;
defparam \FwdA_mux|mux3|data_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit3|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit3|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg2|bit3|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg3|bit3|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\registerFile|reg2|bit3|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datad(\registerFile|reg3|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit3|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit3|data_out~3 .lut_mask = 16'h1015;
defparam \registerFile|read_data2_mux|bit3|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneiv_lcell_comb \registerFile|reg7|l3|int_q~0 (
// Equation(s):
// \registerFile|reg7|l3|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((!\MemoryMUX|data_out[3]~3_combout ))) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (\registerFile|reg7|l3|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg7|l3|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[3]~3_combout ),
	.datac(\registerFile|i_load_bar~4clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|l3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l3|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg7|l3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneiv_lcell_comb \registerFile|reg7|bit3|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit3|dff_d2b~1_combout  = (\registerFile|reg7|bit3|dff_d2b~0_combout  & !\registerFile|reg7|l3|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg7|bit3|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg7|l3|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit3|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \registerFile|reg7|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneiv_lcell_comb \registerFile|reg7|bit3|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg7|bit3|dff_d2b~1_combout ) # (\registerFile|reg7|bit3|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg7|bit3|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg7|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg7|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneiv_lcell_comb \registerFile|reg7|bit3|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg7|bit3|dff_d2b~1_combout ) # ((\registerFile|reg7|bit3|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg7|bit3|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg7|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit3|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg7|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneiv_lcell_comb \registerFile|reg7|bit3|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit3|o_q~1_combout  = (!\registerFile|reg7|bit3|dff_d1b~0_combout  & ((\registerFile|reg7|bit3|o_q~1_combout ) # (!\registerFile|reg7|bit3|dff_d2b~0_combout )))

	.dataa(\registerFile|reg7|bit3|dff_d1b~0_combout ),
	.datab(\registerFile|reg7|bit3|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg7|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit3|o_q~1 .lut_mask = 16'h5511;
defparam \registerFile|reg7|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit3|data_out~0 (
// Equation(s):
// \registerFile|read_data2_mux|bit3|data_out~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg6|bit3|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg7|bit3|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\registerFile|reg6|bit3|o_q~1_combout ),
	.datad(\registerFile|reg7|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit3|data_out~0 .lut_mask = 16'h0415;
defparam \registerFile|read_data2_mux|bit3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit3|data_out~1 (
// Equation(s):
// \registerFile|read_data2_mux|bit3|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg4|bit3|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg5|bit3|o_q~1_combout )))))

	.dataa(\registerFile|reg4|bit3|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datac(\registerFile|reg5|bit3|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit3|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit3|data_out~1 .lut_mask = 16'h4700;
defparam \registerFile|read_data2_mux|bit3|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit3|data_out~2 (
// Equation(s):
// \registerFile|read_data2_mux|bit3|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit3|data_out~0_combout ) # (\registerFile|read_data2_mux|bit3|data_out~1_combout )))

	.dataa(gnd),
	.datab(\registerFile|read_data2_mux|bit3|data_out~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit3|data_out~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit3|data_out~2 .lut_mask = 16'h0F0C;
defparam \registerFile|read_data2_mux|bit3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit3|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit3|data_out~5_combout  = (\registerFile|read_data2_mux|bit3|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit3|data_out~4_combout ) # 
// (\registerFile|read_data2_mux|bit3|data_out~3_combout ))))

	.dataa(\registerFile|read_data2_mux|bit3|data_out~4_combout ),
	.datab(\registerFile|read_data2_mux|bit3|data_out~3_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit3|data_out~2_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit3|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit3|data_out~5 .lut_mask = 16'hFFE0;
defparam \registerFile|read_data2_mux|bit3|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1_combout  = (\registerFile|read_data2_mux|bit3|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|read_data2_mux|bit3|data_out~5_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1 .lut_mask = 16'hF000;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0 .lut_mask = 16'h8880;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1 .lut_mask = 16'h0F05;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[3]~6 (
// Equation(s):
// \FwdB_mux|mux3|data_out[3]~6_combout  = (\fwdUnit|Fwd_B [0] & ((\MemoryMUX|data_out[3]~3_combout ))) # (!\fwdUnit|Fwd_B [0] & (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1_combout ))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit3|o_q~1_combout ),
	.datac(\MemoryMUX|data_out[3]~3_combout ),
	.datad(\fwdUnit|Fwd_B [0]),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[3]~6 .lut_mask = 16'hF033;
defparam \FwdB_mux|mux3|data_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[3]~7 (
// Equation(s):
// \FwdB_mux|mux3|data_out[3]~7_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[3]~6_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.datab(gnd),
	.datac(\fwdUnit|Fwd_B[1]~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[3]~6_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[3]~7 .lut_mask = 16'hFA0A;
defparam \FwdB_mux|mux3|data_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N18
cycloneiv_lcell_comb \controlUnit|sw_and6|and6_out (
// Equation(s):
// \controlUnit|sw_and6|and6_out~combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout  & \controlUnit|sw_and6|and6_out~0_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.datad(\controlUnit|sw_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\controlUnit|sw_and6|and6_out~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|sw_and6|and6_out .lut_mask = 16'h0300;
defparam \controlUnit|sw_and6|and6_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1_combout  = (!\br_control~2_combout  & (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0_combout  & ((\controlUnit|lw_and6|and6_out~0_combout ) # (\controlUnit|sw_and6|and6_out~combout ))))

	.dataa(\controlUnit|lw_and6|and6_out~0_combout ),
	.datab(\br_control~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0_combout ),
	.datad(\controlUnit|sw_and6|and6_out~combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1 .lut_mask = 16'h3020;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1 .lut_mask = 16'h3131;
defparam \ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N16
cycloneiv_lcell_comb \ALU_main|y_muxOut[3]~5 (
// Equation(s):
// \ALU_main|y_muxOut[3]~5_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[3]~7_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.datab(\FwdB_mux|mux3|data_out[3]~7_combout ),
	.datac(\ALUControl|ALU_cont [2]),
	.datad(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[3]~5 .lut_mask = 16'h3CA5;
defparam \ALU_main|y_muxOut[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N10
cycloneiv_lcell_comb \ALU_main|op_mux2[3] (
// Equation(s):
// \ALU_main|op_mux2 [3] = (!\ALU_main|op_mux2~0_combout  & (\ALU_main|u2|Ci_1~0_combout  $ (\FwdA_mux|mux3|data_out[3]~7_combout  $ (\ALU_main|y_muxOut[3]~5_combout ))))

	.dataa(\ALU_main|u2|Ci_1~0_combout ),
	.datab(\FwdA_mux|mux3|data_out[3]~7_combout ),
	.datac(\ALU_main|op_mux2~0_combout ),
	.datad(\ALU_main|y_muxOut[3]~5_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux2 [3]),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux2[3] .lut_mask = 16'h0906;
defparam \ALU_main|op_mux2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N18
cycloneiv_lcell_comb \ALU_main|s[3]~7 (
// Equation(s):
// \ALU_main|s[3]~7_combout  = (\ALU_main|s[3]~6_combout ) # ((\ALU_main|op_mux2 [3]) # ((!\ALU_main|op_mux1~0_combout  & \FwdA_mux|mux3|data_out[3]~7_combout )))

	.dataa(\ALU_main|s[3]~6_combout ),
	.datab(\ALU_main|op_mux1~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[3]~7_combout ),
	.datad(\ALU_main|op_mux2 [3]),
	.cin(gnd),
	.combout(\ALU_main|s[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[3]~7 .lut_mask = 16'hFFBA;
defparam \ALU_main|s[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout  & \ALU_main|s[3]~7_combout )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\ALU_main|s[3]~7_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 .lut_mask = 16'hFB00;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 .lut_mask = 16'hFAAA;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2 .lut_mask = 16'h00CE;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N10
cycloneiv_lcell_comb \MemoryMUX|data_out[7]~7 (
// Equation(s):
// \MemoryMUX|data_out[7]~7_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit7|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[7]~7 .lut_mask = 16'h505F;
defparam \MemoryMUX|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0_combout  & \registerFile|read_data2_mux|bit7|data_out~5_combout )

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\registerFile|read_data2_mux|bit7|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1 .lut_mask = 16'h00CF;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[7]~14 (
// Equation(s):
// \FwdB_mux|mux3|data_out[7]~14_combout  = (\fwdUnit|Fwd_B [0] & (\MemoryMUX|data_out[7]~7_combout )) # (!\fwdUnit|Fwd_B [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1_combout )))

	.dataa(gnd),
	.datab(\fwdUnit|Fwd_B [0]),
	.datac(\MemoryMUX|data_out[7]~7_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[7]~14 .lut_mask = 16'hC0F3;
defparam \FwdB_mux|mux3|data_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[7]~15 (
// Equation(s):
// \FwdB_mux|mux3|data_out[7]~15_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[7]~14_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_B[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit7|o_q~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[7]~14_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[7]~15 .lut_mask = 16'hFA50;
defparam \FwdB_mux|mux3|data_out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N10
cycloneiv_lcell_comb \ALU_main|y_muxOut[7]~7 (
// Equation(s):
// \ALU_main|y_muxOut[7]~7_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[7]~15_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit7|o_q~2_combout ),
	.datac(\FwdB_mux|mux3|data_out[7]~15_combout ),
	.datad(\ALUControl|ALU_cont [2]),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[7]~7 .lut_mask = 16'h4EB1;
defparam \ALU_main|y_muxOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N12
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [6])

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout  & (\GClock~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\GClock~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0 .lut_mask = 16'h0050;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0_combout  & !\br_control~2_combout )))

	.dataa(\GReset~input_o ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2~0_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y8_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1 .lut_mask = 16'h5505;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1_combout )

	.dataa(gnd),
	.datab(\GReset~input_o ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0 .lut_mask = 16'h00CC;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout  & (((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout )) # (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout  = (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1_combout ) # 
// (\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2 .lut_mask = 16'h00EE;
defparam \ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneiv_lcell_comb \registerFile|reg0|l6|int_q~0 (
// Equation(s):
// \registerFile|reg0|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((!\MemoryMUX|data_out[6]~6_combout ))) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (\registerFile|reg0|l6|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg0|l6|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[6]~6_combout ),
	.datac(\registerFile|i_load_bar~3clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg0|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l6|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg0|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneiv_lcell_comb \registerFile|reg0|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit6|dff_d2b~1_combout  = (\registerFile|reg0|bit6|dff_d2b~0_combout  & !\registerFile|reg0|l6|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg0|bit6|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg0|l6|int_q~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit6|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \registerFile|reg0|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N24
cycloneiv_lcell_comb \registerFile|reg0|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg0|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg0|bit6|dff_d1b~0_combout ) # (\registerFile|reg0|bit6|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg0|bit6|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg0|bit6|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit6|dff_d1b~0 .lut_mask = 16'hA080;
defparam \registerFile|reg0|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneiv_lcell_comb \registerFile|reg0|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg0|bit6|dff_d1b~0_combout ) # ((\registerFile|reg0|bit6|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg0|bit6|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg0|bit6|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit6|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \registerFile|reg0|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneiv_lcell_comb \registerFile|reg0|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit6|o_q~1_combout  = (!\registerFile|reg0|bit6|dff_d1b~0_combout  & ((\registerFile|reg0|bit6|o_q~1_combout ) # (!\registerFile|reg0|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg0|bit6|dff_d2b~0_combout ),
	.datac(\registerFile|reg0|bit6|o_q~1_combout ),
	.datad(\registerFile|reg0|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit6|o_q~1 .lut_mask = 16'h00F3;
defparam \registerFile|reg0|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit6|data_out~4 (
// Equation(s):
// \registerFile|read_data2_mux|bit6|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg0|bit6|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg1|bit6|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datac(\registerFile|reg1|bit6|o_q~1_combout ),
	.datad(\registerFile|reg0|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit6|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit6|data_out~4 .lut_mask = 16'h048C;
defparam \registerFile|read_data2_mux|bit6|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N22
cycloneiv_lcell_comb \registerFile|reg2|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg2|bit6|dff_d2b~1_combout  = (!\registerFile|reg2|l6|int_q~0_combout  & \registerFile|reg2|bit6|dff_d2b~0_combout )

	.dataa(\registerFile|reg2|l6|int_q~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg2|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit6|dff_d2b~1 .lut_mask = 16'h5500;
defparam \registerFile|reg2|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
cycloneiv_lcell_comb \registerFile|reg2|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg2|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg2|bit6|dff_d1b~0_combout ) # (\registerFile|reg2|bit6|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit6|dff_d1b~0_combout ),
	.datac(\registerFile|reg2|bit6|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit6|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg2|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N0
cycloneiv_lcell_comb \registerFile|reg2|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg2|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg2|bit6|dff_d1b~0_combout ) # ((\registerFile|reg2|bit6|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg2|bit6|dff_d1b~0_combout ),
	.datac(\registerFile|reg2|bit6|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit6|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg2|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N2
cycloneiv_lcell_comb \registerFile|reg2|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg2|bit6|o_q~1_combout  = (!\registerFile|reg2|bit6|dff_d1b~0_combout  & ((\registerFile|reg2|bit6|o_q~1_combout ) # (!\registerFile|reg2|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg2|bit6|dff_d2b~0_combout ),
	.datac(\registerFile|reg2|bit6|dff_d1b~0_combout ),
	.datad(\registerFile|reg2|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg2|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg2|bit6|o_q~1 .lut_mask = 16'h0F03;
defparam \registerFile|reg2|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N20
cycloneiv_lcell_comb \registerFile|reg3|l6|int_q~0 (
// Equation(s):
// \registerFile|reg3|l6|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & (!\MemoryMUX|data_out[6]~6_combout )) # (!GLOBAL(\registerFile|i_load_bar~0clkctrl_outclk ) & ((\registerFile|reg3|l6|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[6]~6_combout ),
	.datab(\registerFile|reg3|l6|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg3|l6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|l6|int_q~0 .lut_mask = 16'h5FCF;
defparam \registerFile|reg3|l6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneiv_lcell_comb \registerFile|reg3|bit6|dff_d2b~0 (
// Equation(s):
// \registerFile|reg3|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg3|bit6|dff_d1b~0_combout ) # ((\registerFile|reg3|bit6|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit6|dff_d1b~0_combout ),
	.datac(\registerFile|reg3|bit6|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit6|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \registerFile|reg3|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N26
cycloneiv_lcell_comb \registerFile|reg3|bit6|dff_d2b~1 (
// Equation(s):
// \registerFile|reg3|bit6|dff_d2b~1_combout  = (!\registerFile|reg3|l6|int_q~0_combout  & \registerFile|reg3|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg3|l6|int_q~0_combout ),
	.datac(gnd),
	.datad(\registerFile|reg3|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit6|dff_d2b~1 .lut_mask = 16'h3300;
defparam \registerFile|reg3|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N4
cycloneiv_lcell_comb \registerFile|reg3|bit6|dff_d1b~0 (
// Equation(s):
// \registerFile|reg3|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\registerFile|reg3|bit6|dff_d1b~0_combout ) # (\registerFile|reg3|bit6|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\registerFile|reg3|bit6|dff_d1b~0_combout ),
	.datac(\registerFile|reg3|bit6|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit6|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg3|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N14
cycloneiv_lcell_comb \registerFile|reg3|bit6|o_q~1 (
// Equation(s):
// \registerFile|reg3|bit6|o_q~1_combout  = (!\registerFile|reg3|bit6|dff_d1b~0_combout  & ((\registerFile|reg3|bit6|o_q~1_combout ) # (!\registerFile|reg3|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg3|bit6|dff_d1b~0_combout ),
	.datac(\registerFile|reg3|bit6|o_q~1_combout ),
	.datad(\registerFile|reg3|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg3|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg3|bit6|o_q~1 .lut_mask = 16'h3033;
defparam \registerFile|reg3|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N18
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit6|data_out~3 (
// Equation(s):
// \registerFile|read_data2_mux|bit6|data_out~3_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & (!\registerFile|reg2|bit6|o_q~1_combout )) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout  & ((!\registerFile|reg3|bit6|o_q~1_combout )))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit16|o_q~1_combout ),
	.datab(\registerFile|reg2|bit6|o_q~1_combout ),
	.datac(\registerFile|reg3|bit6|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit6|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit6|data_out~3 .lut_mask = 16'h0027;
defparam \registerFile|read_data2_mux|bit6|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit6|data_out~5 (
// Equation(s):
// \registerFile|read_data2_mux|bit6|data_out~5_combout  = (\registerFile|read_data2_mux|bit6|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit6|data_out~4_combout ) # 
// (\registerFile|read_data2_mux|bit6|data_out~3_combout ))))

	.dataa(\registerFile|read_data2_mux|bit6|data_out~2_combout ),
	.datab(\registerFile|read_data2_mux|bit6|data_out~4_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit6|data_out~3_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit6|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit6|data_out~5 .lut_mask = 16'hFAEA;
defparam \registerFile|read_data2_mux|bit6|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1_combout  = (\registerFile|read_data2_mux|bit6|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|read_data2_mux|bit6|data_out~5_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1 .lut_mask = 16'hF000;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0 .lut_mask = 16'h8880;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1 .lut_mask = 16'h3311;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[6]~0 (
// Equation(s):
// \FwdB_mux|mux3|data_out[6]~0_combout  = (\fwdUnit|Fwd_B [0] & (\MemoryMUX|data_out[6]~6_combout )) # (!\fwdUnit|Fwd_B [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1_combout )))

	.dataa(gnd),
	.datab(\fwdUnit|Fwd_B [0]),
	.datac(\MemoryMUX|data_out[6]~6_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[6]~0 .lut_mask = 16'hC0F3;
defparam \FwdB_mux|mux3|data_out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[6]~1 (
// Equation(s):
// \FwdB_mux|mux3|data_out[6]~1_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & (\FwdB_mux|mux3|data_out[6]~0_combout )) # (!\fwdUnit|Fwd_B[1]~1_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout )))

	.dataa(gnd),
	.datab(\FwdB_mux|mux3|data_out[6]~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.datad(\fwdUnit|Fwd_B[1]~1_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[6]~1 .lut_mask = 16'hCCF0;
defparam \FwdB_mux|mux3|data_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N28
cycloneiv_lcell_comb \ALU_mux|data_out[6]~5 (
// Equation(s):
// \ALU_mux|data_out[6]~5_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[6]~1_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout ),
	.datad(\FwdB_mux|mux3|data_out[6]~1_combout ),
	.cin(gnd),
	.combout(\ALU_mux|data_out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_mux|data_out[6]~5 .lut_mask = 16'hAF05;
defparam \ALU_mux|data_out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1 .lut_mask = 16'h3033;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[6]~0 (
// Equation(s):
// \FwdA_mux|mux3|data_out[6]~0_combout  = (\fwdUnit|Fwd_A [0] & (\MemoryMUX|data_out[6]~6_combout )) # (!\fwdUnit|Fwd_A [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1_combout )))

	.dataa(\fwdUnit|Fwd_A [0]),
	.datab(gnd),
	.datac(\MemoryMUX|data_out[6]~6_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit6|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[6]~0 .lut_mask = 16'hA0F5;
defparam \FwdA_mux|mux3|data_out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[6]~1 (
// Equation(s):
// \FwdA_mux|mux3|data_out[6]~1_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[6]~0_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_A[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit6|o_q~1_combout ),
	.datad(\FwdA_mux|mux3|data_out[6]~0_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[6]~1 .lut_mask = 16'hFA50;
defparam \FwdA_mux|mux3|data_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
cycloneiv_lcell_comb \ALU_main|u6|Ci_1~0 (
// Equation(s):
// \ALU_main|u6|Ci_1~0_combout  = (\ALU_main|u5|Ci_1~0_combout  & ((\FwdA_mux|mux3|data_out[6]~1_combout ) # (\ALU_mux|data_out[6]~5_combout  $ (\ALUControl|ALU_cont [2])))) # (!\ALU_main|u5|Ci_1~0_combout  & (\FwdA_mux|mux3|data_out[6]~1_combout  & 
// (\ALU_mux|data_out[6]~5_combout  $ (\ALUControl|ALU_cont [2]))))

	.dataa(\ALU_main|u5|Ci_1~0_combout ),
	.datab(\ALU_mux|data_out[6]~5_combout ),
	.datac(\ALUControl|ALU_cont [2]),
	.datad(\FwdA_mux|mux3|data_out[6]~1_combout ),
	.cin(gnd),
	.combout(\ALU_main|u6|Ci_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u6|Ci_1~0 .lut_mask = 16'hBE28;
defparam \ALU_main|u6|Ci_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneiv_lcell_comb \ALU_main|u7|Si (
// Equation(s):
// \ALU_main|u7|Si~combout  = \FwdA_mux|mux3|data_out[7]~15_combout  $ (\ALU_main|y_muxOut[7]~7_combout  $ (\ALU_main|u6|Ci_1~0_combout ))

	.dataa(\FwdA_mux|mux3|data_out[7]~15_combout ),
	.datab(gnd),
	.datac(\ALU_main|y_muxOut[7]~7_combout ),
	.datad(\ALU_main|u6|Ci_1~0_combout ),
	.cin(gnd),
	.combout(\ALU_main|u7|Si~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u7|Si .lut_mask = 16'hA55A;
defparam \ALU_main|u7|Si .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N24
cycloneiv_lcell_comb \ALU_main|op_mux0~0 (
// Equation(s):
// \ALU_main|op_mux0~0_combout  = (\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ) # (((\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ) # (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout )) # 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit6|o_q~2_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit3|o_q~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux0~0 .lut_mask = 16'hFFBF;
defparam \ALU_main|op_mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N0
cycloneiv_lcell_comb \ALU_main|y_muxOut[0]~1 (
// Equation(s):
// \ALU_main|y_muxOut[0]~1_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[0]~11_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit0|o_q~2_combout ),
	.datac(\FwdB_mux|mux3|data_out[0]~11_combout ),
	.datad(\ALUControl|ALU_cont [2]),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[0]~1 .lut_mask = 16'h4EB1;
defparam \ALU_main|y_muxOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N16
cycloneiv_lcell_comb \ALU_main|s[0]~12 (
// Equation(s):
// \ALU_main|s[0]~12_combout  = (\ALU_main|y_muxOut[0]~1_combout  & (((!\ALU_main|op_mux0~0_combout  & \FwdA_mux|mux3|data_out[0]~11_combout )) # (!\ALU_main|op_mux1~0_combout )))

	.dataa(\ALU_main|op_mux1~0_combout ),
	.datab(\ALU_main|op_mux0~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[0]~11_combout ),
	.datad(\ALU_main|y_muxOut[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[0]~12 .lut_mask = 16'h7500;
defparam \ALU_main|s[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N12
cycloneiv_lcell_comb \ALU_main|s[0]~15 (
// Equation(s):
// \ALU_main|s[0]~15_combout  = (\ALU_main|s[0]~13_combout ) # ((\ALU_main|s[0]~12_combout ) # ((\ALU_main|s[0]~14_combout  & \ALU_main|u7|Si~combout )))

	.dataa(\ALU_main|s[0]~14_combout ),
	.datab(\ALU_main|s[0]~13_combout ),
	.datac(\ALU_main|u7|Si~combout ),
	.datad(\ALU_main|s[0]~12_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[0]~15 .lut_mask = 16'hFFEC;
defparam \ALU_main|s[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout  & \ALU_main|s[0]~15_combout )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ),
	.datac(\ALU_main|s[0]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 .lut_mask = 16'hFFA0;
defparam \EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout  & ((\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[0]~10_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & 
// (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.datac(\fwdUnit|Fwd_B[1]~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[0]~10_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 .lut_mask = 16'hA808;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 .lut_mask = 16'h8880;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & (((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ) # (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ) # ((\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout  & 
// \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 .lut_mask = 16'hEAEA;
defparam \EX_MEM_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout  & \RAM|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~0_combout ),
	.datad(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 .lut_mask = 16'hF000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ) # (\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ) # ((\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d2b~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2 .lut_mask = 16'h00CE;
defparam \MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
cycloneiv_lcell_comb \MemoryMUX|data_out[0]~0 (
// Equation(s):
// \MemoryMUX|data_out[0]~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout  & 
// ((!\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_WriteData_reg|bit0|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_cont_reg|bit0|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_ALUResult_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\MemoryMUX|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemoryMUX|data_out[0]~0 .lut_mask = 16'h303F;
defparam \MemoryMUX|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
cycloneiv_lcell_comb \registerFile|reg7|l0|int_q~0 (
// Equation(s):
// \registerFile|reg7|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & ((!\MemoryMUX|data_out[0]~0_combout ))) # (!GLOBAL(\registerFile|i_load_bar~4clkctrl_outclk ) & (\registerFile|reg7|l0|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg7|l0|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[0]~0_combout ),
	.datac(\registerFile|i_load_bar~4clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg7|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|l0|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg7|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
cycloneiv_lcell_comb \registerFile|reg7|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg7|bit0|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg7|bit0|dff_d2b~1_combout ) # (\registerFile|reg7|bit0|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit0|dff_d2b~1_combout ),
	.datad(\registerFile|reg7|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit0|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg7|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
cycloneiv_lcell_comb \registerFile|reg7|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg7|bit0|dff_d2b~1_combout  = (!\registerFile|reg7|l0|int_q~0_combout  & \registerFile|reg7|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg7|l0|int_q~0_combout ),
	.datad(\registerFile|reg7|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit0|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg7|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
cycloneiv_lcell_comb \registerFile|reg7|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg7|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg7|bit0|dff_d2b~1_combout ) # (\registerFile|reg7|bit0|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg7|bit0|dff_d2b~1_combout ),
	.datad(\registerFile|reg7|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit0|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg7|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
cycloneiv_lcell_comb \registerFile|reg7|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg7|bit0|o_q~1_combout  = (!\registerFile|reg7|bit0|dff_d1b~0_combout  & ((\registerFile|reg7|bit0|o_q~1_combout ) # (!\registerFile|reg7|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\registerFile|reg7|bit0|dff_d1b~0_combout ),
	.datac(\registerFile|reg7|bit0|o_q~1_combout ),
	.datad(\registerFile|reg7|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg7|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg7|bit0|o_q~1 .lut_mask = 16'h3033;
defparam \registerFile|reg7|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
cycloneiv_lcell_comb \registerFile|reg6|l0|int_q~0 (
// Equation(s):
// \registerFile|reg6|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & ((!\MemoryMUX|data_out[0]~0_combout ))) # (!GLOBAL(\registerFile|i_load_bar~5clkctrl_outclk ) & (\registerFile|reg6|l0|int_q~0_combout ))) # (!\GReset~input_o )

	.dataa(\registerFile|reg6|l0|int_q~0_combout ),
	.datab(\MemoryMUX|data_out[0]~0_combout ),
	.datac(\registerFile|i_load_bar~5clkctrl_outclk ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg6|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|l0|int_q~0 .lut_mask = 16'h3AFF;
defparam \registerFile|reg6|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
cycloneiv_lcell_comb \registerFile|reg6|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg6|bit0|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg6|bit0|dff_d2b~1_combout ) # (\registerFile|reg6|bit0|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit0|dff_d2b~1_combout ),
	.datad(\registerFile|reg6|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit0|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \registerFile|reg6|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneiv_lcell_comb \registerFile|reg6|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg6|bit0|dff_d2b~1_combout  = (!\registerFile|reg6|l0|int_q~0_combout  & \registerFile|reg6|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registerFile|reg6|l0|int_q~0_combout ),
	.datad(\registerFile|reg6|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit0|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \registerFile|reg6|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
cycloneiv_lcell_comb \registerFile|reg6|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg6|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg6|bit0|dff_d2b~1_combout ) # (\registerFile|reg6|bit0|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\registerFile|reg6|bit0|dff_d2b~1_combout ),
	.datad(\registerFile|reg6|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit0|dff_d1b~0 .lut_mask = 16'h8880;
defparam \registerFile|reg6|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
cycloneiv_lcell_comb \registerFile|reg6|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg6|bit0|o_q~1_combout  = (!\registerFile|reg6|bit0|dff_d1b~0_combout  & ((\registerFile|reg6|bit0|o_q~1_combout ) # (!\registerFile|reg6|bit0|dff_d2b~0_combout )))

	.dataa(\registerFile|reg6|bit0|dff_d2b~0_combout ),
	.datab(\registerFile|reg6|bit0|o_q~1_combout ),
	.datac(gnd),
	.datad(\registerFile|reg6|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg6|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg6|bit0|o_q~1 .lut_mask = 16'h00DD;
defparam \registerFile|reg6|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit0|data_out~6 (
// Equation(s):
// \registerFile|read_data2_mux|bit0|data_out~6_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & (!\registerFile|read_data2_mux|bit0|data_out~5_combout )) # (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout  & 
// ((\registerFile|read_data2_mux|bit0|data_out~5_combout  & ((!\registerFile|reg6|bit0|o_q~1_combout ))) # (!\registerFile|read_data2_mux|bit0|data_out~5_combout  & (!\registerFile|reg7|bit0|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit17|o_q~1_combout ),
	.datab(\registerFile|read_data2_mux|bit0|data_out~5_combout ),
	.datac(\registerFile|reg7|bit0|o_q~1_combout ),
	.datad(\registerFile|reg6|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit0|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit0|data_out~6 .lut_mask = 16'h2367;
defparam \registerFile|read_data2_mux|bit0|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
cycloneiv_lcell_comb \br_control~1 (
// Equation(s):
// \br_control~1_combout  = \registerFile|read_data1_mux|bit0|data_out~5_combout  $ (((\registerFile|read_data2_mux|bit0|data_out~4_combout ) # ((!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & 
// \registerFile|read_data2_mux|bit0|data_out~6_combout ))))

	.dataa(\registerFile|read_data1_mux|bit0|data_out~5_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.datac(\registerFile|read_data2_mux|bit0|data_out~6_combout ),
	.datad(\registerFile|read_data2_mux|bit0|data_out~4_combout ),
	.cin(gnd),
	.combout(\br_control~1_combout ),
	.cout());
// synopsys translate_off
defparam \br_control~1 .lut_mask = 16'h559A;
defparam \br_control~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
cycloneiv_lcell_comb \br_control~2 (
// Equation(s):
// \br_control~2_combout  = (\controlUnit|beq_and6|and6_out~combout  & (!\br_control~1_combout  & \br_control~0_combout ))

	.dataa(\controlUnit|beq_and6|and6_out~combout ),
	.datab(gnd),
	.datac(\br_control~1_combout ),
	.datad(\br_control~0_combout ),
	.cin(gnd),
	.combout(\br_control~2_combout ),
	.cout());
// synopsys translate_off
defparam \br_control~2 .lut_mask = 16'h0A00;
defparam \br_control~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & \GReset~input_o )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2~0_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\br_control~2_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0 .lut_mask = 16'h0100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N16
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [28] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0 .lut_mask = 16'hA8A8;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N24
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d1b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1 .lut_mask = 16'h0C0F;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N6
cycloneiv_lcell_comb \controlUnit|beq_and6|and6_out~0 (
// Equation(s):
// \controlUnit|beq_and6|and6_out~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout  & (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout  & (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout  & 
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ),
	.cin(gnd),
	.combout(\controlUnit|beq_and6|and6_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|beq_and6|and6_out~0 .lut_mask = 16'h8000;
defparam \controlUnit|beq_and6|and6_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N20
cycloneiv_lcell_comb \controlUnit|j_and6|and6_out~0 (
// Equation(s):
// \controlUnit|j_and6|and6_out~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout  & \controlUnit|beq_and6|and6_out~0_combout ))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.datad(\controlUnit|beq_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\controlUnit|j_and6|and6_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|j_and6|and6_out~0 .lut_mask = 16'h0C00;
defparam \controlUnit|j_and6|and6_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [23] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [23]),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0 .lut_mask = 16'hCCC0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout ))

	.dataa(\GClock~input_o ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0 .lut_mask = 16'h000A;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0_combout  = (!\br_control~2_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0_combout )))

	.dataa(\br_control~2_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0 .lut_mask = 16'h0010;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d2b~0_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1 .lut_mask = 16'h00AF;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit0|data_out~1 (
// Equation(s):
// \registerFile|read_data1_mux|bit0|data_out~1_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg4|bit0|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg5|bit0|o_q~1_combout ))))

	.dataa(\registerFile|reg5|bit0|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datac(\registerFile|reg4|bit0|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit0|data_out~1 .lut_mask = 16'h1D00;
defparam \registerFile|read_data1_mux|bit0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit0|data_out~2 (
// Equation(s):
// \registerFile|read_data1_mux|bit0|data_out~2_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit0|data_out~0_combout ) # (\registerFile|read_data1_mux|bit0|data_out~1_combout )))

	.dataa(\registerFile|read_data1_mux|bit0|data_out~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit0|data_out~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit0|data_out~2 .lut_mask = 16'h0F0A;
defparam \registerFile|read_data1_mux|bit0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneiv_lcell_comb \registerFile|reg1|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg1|bit0|dff_d2b~1_combout  = (!\registerFile|reg1|l0|int_q~0_combout  & \registerFile|reg1|bit0|dff_d2b~0_combout )

	.dataa(\registerFile|reg1|l0|int_q~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registerFile|reg1|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit0|dff_d2b~1 .lut_mask = 16'h5500;
defparam \registerFile|reg1|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneiv_lcell_comb \registerFile|reg1|bit0|dff_d1b~0 (
// Equation(s):
// \registerFile|reg1|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\registerFile|reg1|bit0|dff_d2b~1_combout ) # (\registerFile|reg1|bit0|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\registerFile|reg1|bit0|dff_d2b~1_combout ),
	.datac(\registerFile|reg1|bit0|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit0|dff_d1b~0 .lut_mask = 16'hA800;
defparam \registerFile|reg1|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneiv_lcell_comb \registerFile|reg1|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg1|bit0|dff_d2b~0_combout  = (\GReset~input_o  & (((\registerFile|reg1|bit0|dff_d2b~1_combout ) # (\registerFile|reg1|bit0|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\registerFile|reg1|bit0|dff_d2b~1_combout ),
	.datad(\registerFile|reg1|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit0|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \registerFile|reg1|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneiv_lcell_comb \registerFile|reg1|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg1|bit0|o_q~1_combout  = (!\registerFile|reg1|bit0|dff_d1b~0_combout  & ((\registerFile|reg1|bit0|o_q~1_combout ) # (!\registerFile|reg1|bit0|dff_d2b~0_combout )))

	.dataa(\registerFile|reg1|bit0|dff_d1b~0_combout ),
	.datab(\registerFile|reg1|bit0|o_q~1_combout ),
	.datac(gnd),
	.datad(\registerFile|reg1|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\registerFile|reg1|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg1|bit0|o_q~1 .lut_mask = 16'h4455;
defparam \registerFile|reg1|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
cycloneiv_lcell_comb \registerFile|reg0|l0|int_q~0 (
// Equation(s):
// \registerFile|reg0|l0|int_q~0_combout  = ((GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & (!\MemoryMUX|data_out[0]~0_combout )) # (!GLOBAL(\registerFile|i_load_bar~3clkctrl_outclk ) & ((\registerFile|reg0|l0|int_q~0_combout )))) # (!\GReset~input_o )

	.dataa(\MemoryMUX|data_out[0]~0_combout ),
	.datab(\registerFile|reg0|l0|int_q~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\registerFile|i_load_bar~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\registerFile|reg0|l0|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|l0|int_q~0 .lut_mask = 16'h5FCF;
defparam \registerFile|reg0|l0|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N20
cycloneiv_lcell_comb \registerFile|reg0|bit0|dff_d2b~1 (
// Equation(s):
// \registerFile|reg0|bit0|dff_d2b~1_combout  = (\registerFile|reg0|bit0|dff_d2b~0_combout  & !\registerFile|reg0|l0|int_q~0_combout )

	.dataa(gnd),
	.datab(\registerFile|reg0|bit0|dff_d2b~0_combout ),
	.datac(\registerFile|reg0|l0|int_q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg0|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit0|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \registerFile|reg0|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N4
cycloneiv_lcell_comb \registerFile|reg0|bit0|dff_d2b~0 (
// Equation(s):
// \registerFile|reg0|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\registerFile|reg0|bit0|dff_d1b~0_combout ) # ((\registerFile|reg0|bit0|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\registerFile|reg0|bit0|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\registerFile|reg0|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\registerFile|reg0|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \registerFile|reg0|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N22
cycloneiv_lcell_comb \registerFile|reg0|bit0|o_q~1 (
// Equation(s):
// \registerFile|reg0|bit0|o_q~1_combout  = (!\registerFile|reg0|bit0|dff_d1b~0_combout  & ((\registerFile|reg0|bit0|o_q~1_combout ) # (!\registerFile|reg0|bit0|dff_d2b~0_combout )))

	.dataa(\registerFile|reg0|bit0|dff_d1b~0_combout ),
	.datab(\registerFile|reg0|bit0|dff_d2b~0_combout ),
	.datac(\registerFile|reg0|bit0|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registerFile|reg0|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|reg0|bit0|o_q~1 .lut_mask = 16'h5151;
defparam \registerFile|reg0|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit0|data_out~4 (
// Equation(s):
// \registerFile|read_data1_mux|bit0|data_out~4_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & ((!\registerFile|reg0|bit0|o_q~1_combout ))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout  & (!\registerFile|reg1|bit0|o_q~1_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit22|o_q~1_combout ),
	.datab(\registerFile|reg1|bit0|o_q~1_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit21|o_q~1_combout ),
	.datad(\registerFile|reg0|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit0|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit0|data_out~4 .lut_mask = 16'h02A2;
defparam \registerFile|read_data1_mux|bit0|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneiv_lcell_comb \registerFile|read_data1_mux|bit0|data_out~5 (
// Equation(s):
// \registerFile|read_data1_mux|bit0|data_out~5_combout  = (\registerFile|read_data1_mux|bit0|data_out~2_combout ) # ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout  & ((\registerFile|read_data1_mux|bit0|data_out~3_combout ) # 
// (\registerFile|read_data1_mux|bit0|data_out~4_combout ))))

	.dataa(\registerFile|read_data1_mux|bit0|data_out~3_combout ),
	.datab(\registerFile|read_data1_mux|bit0|data_out~2_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit23|o_q~1_combout ),
	.datad(\registerFile|read_data1_mux|bit0|data_out~4_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data1_mux|bit0|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data1_mux|bit0|data_out~5 .lut_mask = 16'hFCEC;
defparam \registerFile|read_data1_mux|bit0|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N18
cycloneiv_lcell_comb \registerFile|read_data2_mux|bit0|data_out~7 (
// Equation(s):
// \registerFile|read_data2_mux|bit0|data_out~7_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & ((\registerFile|read_data2_mux|bit0|data_out~3_combout ) # ((\registerFile|read_data2_mux|bit0|data_out~2_combout )))) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout  & (((\registerFile|read_data2_mux|bit0|data_out~6_combout ))))

	.dataa(\registerFile|read_data2_mux|bit0|data_out~3_combout ),
	.datab(\registerFile|read_data2_mux|bit0|data_out~2_combout ),
	.datac(\registerFile|read_data2_mux|bit0|data_out~6_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit18|o_q~1_combout ),
	.cin(gnd),
	.combout(\registerFile|read_data2_mux|bit0|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \registerFile|read_data2_mux|bit0|data_out~7 .lut_mask = 16'hEEF0;
defparam \registerFile|read_data2_mux|bit0|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
cycloneiv_lcell_comb \OutputMUX|bit0|data_out~1 (
// Equation(s):
// \OutputMUX|bit0|data_out~1_combout  = (\valueSelect[1]~input_o  & (\valueSelect[0]~input_o  & ((\registerFile|read_data2_mux|bit0|data_out~7_combout )))) # (!\valueSelect[1]~input_o  & (!\valueSelect[0]~input_o  & (\PC_register|bit0|o_q~1_combout )))

	.dataa(\valueSelect[1]~input_o ),
	.datab(\valueSelect[0]~input_o ),
	.datac(\PC_register|bit0|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit0|data_out~7_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit0|data_out~1 .lut_mask = 16'h9810;
defparam \OutputMUX|bit0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
cycloneiv_lcell_comb \OutputMUX|bit0|data_out~2 (
// Equation(s):
// \OutputMUX|bit0|data_out~2_combout  = (\OutputMUX|bit0|data_out~1_combout ) # ((\valueSelect[1]~input_o  & (!\valueSelect[0]~input_o  & \registerFile|read_data1_mux|bit0|data_out~5_combout )))

	.dataa(\valueSelect[1]~input_o ),
	.datab(\valueSelect[0]~input_o ),
	.datac(\registerFile|read_data1_mux|bit0|data_out~5_combout ),
	.datad(\OutputMUX|bit0|data_out~1_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit0|data_out~2 .lut_mask = 16'hFF20;
defparam \OutputMUX|bit0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N8
cycloneiv_io_ibuf \valueSelect[1]~input (
	.i(valueSelect[1]),
	.ibar(gnd),
	.o(\valueSelect[1]~input_o ));
// synopsys translate_off
defparam \valueSelect[1]~input .bus_hold = "false";
defparam \valueSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N16
cycloneiv_lcell_comb \OutputMUX|bit6|i_and_out~0 (
// Equation(s):
// \OutputMUX|bit6|i_and_out~0_combout  = (\valueSelect[0]~input_o ) # (\valueSelect[1]~input_o )

	.dataa(\valueSelect[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\valueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit6|i_and_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit6|i_and_out~0 .lut_mask = 16'hFFAA;
defparam \OutputMUX|bit6|i_and_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N2
cycloneiv_lcell_comb \OutputMUX|bit0|data_out~0 (
// Equation(s):
// \OutputMUX|bit0|data_out~0_combout  = (\OutputMUX|bit6|i_and_out~0_combout  & (((\controlUnit|sw_and6|and6_out~combout ) # (\controlUnit|lw_and6|and6_out~0_combout )))) # (!\OutputMUX|bit6|i_and_out~0_combout  & (\MemoryMUX|data_out[0]~0_combout ))

	.dataa(\MemoryMUX|data_out[0]~0_combout ),
	.datab(\controlUnit|sw_and6|and6_out~combout ),
	.datac(\OutputMUX|bit6|i_and_out~0_combout ),
	.datad(\controlUnit|lw_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit0|data_out~0 .lut_mask = 16'hFACA;
defparam \OutputMUX|bit0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N20
cycloneiv_lcell_comb \OutputMUX|bit0|data_out~3 (
// Equation(s):
// \OutputMUX|bit0|data_out~3_combout  = (\valueSelect[2]~input_o  & ((\OutputMUX|bit0|data_out~0_combout ))) # (!\valueSelect[2]~input_o  & (\OutputMUX|bit0|data_out~2_combout ))

	.dataa(\valueSelect[2]~input_o ),
	.datab(gnd),
	.datac(\OutputMUX|bit0|data_out~2_combout ),
	.datad(\OutputMUX|bit0|data_out~0_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit0|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit0|data_out~3 .lut_mask = 16'hFA50;
defparam \OutputMUX|bit0|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N24
cycloneiv_lcell_comb \OutputMUX|bit1|data_out~2 (
// Equation(s):
// \OutputMUX|bit1|data_out~2_combout  = (\valueSelect[0]~input_o  & (\valueSelect[1]~input_o  & ((\registerFile|read_data2_mux|bit1|data_out~5_combout )))) # (!\valueSelect[0]~input_o  & (!\valueSelect[1]~input_o  & (\PC_register|bit1|o_q~1_combout )))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\valueSelect[1]~input_o ),
	.datac(\PC_register|bit1|o_q~1_combout ),
	.datad(\registerFile|read_data2_mux|bit1|data_out~5_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit1|data_out~2 .lut_mask = 16'h9810;
defparam \OutputMUX|bit1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N8
cycloneiv_lcell_comb \controlUnit|beq_and6|and6_out (
// Equation(s):
// \controlUnit|beq_and6|and6_out~combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout  & (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout  & \controlUnit|beq_and6|and6_out~0_combout ))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.datad(\controlUnit|beq_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\controlUnit|beq_and6|and6_out~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|beq_and6|and6_out .lut_mask = 16'h5000;
defparam \controlUnit|beq_and6|and6_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N22
cycloneiv_lcell_comb \OutputMUX|bit1|data_out~0 (
// Equation(s):
// \OutputMUX|bit1|data_out~0_combout  = (\valueSelect[2]~input_o  & ((\OutputMUX|bit6|i_and_out~0_combout  & (\controlUnit|beq_and6|and6_out~combout )) # (!\OutputMUX|bit6|i_and_out~0_combout  & ((\MemoryMUX|data_out[1]~1_combout )))))

	.dataa(\valueSelect[2]~input_o ),
	.datab(\controlUnit|beq_and6|and6_out~combout ),
	.datac(\OutputMUX|bit6|i_and_out~0_combout ),
	.datad(\MemoryMUX|data_out[1]~1_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit1|data_out~0 .lut_mask = 16'h8A80;
defparam \OutputMUX|bit1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N14
cycloneiv_lcell_comb \OutputMUX|bit1|data_out~1 (
// Equation(s):
// \OutputMUX|bit1|data_out~1_combout  = (!\valueSelect[0]~input_o  & (\valueSelect[1]~input_o  & \registerFile|read_data1_mux|bit1|data_out~5_combout ))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\valueSelect[1]~input_o ),
	.datac(gnd),
	.datad(\registerFile|read_data1_mux|bit1|data_out~5_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit1|data_out~1 .lut_mask = 16'h4400;
defparam \OutputMUX|bit1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N24
cycloneiv_lcell_comb \OutputMUX|bit1|data_out~3 (
// Equation(s):
// \OutputMUX|bit1|data_out~3_combout  = (\OutputMUX|bit1|data_out~0_combout ) # ((!\valueSelect[2]~input_o  & ((\OutputMUX|bit1|data_out~2_combout ) # (\OutputMUX|bit1|data_out~1_combout ))))

	.dataa(\valueSelect[2]~input_o ),
	.datab(\OutputMUX|bit1|data_out~2_combout ),
	.datac(\OutputMUX|bit1|data_out~0_combout ),
	.datad(\OutputMUX|bit1|data_out~1_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit1|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit1|data_out~3 .lut_mask = 16'hF5F4;
defparam \OutputMUX|bit1|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N8
cycloneiv_lcell_comb \OutputMUX|bit2|data_out~2 (
// Equation(s):
// \OutputMUX|bit2|data_out~2_combout  = (\valueSelect[1]~input_o  & (\registerFile|read_data2_mux|bit2|data_out~5_combout  & ((\valueSelect[0]~input_o )))) # (!\valueSelect[1]~input_o  & (((\PC_register|bit2|o_q~1_combout  & !\valueSelect[0]~input_o ))))

	.dataa(\registerFile|read_data2_mux|bit2|data_out~5_combout ),
	.datab(\valueSelect[1]~input_o ),
	.datac(\PC_register|bit2|o_q~1_combout ),
	.datad(\valueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit2|data_out~2 .lut_mask = 16'h8830;
defparam \OutputMUX|bit2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N30
cycloneiv_lcell_comb \OutputMUX|bit2|data_out~1 (
// Equation(s):
// \OutputMUX|bit2|data_out~1_combout  = (!\valueSelect[0]~input_o  & (\registerFile|read_data1_mux|bit2|data_out~5_combout  & \valueSelect[1]~input_o ))

	.dataa(\valueSelect[0]~input_o ),
	.datab(gnd),
	.datac(\registerFile|read_data1_mux|bit2|data_out~5_combout ),
	.datad(\valueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit2|data_out~1 .lut_mask = 16'h5000;
defparam \OutputMUX|bit2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N16
cycloneiv_lcell_comb \OutputMUX|bit2|data_out~0 (
// Equation(s):
// \OutputMUX|bit2|data_out~0_combout  = (\valueSelect[2]~input_o  & ((\OutputMUX|bit6|i_and_out~0_combout  & (!\controlUnit|r_type_and6|and6_out~combout )) # (!\OutputMUX|bit6|i_and_out~0_combout  & ((\MemoryMUX|data_out[2]~2_combout )))))

	.dataa(\controlUnit|r_type_and6|and6_out~combout ),
	.datab(\OutputMUX|bit6|i_and_out~0_combout ),
	.datac(\MemoryMUX|data_out[2]~2_combout ),
	.datad(\valueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit2|data_out~0 .lut_mask = 16'h7400;
defparam \OutputMUX|bit2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N6
cycloneiv_lcell_comb \OutputMUX|bit2|data_out~3 (
// Equation(s):
// \OutputMUX|bit2|data_out~3_combout  = (\OutputMUX|bit2|data_out~0_combout ) # ((!\valueSelect[2]~input_o  & ((\OutputMUX|bit2|data_out~2_combout ) # (\OutputMUX|bit2|data_out~1_combout ))))

	.dataa(\OutputMUX|bit2|data_out~2_combout ),
	.datab(\valueSelect[2]~input_o ),
	.datac(\OutputMUX|bit2|data_out~1_combout ),
	.datad(\OutputMUX|bit2|data_out~0_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit2|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit2|data_out~3 .lut_mask = 16'hFF32;
defparam \OutputMUX|bit2|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N4
cycloneiv_lcell_comb \OutputMUX|bit3|data_out~0 (
// Equation(s):
// \OutputMUX|bit3|data_out~0_combout  = (\valueSelect[2]~input_o  & ((\OutputMUX|bit6|i_and_out~0_combout  & (\controlUnit|lw_and6|and6_out~0_combout )) # (!\OutputMUX|bit6|i_and_out~0_combout  & ((\MemoryMUX|data_out[3]~3_combout )))))

	.dataa(\OutputMUX|bit6|i_and_out~0_combout ),
	.datab(\controlUnit|lw_and6|and6_out~0_combout ),
	.datac(\valueSelect[2]~input_o ),
	.datad(\MemoryMUX|data_out[3]~3_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit3|data_out~0 .lut_mask = 16'hD080;
defparam \OutputMUX|bit3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N14
cycloneiv_lcell_comb \OutputMUX|bit3|data_out~1 (
// Equation(s):
// \OutputMUX|bit3|data_out~1_combout  = (\valueSelect[1]~input_o  & (((\valueSelect[0]~input_o  & \registerFile|read_data2_mux|bit3|data_out~5_combout )))) # (!\valueSelect[1]~input_o  & (\PC_register|bit3|o_q~1_combout  & (!\valueSelect[0]~input_o )))

	.dataa(\valueSelect[1]~input_o ),
	.datab(\PC_register|bit3|o_q~1_combout ),
	.datac(\valueSelect[0]~input_o ),
	.datad(\registerFile|read_data2_mux|bit3|data_out~5_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit3|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit3|data_out~1 .lut_mask = 16'hA404;
defparam \OutputMUX|bit3|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N18
cycloneiv_lcell_comb \OutputMUX|bit3|data_out~2 (
// Equation(s):
// \OutputMUX|bit3|data_out~2_combout  = (\OutputMUX|bit3|data_out~1_combout ) # ((!\valueSelect[0]~input_o  & (\valueSelect[1]~input_o  & \registerFile|read_data1_mux|bit3|data_out~5_combout )))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\valueSelect[1]~input_o ),
	.datac(\registerFile|read_data1_mux|bit3|data_out~5_combout ),
	.datad(\OutputMUX|bit3|data_out~1_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit3|data_out~2 .lut_mask = 16'hFF40;
defparam \OutputMUX|bit3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N26
cycloneiv_lcell_comb \OutputMUX|bit3|data_out~3 (
// Equation(s):
// \OutputMUX|bit3|data_out~3_combout  = (\OutputMUX|bit3|data_out~0_combout ) # ((!\valueSelect[2]~input_o  & \OutputMUX|bit3|data_out~2_combout ))

	.dataa(\valueSelect[2]~input_o ),
	.datab(gnd),
	.datac(\OutputMUX|bit3|data_out~0_combout ),
	.datad(\OutputMUX|bit3|data_out~2_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit3|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit3|data_out~3 .lut_mask = 16'hF5F0;
defparam \OutputMUX|bit3|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N12
cycloneiv_lcell_comb \OutputMUX|bit4|data_out~1 (
// Equation(s):
// \OutputMUX|bit4|data_out~1_combout  = (\valueSelect[0]~input_o  & (\registerFile|read_data2_mux|bit4|data_out~5_combout  & ((\valueSelect[1]~input_o )))) # (!\valueSelect[0]~input_o  & (((\PC_register|bit4|o_q~1_combout  & !\valueSelect[1]~input_o ))))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\registerFile|read_data2_mux|bit4|data_out~5_combout ),
	.datac(\PC_register|bit4|o_q~1_combout ),
	.datad(\valueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit4|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit4|data_out~1 .lut_mask = 16'h8850;
defparam \OutputMUX|bit4|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N26
cycloneiv_lcell_comb \OutputMUX|bit4|data_out~2 (
// Equation(s):
// \OutputMUX|bit4|data_out~2_combout  = (\OutputMUX|bit4|data_out~1_combout ) # ((!\valueSelect[0]~input_o  & (\valueSelect[1]~input_o  & \registerFile|read_data1_mux|bit4|data_out~5_combout )))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\valueSelect[1]~input_o ),
	.datac(\registerFile|read_data1_mux|bit4|data_out~5_combout ),
	.datad(\OutputMUX|bit4|data_out~1_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit4|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit4|data_out~2 .lut_mask = 16'hFF40;
defparam \OutputMUX|bit4|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N16
cycloneiv_lcell_comb \OutputMUX|bit4|data_out~0 (
// Equation(s):
// \OutputMUX|bit4|data_out~0_combout  = (\valueSelect[2]~input_o  & ((\OutputMUX|bit6|i_and_out~0_combout  & (\controlUnit|lw_and6|and6_out~0_combout )) # (!\OutputMUX|bit6|i_and_out~0_combout  & ((\MemoryMUX|data_out[4]~4_combout )))))

	.dataa(\OutputMUX|bit6|i_and_out~0_combout ),
	.datab(\controlUnit|lw_and6|and6_out~0_combout ),
	.datac(\valueSelect[2]~input_o ),
	.datad(\MemoryMUX|data_out[4]~4_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit4|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit4|data_out~0 .lut_mask = 16'hD080;
defparam \OutputMUX|bit4|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N10
cycloneiv_lcell_comb \OutputMUX|bit4|data_out~3 (
// Equation(s):
// \OutputMUX|bit4|data_out~3_combout  = (\OutputMUX|bit4|data_out~0_combout ) # ((\OutputMUX|bit4|data_out~2_combout  & !\valueSelect[2]~input_o ))

	.dataa(\OutputMUX|bit4|data_out~2_combout ),
	.datab(gnd),
	.datac(\valueSelect[2]~input_o ),
	.datad(\OutputMUX|bit4|data_out~0_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit4|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit4|data_out~3 .lut_mask = 16'hFF0A;
defparam \OutputMUX|bit4|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N26
cycloneiv_lcell_comb \OutputMUX|bit5|data_out~1 (
// Equation(s):
// \OutputMUX|bit5|data_out~1_combout  = (\valueSelect[0]~input_o  & (((\registerFile|read_data2_mux|bit5|data_out~5_combout  & \valueSelect[1]~input_o )))) # (!\valueSelect[0]~input_o  & (\PC_register|bit5|o_q~1_combout  & ((!\valueSelect[1]~input_o ))))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\PC_register|bit5|o_q~1_combout ),
	.datac(\registerFile|read_data2_mux|bit5|data_out~5_combout ),
	.datad(\valueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit5|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit5|data_out~1 .lut_mask = 16'hA044;
defparam \OutputMUX|bit5|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N8
cycloneiv_lcell_comb \OutputMUX|bit5|data_out~2 (
// Equation(s):
// \OutputMUX|bit5|data_out~2_combout  = (\OutputMUX|bit5|data_out~1_combout ) # ((!\valueSelect[0]~input_o  & (\valueSelect[1]~input_o  & \registerFile|read_data1_mux|bit5|data_out~5_combout )))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\valueSelect[1]~input_o ),
	.datac(\OutputMUX|bit5|data_out~1_combout ),
	.datad(\registerFile|read_data1_mux|bit5|data_out~5_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit5|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit5|data_out~2 .lut_mask = 16'hF4F0;
defparam \OutputMUX|bit5|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N24
cycloneiv_lcell_comb \OutputMUX|bit5|data_out~0 (
// Equation(s):
// \OutputMUX|bit5|data_out~0_combout  = (\valueSelect[2]~input_o  & ((\OutputMUX|bit6|i_and_out~0_combout  & (\controlUnit|j_and6|and6_out~0_combout )) # (!\OutputMUX|bit6|i_and_out~0_combout  & ((\MemoryMUX|data_out[5]~5_combout )))))

	.dataa(\controlUnit|j_and6|and6_out~0_combout ),
	.datab(\OutputMUX|bit6|i_and_out~0_combout ),
	.datac(\MemoryMUX|data_out[5]~5_combout ),
	.datad(\valueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit5|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit5|data_out~0 .lut_mask = 16'hB800;
defparam \OutputMUX|bit5|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N10
cycloneiv_lcell_comb \OutputMUX|bit5|data_out~3 (
// Equation(s):
// \OutputMUX|bit5|data_out~3_combout  = (\OutputMUX|bit5|data_out~0_combout ) # ((!\valueSelect[2]~input_o  & \OutputMUX|bit5|data_out~2_combout ))

	.dataa(gnd),
	.datab(\valueSelect[2]~input_o ),
	.datac(\OutputMUX|bit5|data_out~2_combout ),
	.datad(\OutputMUX|bit5|data_out~0_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit5|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit5|data_out~3 .lut_mask = 16'hFF30;
defparam \OutputMUX|bit5|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N22
cycloneiv_lcell_comb \OutputMUX|bit6|data_out~2 (
// Equation(s):
// \OutputMUX|bit6|data_out~2_combout  = (\valueSelect[1]~input_o  & (\registerFile|read_data2_mux|bit6|data_out~5_combout  & ((\valueSelect[0]~input_o )))) # (!\valueSelect[1]~input_o  & (((\PC_register|bit6|o_q~1_combout  & !\valueSelect[0]~input_o ))))

	.dataa(\registerFile|read_data2_mux|bit6|data_out~5_combout ),
	.datab(\valueSelect[1]~input_o ),
	.datac(\PC_register|bit6|o_q~1_combout ),
	.datad(\valueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit6|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit6|data_out~2 .lut_mask = 16'h8830;
defparam \OutputMUX|bit6|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N14
cycloneiv_lcell_comb \controlUnit|r_type_and6|and6_out (
// Equation(s):
// \controlUnit|r_type_and6|and6_out~combout  = ((!\controlUnit|beq_and6|and6_out~0_combout ) # (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout )) # (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout )

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit27|o_q~1_combout ),
	.datad(\controlUnit|beq_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\controlUnit|r_type_and6|and6_out~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|r_type_and6|and6_out .lut_mask = 16'h5FFF;
defparam \controlUnit|r_type_and6|and6_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N12
cycloneiv_lcell_comb \OutputMUX|bit6|data_out~0 (
// Equation(s):
// \OutputMUX|bit6|data_out~0_combout  = (\valueSelect[2]~input_o  & ((\OutputMUX|bit6|i_and_out~0_combout  & (!\controlUnit|r_type_and6|and6_out~combout )) # (!\OutputMUX|bit6|i_and_out~0_combout  & ((\MemoryMUX|data_out[6]~6_combout )))))

	.dataa(\OutputMUX|bit6|i_and_out~0_combout ),
	.datab(\controlUnit|r_type_and6|and6_out~combout ),
	.datac(\valueSelect[2]~input_o ),
	.datad(\MemoryMUX|data_out[6]~6_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit6|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit6|data_out~0 .lut_mask = 16'h7020;
defparam \OutputMUX|bit6|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N28
cycloneiv_lcell_comb \OutputMUX|bit6|data_out~1 (
// Equation(s):
// \OutputMUX|bit6|data_out~1_combout  = (!\valueSelect[0]~input_o  & (\registerFile|read_data1_mux|bit6|data_out~5_combout  & \valueSelect[1]~input_o ))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\registerFile|read_data1_mux|bit6|data_out~5_combout ),
	.datac(gnd),
	.datad(\valueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit6|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit6|data_out~1 .lut_mask = 16'h4400;
defparam \OutputMUX|bit6|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N0
cycloneiv_lcell_comb \OutputMUX|bit6|data_out~3 (
// Equation(s):
// \OutputMUX|bit6|data_out~3_combout  = (\OutputMUX|bit6|data_out~0_combout ) # ((!\valueSelect[2]~input_o  & ((\OutputMUX|bit6|data_out~2_combout ) # (\OutputMUX|bit6|data_out~1_combout ))))

	.dataa(\OutputMUX|bit6|data_out~2_combout ),
	.datab(\valueSelect[2]~input_o ),
	.datac(\OutputMUX|bit6|data_out~0_combout ),
	.datad(\OutputMUX|bit6|data_out~1_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit6|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit6|data_out~3 .lut_mask = 16'hF3F2;
defparam \OutputMUX|bit6|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N2
cycloneiv_lcell_comb \OutputMUX|bit7|data_out~0 (
// Equation(s):
// \OutputMUX|bit7|data_out~0_combout  = (\valueSelect[0]~input_o  & (\registerFile|read_data2_mux|bit7|data_out~5_combout  & ((\valueSelect[1]~input_o )))) # (!\valueSelect[0]~input_o  & (((\PC_register|bit7|o_q~1_combout  & !\valueSelect[1]~input_o ))))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\registerFile|read_data2_mux|bit7|data_out~5_combout ),
	.datac(\PC_register|bit7|o_q~1_combout ),
	.datad(\valueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit7|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit7|data_out~0 .lut_mask = 16'h8850;
defparam \OutputMUX|bit7|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N4
cycloneiv_lcell_comb \OutputMUX|bit7|data_out~1 (
// Equation(s):
// \OutputMUX|bit7|data_out~1_combout  = (\OutputMUX|bit7|data_out~0_combout ) # ((!\valueSelect[0]~input_o  & (\valueSelect[1]~input_o  & \registerFile|read_data1_mux|bit7|data_out~5_combout )))

	.dataa(\valueSelect[0]~input_o ),
	.datab(\valueSelect[1]~input_o ),
	.datac(\registerFile|read_data1_mux|bit7|data_out~5_combout ),
	.datad(\OutputMUX|bit7|data_out~0_combout ),
	.cin(gnd),
	.combout(\OutputMUX|bit7|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit7|data_out~1 .lut_mask = 16'hFF40;
defparam \OutputMUX|bit7|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N14
cycloneiv_lcell_comb \OutputMUX|bit7|data_out~2 (
// Equation(s):
// \OutputMUX|bit7|data_out~2_combout  = (\valueSelect[2]~input_o  & (\MemoryMUX|data_out[7]~7_combout  & (!\OutputMUX|bit6|i_and_out~0_combout ))) # (!\valueSelect[2]~input_o  & (((\OutputMUX|bit7|data_out~1_combout ))))

	.dataa(\MemoryMUX|data_out[7]~7_combout ),
	.datab(\OutputMUX|bit6|i_and_out~0_combout ),
	.datac(\OutputMUX|bit7|data_out~1_combout ),
	.datad(\valueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\OutputMUX|bit7|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \OutputMUX|bit7|data_out~2 .lut_mask = 16'h22F0;
defparam \OutputMUX|bit7|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N15
cycloneiv_io_ibuf \InstrSelect[2]~input (
	.i(InstrSelect[2]),
	.ibar(gnd),
	.o(\InstrSelect[2]~input_o ));
// synopsys translate_off
defparam \InstrSelect[2]~input .bus_hold = "false";
defparam \InstrSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N1
cycloneiv_io_ibuf \InstrSelect[1]~input (
	.i(InstrSelect[1]),
	.ibar(gnd),
	.o(\InstrSelect[1]~input_o ));
// synopsys translate_off
defparam \InstrSelect[1]~input .bus_hold = "false";
defparam \InstrSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y10_N1
cycloneiv_io_ibuf \InstrSelect[0]~input (
	.i(InstrSelect[0]),
	.ibar(gnd),
	.o(\InstrSelect[0]~input_o ));
// synopsys translate_off
defparam \InstrSelect[0]~input .bus_hold = "false";
defparam \InstrSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1 .lut_mask = 16'hC8CC;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1 .lut_mask = 16'h002F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout  & \GClock~input_o 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout  & \GClock~input_o 
// ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 .lut_mask = 16'h5755;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y3_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2 .lut_mask = 16'h00FC;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N18
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit0|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit0|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2_combout  & \instr_out_reg|instr5_reg|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit0|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit0|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit0|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit0|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr5_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N20
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit0|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit0|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit0|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit0|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr5_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N2
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit0|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit0|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit0|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit0|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit0|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit0|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit0|o_q~1 .lut_mask = 16'h5511;
defparam \instr_out_reg|instr5_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N0
cycloneiv_lcell_comb \instr_out_reg|mux4|bit0|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit0|i_and_out [4] = (\InstrSelect[2]~input_o  & (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & !\instr_out_reg|instr5_reg|bit0|o_q~1_combout )))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit0|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit0|i_and_out[4] .lut_mask = 16'h0002;
defparam \instr_out_reg|mux4|bit0|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N28
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit0|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit0|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit0|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit0|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit0|o_q~1 .lut_mask = 16'h1F0F;
defparam \instr_out_reg|instr3_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit0|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit0|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr3_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y3_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit0|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit0|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit0|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit0|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit0|o_q~2_combout ),
	.datab(\instr_out_reg|instr3_reg|bit0|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr3_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit0|o_q~2 .lut_mask = 16'h00EE;
defparam \instr_out_reg|instr3_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N22
cycloneiv_lcell_comb \instr_out_reg|mux4|bit0|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit0|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit0|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit0|o_q~2_combout )))))

	.dataa(\instr_out_reg|instr4_reg|bit0|o_q~2_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit0|data_out~0 .lut_mask = 16'h404C;
defparam \instr_out_reg|mux4|bit0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit0|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit0|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] & \instr_out_reg|instr1_reg|bit0|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit0|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit0|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \instr_out_reg|instr1_reg|bit0|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N2
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit0|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit0|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit0|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit0|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N22
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit0|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit0|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit0|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit0|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \instr_out_reg|instr1_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit0|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit0|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit0|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit0|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit0|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit0|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit0|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit0|o_q~1 .lut_mask = 16'h0F03;
defparam \instr_out_reg|instr1_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit0|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit0|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit0|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit0|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit0|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit0|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit0|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit0|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit0|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit0|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit0|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr2_reg|bit0|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit0|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit0|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit0|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit0|o_q~2_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit0|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit0|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit0|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit0|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr2_reg|bit0|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y6_N8
cycloneiv_lcell_comb \instr_out_reg|mux4|bit0|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit0|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit0|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit0|o_q~1_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit0|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit0|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit0|data_out~1 .lut_mask = 16'h0123;
defparam \instr_out_reg|mux4|bit0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N8
cycloneiv_lcell_comb \instr_out_reg|mux4|bit0|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit0|data_out~2_combout  = (\instr_out_reg|mux4|bit0|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit0|data_out~0_combout ) # (\instr_out_reg|mux4|bit0|data_out~1_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux4|bit0|i_and_out [4]),
	.datac(\instr_out_reg|mux4|bit0|data_out~0_combout ),
	.datad(\instr_out_reg|mux4|bit0|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit0|data_out~2 .lut_mask = 16'hDDDC;
defparam \instr_out_reg|mux4|bit0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1 .lut_mask = 16'h002F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout  & (((\GClock~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 .lut_mask = 16'h002F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 .lut_mask = 16'h3300;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit1|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ) # ((\instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit1|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N30
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit1|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit1|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit1|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit1|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit1|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit1|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr4_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N6
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit1|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit1|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit1|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit1|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit1|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit1|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit1|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit1|o_q~2 .lut_mask = 16'h5454;
defparam \instr_out_reg|instr4_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N10
cycloneiv_lcell_comb \instr_out_reg|mux4|bit1|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit1|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit1|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit1|o_q~2_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit1|o_q~2_combout ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit1|data_out~0 .lut_mask = 16'h10D0;
defparam \instr_out_reg|mux4|bit1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y5_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y5_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~1_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2 .lut_mask = 16'h0F0A;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit1|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit1|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit1|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2_combout )

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit1|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit1|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit1|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \instr_out_reg|instr5_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit1|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit1|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit1|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit1|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit1|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr5_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit1|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit1|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit1|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit1|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit1|o_q~1_combout ),
	.datab(\instr_out_reg|instr5_reg|bit1|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit1|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit1|o_q~1 .lut_mask = 16'h0B0B;
defparam \instr_out_reg|instr5_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N0
cycloneiv_lcell_comb \instr_out_reg|mux4|bit1|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit1|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr5_reg|bit1|o_q~1_combout  & \InstrSelect[2]~input_o )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit1|o_q~1_combout ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit1|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit1|i_and_out[4] .lut_mask = 16'h0100;
defparam \instr_out_reg|mux4|bit1|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit1|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout  & (((\instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ) # (\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit1|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit1|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit1|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit1|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit1|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit1|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout  & !\instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit1|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr2_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N8
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit1|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit1|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit1|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit1|o_q~1_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit1|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit1|o_q~2_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr2_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit1|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit1|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr2_reg|bit1|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit1|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit1|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & \instr_out_reg|instr1_reg|bit1|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\instr_out_reg|instr1_reg|bit1|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit1|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit1|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit1|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit1|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit1|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit1|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit1|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit1|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit1|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit1|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr1_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit1|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit1|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit1|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit1|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit1|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr1_reg|bit1|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit1|o_q~1 .lut_mask = 16'h5511;
defparam \instr_out_reg|instr1_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N20
cycloneiv_lcell_comb \instr_out_reg|mux4|bit1|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit1|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit1|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit1|o_q~1_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit1|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit1|data_out~1 .lut_mask = 16'h1015;
defparam \instr_out_reg|mux4|bit1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N4
cycloneiv_lcell_comb \instr_out_reg|mux4|bit1|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit1|data_out~2_combout  = (\instr_out_reg|mux4|bit1|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit1|data_out~0_combout ) # (\instr_out_reg|mux4|bit1|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux4|bit1|data_out~0_combout ),
	.datab(\instr_out_reg|mux4|bit1|i_and_out [4]),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux4|bit1|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit1|data_out~2 .lut_mask = 16'hCFCE;
defparam \instr_out_reg|mux4|bit1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit2|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit2|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr4_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1 .lut_mask = 16'hC8CC;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout  & (((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout  & \GClock~input_o )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1 .lut_mask = 16'h0075;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout  & (((\GClock~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 .lut_mask = 16'h002F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 .lut_mask = 16'h3300;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit2|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit2|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit2|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit2|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout  & (!\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit2|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit2|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr4_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit2|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit2|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit2|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit2|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit2|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit2|o_q~2_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr4_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit2|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr4_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit2|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit2|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit2|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit2|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N28
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit2|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit2|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit2|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit2|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N18
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit2|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit2|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit2|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit2|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit2|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit2|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit2|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr3_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N8
cycloneiv_lcell_comb \instr_out_reg|mux4|bit2|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit2|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit2|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit2|o_q~2_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit2|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit2|data_out~0 .lut_mask = 16'h202A;
defparam \instr_out_reg|mux4|bit2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit2|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit2|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit2|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit2|dff_d2b~0 .lut_mask = 16'hFD00;
defparam \instr_out_reg|instr1_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit2|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit2|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & \instr_out_reg|instr1_reg|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit2|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \instr_out_reg|instr1_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit2|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit2|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit2|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit2|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit2|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit2|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit2|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit2|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit2|o_q~1_combout ),
	.datab(\instr_out_reg|instr1_reg|bit2|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit2|o_q~1 .lut_mask = 16'h2233;
defparam \instr_out_reg|instr1_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit2|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit2|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit2|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit2|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit2|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit2|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit2|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout  & (!\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit2|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit2|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr2_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N6
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit2|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit2|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit2|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit2|o_q~1_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit2|o_q~2_combout ),
	.datab(\instr_out_reg|instr2_reg|bit2|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit2|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit2|o_q~2 .lut_mask = 16'h0E0E;
defparam \instr_out_reg|instr2_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|mux4|bit2|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit2|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit2|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit2|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit2|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit2|o_q~2_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit2|data_out~1 .lut_mask = 16'h0511;
defparam \instr_out_reg|mux4|bit2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout  & (\GClock~input_o  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout 
// ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 .lut_mask = 16'h0F4F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y6_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N10
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit2|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit2|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit2|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit2|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr5_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N14
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit2|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit2|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2_combout  & \instr_out_reg|instr5_reg|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit2|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit2|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N4
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit2|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit2|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit2|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit2|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit2|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit2|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit2|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit2|o_q~1_combout ),
	.datac(\instr_out_reg|instr5_reg|bit2|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit2|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit2|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr5_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N16
cycloneiv_lcell_comb \instr_out_reg|mux4|bit2|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit2|i_and_out [4] = (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr5_reg|bit2|o_q~1_combout  & (\InstrSelect[2]~input_o  & !\InstrSelect[1]~input_o )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit2|o_q~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit2|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit2|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux4|bit2|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N2
cycloneiv_lcell_comb \instr_out_reg|mux4|bit2|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit2|data_out~2_combout  = (\instr_out_reg|mux4|bit2|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit2|data_out~0_combout ) # (\instr_out_reg|mux4|bit2|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux4|bit2|data_out~0_combout ),
	.datab(\instr_out_reg|mux4|bit2|data_out~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux4|bit2|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit2|data_out~2 .lut_mask = 16'hFF0E;
defparam \instr_out_reg|mux4|bit2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit3|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit3|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit3|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr5_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout  & (\GClock~input_o  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout 
// ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 .lut_mask = 16'h04FF;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2 .lut_mask = 16'h5550;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit3|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit3|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit3|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit3|dff_d2b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit3|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr5_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit3|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr5_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit3|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit3|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit3|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit3|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit3|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit3|o_q~1_combout ),
	.datac(\instr_out_reg|instr5_reg|bit3|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit3|o_q~1 .lut_mask = 16'h0D0D;
defparam \instr_out_reg|instr5_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|mux4|bit3|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit3|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit3|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit3|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit3|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux4|bit3|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1 .lut_mask = 16'h005D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit3|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N28
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit3|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit3|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit3|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr3_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit3|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit3|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit3|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit3|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit3|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit3|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit3|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr3_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout  & \GClock~input_o 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 .lut_mask = 16'h3300;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit3|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ) # ((\instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit3|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit3|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit3|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit3|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr4_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit3|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit3|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit3|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit3|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr4_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N22
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit3|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit3|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit3|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit3|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit3|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit3|o_q~2_combout ),
	.datad(\instr_out_reg|instr4_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit3|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit3|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit3|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneiv_lcell_comb \instr_out_reg|mux4|bit3|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit3|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit3|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit3|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit3|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit3|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit3|data_out~0 .lut_mask = 16'h02A2;
defparam \instr_out_reg|mux4|bit3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit3|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit3|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit3|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit3|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr1_reg|bit3|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit3|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit3|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit3|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit3|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit3|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit3|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \instr_out_reg|instr1_reg|bit3|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit3|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit3|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit3|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit3|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit3|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit3|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit3|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit3|o_q~1 .lut_mask = 16'h0F03;
defparam \instr_out_reg|instr1_reg|bit3|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneiv_lcell_comb \instr_out_reg|mux4|bit3|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit3|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit3|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit3|o_q~1_combout )))))

	.dataa(\instr_out_reg|instr2_reg|bit3|o_q~2_combout ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit3|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit3|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit3|data_out~1 .lut_mask = 16'h0407;
defparam \instr_out_reg|mux4|bit3|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneiv_lcell_comb \instr_out_reg|mux4|bit3|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit3|data_out~2_combout  = (\instr_out_reg|mux4|bit3|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit3|data_out~0_combout ) # (\instr_out_reg|mux4|bit3|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux4|bit3|i_and_out [4]),
	.datab(\instr_out_reg|mux4|bit3|data_out~0_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux4|bit3|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit3|data_out~2 .lut_mask = 16'hAFAE;
defparam \instr_out_reg|mux4|bit3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit4|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit4|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit4|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 .lut_mask = 16'h5500;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout  & \GClock~input_o 
// ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 .lut_mask = 16'h1F0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit4|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit4|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit4|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit4|dff_d2b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit4|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr5_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit4|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit4|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit4|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit4|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit4|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit4|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit4|o_q~1 .lut_mask = 16'h0A0F;
defparam \instr_out_reg|instr5_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneiv_lcell_comb \instr_out_reg|mux4|bit4|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit4|i_and_out [4] = (!\InstrSelect[1]~input_o  & (\InstrSelect[2]~input_o  & (!\InstrSelect[0]~input_o  & !\instr_out_reg|instr5_reg|bit4|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit4|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit4|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux4|bit4|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit4|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit4|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit4|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit4|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit4|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit4|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit4|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr4_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit4|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit4|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit4|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit4|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit4|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit4|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit4|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit4|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr4_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1 .lut_mask = 16'hA8AA;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1 .lut_mask = 16'h005D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit4|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit4|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit4|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr3_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit4|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit4|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit4|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit4|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr3_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit4|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit4|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit4|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit4|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit4|o_q~1_combout ),
	.datac(\instr_out_reg|instr3_reg|bit4|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit4|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr3_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|mux4|bit4|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit4|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit4|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit4|o_q~2_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit4|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit4|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit4|data_out~0 .lut_mask = 16'h202A;
defparam \instr_out_reg|mux4|bit4|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit4|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit4|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit4|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit4|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr1_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit4|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit4|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit4|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit4|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit4|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \instr_out_reg|instr1_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit4|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit4|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit4|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit4|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit4|o_q~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit4|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit4|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit4|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr1_reg|bit4|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit4|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit4|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit4|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr2_reg|bit4|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit4|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit4|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit4|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit4|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit4|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit4|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit4|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit4|o_q~2_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit4|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit4|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit4|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit4|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr2_reg|bit4|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N20
cycloneiv_lcell_comb \instr_out_reg|mux4|bit4|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit4|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit4|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit4|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit4|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit4|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit4|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit4|data_out~1 .lut_mask = 16'h0151;
defparam \instr_out_reg|mux4|bit4|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneiv_lcell_comb \instr_out_reg|mux4|bit4|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit4|data_out~2_combout  = (\instr_out_reg|mux4|bit4|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit4|data_out~0_combout ) # (\instr_out_reg|mux4|bit4|data_out~1_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux4|bit4|i_and_out [4]),
	.datac(\instr_out_reg|mux4|bit4|data_out~0_combout ),
	.datad(\instr_out_reg|mux4|bit4|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit4|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit4|data_out~2 .lut_mask = 16'hDDDC;
defparam \instr_out_reg|mux4|bit4|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1 .lut_mask = 16'hC8CC;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout  & (((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout  & \GClock~input_o )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1 .lut_mask = 16'h004F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit5|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit5|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit5|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit5|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit5|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit5|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit5|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit5|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit5|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit5|o_q~1_combout ),
	.datab(\instr_out_reg|instr3_reg|bit5|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit5|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit5|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit5|o_q~2 .lut_mask = 16'h0E0E;
defparam \instr_out_reg|instr3_reg|bit5|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|mux4|bit5|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit5|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit5|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit5|o_q~2_combout )))))

	.dataa(\instr_out_reg|instr4_reg|bit5|o_q~2_combout ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit5|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit5|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit5|data_out~0 .lut_mask = 16'h4070;
defparam \instr_out_reg|mux4|bit5|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2 .lut_mask = 16'h00EE;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit5|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit5|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit5|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2_combout )

	.dataa(\instr_out_reg|instr5_reg|bit5|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit5|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit5|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \instr_out_reg|instr5_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N18
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit5|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit5|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit5|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr5_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit5|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit5|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit5|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit5|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr5_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit5|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit5|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit5|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit5|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit5|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit5|o_q~1 .lut_mask = 16'h3303;
defparam \instr_out_reg|instr5_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N28
cycloneiv_lcell_comb \instr_out_reg|mux4|bit5|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit5|i_and_out [4] = (\InstrSelect[2]~input_o  & (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & !\instr_out_reg|instr5_reg|bit5|o_q~1_combout )))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit5|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit5|i_and_out[4] .lut_mask = 16'h0002;
defparam \instr_out_reg|mux4|bit5|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit5|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit5|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit5|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit5|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit5|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit5|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit5|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit5|o_q~1 .lut_mask = 16'h0F4F;
defparam \instr_out_reg|instr2_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N2
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit5|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit5|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit5|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit5|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit5|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit5|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit5|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit5|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit5|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr2_reg|bit5|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit5|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit5|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout ) # ((\instr_out_reg|instr1_reg|bit5|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit5|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit5|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit5|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \instr_out_reg|instr1_reg|bit5|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit5|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit5|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & \instr_out_reg|instr1_reg|bit5|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit5|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit5|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \instr_out_reg|instr1_reg|bit5|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit5|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit5|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit5|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit5|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit5|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y7_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit5|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit5|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit5|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit5|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit5|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit5|o_q~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit5|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit5|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit5|o_q~1 .lut_mask = 16'h3033;
defparam \instr_out_reg|instr1_reg|bit5|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y7_N12
cycloneiv_lcell_comb \instr_out_reg|mux4|bit5|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit5|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit5|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit5|o_q~1_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit5|o_q~2_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit5|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit5|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit5|data_out~1 .lut_mask = 16'h0207;
defparam \instr_out_reg|mux4|bit5|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y7_N22
cycloneiv_lcell_comb \instr_out_reg|mux4|bit5|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit5|data_out~2_combout  = (\instr_out_reg|mux4|bit5|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit5|data_out~0_combout ) # (\instr_out_reg|mux4|bit5|data_out~1_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux4|bit5|data_out~0_combout ),
	.datac(\instr_out_reg|mux4|bit5|i_and_out [4]),
	.datad(\instr_out_reg|mux4|bit5|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit5|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit5|data_out~2 .lut_mask = 16'hF5F4;
defparam \instr_out_reg|mux4|bit5|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit6|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit6|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr4_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 .lut_mask = 16'h5500;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit6|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit6|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit6|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit6|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit6|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit6|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr4_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit6|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit6|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit6|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit6|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit6|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit6|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit6|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit6|o_q~2 .lut_mask = 16'h00FC;
defparam \instr_out_reg|instr4_reg|bit6|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1 .lut_mask = 16'h003B;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit6|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit6|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit6|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit6|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit6|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit6|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout  & !\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit6|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit6|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr3_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit6|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit6|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit6|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit6|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit6|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit6|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit6|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit6|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit6|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr3_reg|bit6|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|mux4|bit6|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit6|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit6|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit6|o_q~2_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit6|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit6|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit6|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit6|data_out~0 .lut_mask = 16'h202A;
defparam \instr_out_reg|mux4|bit6|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit6|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit6|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit6|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit6|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr1_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit6|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit6|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit6|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit6|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit6|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr1_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit6|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit6|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit6|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit6|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit6|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit6|o_q~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit6|o_q~1 .lut_mask = 16'h3033;
defparam \instr_out_reg|instr1_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit6|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout  & (((\instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ) # (\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit6|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit6|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit6|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit6|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit6|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr2_reg|bit6|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit6|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit6|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout  & !\instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit6|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit6|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit6|o_q~1 .lut_mask = 16'h0F2F;
defparam \instr_out_reg|instr2_reg|bit6|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit6|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit6|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit6|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit6|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit6|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit6|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit6|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit6|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit6|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr2_reg|bit6|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneiv_lcell_comb \instr_out_reg|mux4|bit6|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit6|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit6|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit6|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit6|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit6|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit6|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit6|data_out~1 .lut_mask = 16'h0145;
defparam \instr_out_reg|mux4|bit6|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneiv_lcell_comb \instr_out_reg|mux4|bit6|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit6|i_and_out [4] = (!\instr_out_reg|instr5_reg|bit6|o_q~1_combout  & (\InstrSelect[2]~input_o  & (!\InstrSelect[1]~input_o  & !\InstrSelect[0]~input_o )))

	.dataa(\instr_out_reg|instr5_reg|bit6|o_q~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit6|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit6|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux4|bit6|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneiv_lcell_comb \instr_out_reg|mux4|bit6|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit6|data_out~2_combout  = (\instr_out_reg|mux4|bit6|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit6|data_out~0_combout ) # (\instr_out_reg|mux4|bit6|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux4|bit6|data_out~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|mux4|bit6|data_out~1_combout ),
	.datad(\instr_out_reg|mux4|bit6|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit6|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit6|data_out~2 .lut_mask = 16'hFF32;
defparam \instr_out_reg|mux4|bit6|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0 .lut_mask = 16'h0303;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout  & (\GReset~input_o  & ((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0_combout ) # (!\GClock~input_o ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0 .lut_mask = 16'h1500;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0 .lut_mask = 16'hC800;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3 .lut_mask = 16'h1131;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit7|o_q~3_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout  & \GClock~input_o 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 .lut_mask = 16'h0073;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit7|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit7|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit7|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit7|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit7|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit7|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit7|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit7|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr4_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit7|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit7|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit7|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit7|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit7|o_q~2_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit7|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit7|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr4_reg|bit7|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit7|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit7|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr3_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit7|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit7|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr3_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit7|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit7|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit7|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit7|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr3_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit7|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit7|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit7|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit7|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit7|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit7|o_q~2_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr3_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit7|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit7|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr3_reg|bit7|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneiv_lcell_comb \instr_out_reg|mux4|bit7|data_out~0 (
// Equation(s):
// \instr_out_reg|mux4|bit7|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit7|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit7|o_q~2_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit7|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit7|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit7|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit7|data_out~0 .lut_mask = 16'h202A;
defparam \instr_out_reg|mux4|bit7|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit7|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit7|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr2_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit7|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit7|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout  & \instr_out_reg|instr2_reg|bit7|dff_d2b~0_combout )

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit7|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit7|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit7|dff_d2b~1 .lut_mask = 16'h5050;
defparam \instr_out_reg|instr2_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit7|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr2_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit7|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit7|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit7|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit7|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit7|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit7|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr2_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit7|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit7|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr1_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit7|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit7|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [7] & \instr_out_reg|instr1_reg|bit7|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instr_out_reg|instr1_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit7|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit7|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit7|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit7|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit7|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit7|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit7|o_q~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit7|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr1_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneiv_lcell_comb \instr_out_reg|mux4|bit7|data_out~1 (
// Equation(s):
// \instr_out_reg|mux4|bit7|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit7|o_q~1_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit7|o_q~1_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit7|o_q~1_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit7|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit7|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit7|data_out~1 .lut_mask = 16'h0207;
defparam \instr_out_reg|mux4|bit7|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2 .lut_mask = 16'h00EE;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit7|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit7|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit7|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit7|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit7|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit7|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit7|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit7|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2_combout  & \instr_out_reg|instr5_reg|bit7|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit7|o_q~2_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit7|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit7|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit7|dff_d2b~1 .lut_mask = 16'h3300;
defparam \instr_out_reg|instr5_reg|bit7|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit7|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit7|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit7|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit7|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit7|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit7|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit7|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit7|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit7|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit7|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit7|o_q~1_combout ),
	.datac(\instr_out_reg|instr5_reg|bit7|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit7|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit7|o_q~1 .lut_mask = 16'h0D0D;
defparam \instr_out_reg|instr5_reg|bit7|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneiv_lcell_comb \instr_out_reg|mux4|bit7|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux4|bit7|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr5_reg|bit7|o_q~1_combout  & \InstrSelect[2]~input_o )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit7|o_q~1_combout ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit7|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit7|i_and_out[4] .lut_mask = 16'h0100;
defparam \instr_out_reg|mux4|bit7|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneiv_lcell_comb \instr_out_reg|mux4|bit7|data_out~2 (
// Equation(s):
// \instr_out_reg|mux4|bit7|data_out~2_combout  = (\instr_out_reg|mux4|bit7|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux4|bit7|data_out~0_combout ) # (\instr_out_reg|mux4|bit7|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux4|bit7|data_out~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|mux4|bit7|data_out~1_combout ),
	.datad(\instr_out_reg|mux4|bit7|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux4|bit7|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux4|bit7|data_out~2 .lut_mask = 16'hFF32;
defparam \instr_out_reg|mux4|bit7|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit8|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit8|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit8|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit8|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr1_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit8|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit8|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit8|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit8|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit8|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \instr_out_reg|instr1_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N30
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit8|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit8|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit8|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit8|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit8|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit8|o_q~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit8|o_q~1 .lut_mask = 16'h3033;
defparam \instr_out_reg|instr1_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit8|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit8|dff_d2b~1_combout ) # (\instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit8|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit8|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit8|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit8|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit8|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr2_reg|bit8|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit8|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \instr_out_reg|instr2_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N2
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit8|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit8|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit8|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit8|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit8|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit8|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit8|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit8|o_q~1 .lut_mask = 16'h0F03;
defparam \instr_out_reg|instr2_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N6
cycloneiv_lcell_comb \instr_out_reg|mux3|bit0|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit0|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit8|o_q~1_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit8|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit8|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit8|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit0|data_out~1 .lut_mask = 16'h0145;
defparam \instr_out_reg|mux3|bit0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0 .lut_mask = 16'h0303;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout  & (\GReset~input_o  & ((!\GClock~input_o ) # (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0_combout ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit8|o_q~1_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0 .lut_mask = 16'h1050;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3 .lut_mask = 16'h050D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout  = (\GReset~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit8|o_q~3_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout  & (((\GClock~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout  = (\GReset~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout  & \GClock~input_o 
// ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 .lut_mask = 16'h1F0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~1_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2 .lut_mask = 16'h00FC;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit8|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit8|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit8|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit8|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit8|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr5_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N10
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit8|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit8|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2_combout  & \instr_out_reg|instr5_reg|bit8|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit8|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit8|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit8|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit8|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit8|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit8|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit8|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr5_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit8|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit8|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit8|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit8|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit8|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit8|o_q~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit8|o_q~1 .lut_mask = 16'h3033;
defparam \instr_out_reg|instr5_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N6
cycloneiv_lcell_comb \instr_out_reg|mux3|bit0|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit0|i_and_out [4] = (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & (!\instr_out_reg|instr5_reg|bit8|o_q~1_combout  & \InstrSelect[2]~input_o )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit8|o_q~1_combout ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit0|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit0|i_and_out[4] .lut_mask = 16'h0100;
defparam \instr_out_reg|mux3|bit0|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N0
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit8|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout ),
	.datab(\GClock~inputclkctrl_outclk ),
	.datac(\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit8|dff_d2b~0 .lut_mask = 16'hFB00;
defparam \instr_out_reg|instr3_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N8
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit8|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit8|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr3_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit8|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit8|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit8|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit8|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit8|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit8|o_q~2_combout ),
	.datad(\instr_out_reg|instr3_reg|bit8|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit8|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit8|o_q~2 .lut_mask = 16'h00FA;
defparam \instr_out_reg|instr3_reg|bit8|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit8|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ) # ((\instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit8|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit8|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N22
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit8|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit8|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr4_reg|bit8|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit8|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit8|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit8|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit8|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit8|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr4_reg|bit8|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit8|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit8|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit8|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit8|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit8|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit8|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit8|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit8|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit8|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr4_reg|bit8|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N20
cycloneiv_lcell_comb \instr_out_reg|mux3|bit0|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit0|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit8|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit8|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit8|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit8|o_q~2_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit0|data_out~0 .lut_mask = 16'h0A22;
defparam \instr_out_reg|mux3|bit0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N20
cycloneiv_lcell_comb \instr_out_reg|mux3|bit0|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit0|data_out~2_combout  = (\instr_out_reg|mux3|bit0|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit0|data_out~1_combout ) # (\instr_out_reg|mux3|bit0|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux3|bit0|data_out~1_combout ),
	.datab(\instr_out_reg|mux3|bit0|i_and_out [4]),
	.datac(\instr_out_reg|mux3|bit0|data_out~0_combout ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit0|data_out~2 .lut_mask = 16'hCCFE;
defparam \instr_out_reg|mux3|bit0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3_combout  & \GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit9|o_q~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 .lut_mask = 16'h5500;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout  & (((\GClock~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout 
// )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 .lut_mask = 16'h002F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit9|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ) # ((\instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit9|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit9|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit9|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit9|o_q~1 .lut_mask = 16'h3373;
defparam \instr_out_reg|instr4_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit9|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit9|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit9|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit9|o_q~2_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit9|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit9|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit9|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit9|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit9|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr4_reg|bit9|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit9|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit9|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr3_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit9|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit9|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit9|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr3_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit9|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit9|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit9|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit9|o_q~1 .lut_mask = 16'h10FF;
defparam \instr_out_reg|instr3_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit9|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit9|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit9|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit9|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit9|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit9|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr3_reg|bit9|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit9|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit9|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr3_reg|bit9|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneiv_lcell_comb \instr_out_reg|mux3|bit1|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit1|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit9|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit9|o_q~2_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit9|o_q~2_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit9|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit1|data_out~0 .lut_mask = 16'h2070;
defparam \instr_out_reg|mux3|bit1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit9|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit9|dff_d2b~1_combout ) # (\instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit9|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit9|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit9|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit9|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit9|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr2_reg|bit9|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit9|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \instr_out_reg|instr2_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit9|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit9|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit9|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit9|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit9|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit9|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit9|o_q~1 .lut_mask = 16'h3033;
defparam \instr_out_reg|instr2_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit9|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit9|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit9|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit9|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit9|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr1_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit9|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit9|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [9] & \instr_out_reg|instr1_reg|bit9|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\instr_out_reg|instr1_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit9|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit9|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit9|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit9|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit9|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit9|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit9|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit9|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit9|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit9|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit9|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit9|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit9|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit9|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit9|o_q~1 .lut_mask = 16'h0A0F;
defparam \instr_out_reg|instr1_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneiv_lcell_comb \instr_out_reg|mux3|bit1|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit1|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit9|o_q~1_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit9|o_q~1_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit9|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit9|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit1|data_out~1 .lut_mask = 16'h1015;
defparam \instr_out_reg|mux3|bit1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit9|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit9|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit9|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit9|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit9|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit9|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit9|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit9|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit9|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit9|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit9|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit9|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit9|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit9|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit9|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit9|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit9|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit9|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit9|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit9|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit9|o_q~1 .lut_mask = 16'h3303;
defparam \instr_out_reg|instr5_reg|bit9|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneiv_lcell_comb \instr_out_reg|mux3|bit1|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit1|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit9|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit9|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit1|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit1|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux3|bit1|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneiv_lcell_comb \instr_out_reg|mux3|bit1|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit1|data_out~2_combout  = (\instr_out_reg|mux3|bit1|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit1|data_out~0_combout ) # (\instr_out_reg|mux3|bit1|data_out~1_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux3|bit1|data_out~0_combout ),
	.datac(\instr_out_reg|mux3|bit1|data_out~1_combout ),
	.datad(\instr_out_reg|mux3|bit1|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit1|data_out~2 .lut_mask = 16'hFF54;
defparam \instr_out_reg|mux3|bit1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit10|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit10|dff_d2b~1_combout ) # (\instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit10|dff_d2b~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit10|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr2_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit10|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit10|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit10|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr2_reg|bit10|dff_d2b~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit10|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr2_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit10|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit10|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit10|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit10|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit10|o_q~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit10|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit10|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit10|o_q~1 .lut_mask = 16'h2323;
defparam \instr_out_reg|instr2_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit10|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit10|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [10] & \instr_out_reg|instr1_reg|bit10|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\instr_out_reg|instr1_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit10|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit10|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit10|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit10|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit10|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit10|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit10|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit10|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit10|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit10|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit10|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit10|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr1_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N2
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit10|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit10|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit10|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit10|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit10|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit10|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit10|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit10|o_q~1 .lut_mask = 16'h0F03;
defparam \instr_out_reg|instr1_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N24
cycloneiv_lcell_comb \instr_out_reg|mux3|bit2|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit2|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit10|o_q~1_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit10|o_q~1_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit10|o_q~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit10|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit2|data_out~1 .lut_mask = 16'h0415;
defparam \instr_out_reg|mux3|bit2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0_combout  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\br_control~2_combout  & \GReset~input_o )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2~0_combout ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\br_control~2_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0 .lut_mask = 16'h0100;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [10] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1 .lut_mask = 16'hF000;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0 .lut_mask = 16'hAAA0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d1b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1 .lut_mask = 16'h3033;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0 .lut_mask = 16'h000F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout  & (\GReset~input_o  & ((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GClock~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit10|o_q~1_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0 .lut_mask = 16'h1300;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3 .lut_mask = 16'h0323;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit10|o_q~3_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 .lut_mask = 16'h004F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 .lut_mask = 16'h5755;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N14
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit10|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit10|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2_combout  & \instr_out_reg|instr5_reg|bit10|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit10|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit10|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit10|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit10|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit10|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit10|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit10|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N18
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit10|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit10|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit10|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit10|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit10|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N20
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit10|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit10|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit10|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit10|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit10|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit10|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit10|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit10|o_q~1 .lut_mask = 16'h4455;
defparam \instr_out_reg|instr5_reg|bit10|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N8
cycloneiv_lcell_comb \instr_out_reg|mux3|bit2|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit2|i_and_out [4] = (\InstrSelect[2]~input_o  & (!\instr_out_reg|instr5_reg|bit10|o_q~1_combout  & (!\InstrSelect[0]~input_o  & !\InstrSelect[1]~input_o )))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit10|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit2|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit2|i_and_out[4] .lut_mask = 16'h0002;
defparam \instr_out_reg|mux3|bit2|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N6
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit10|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit10|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit10|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr3_reg|bit10|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit10|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit10|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit10|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr3_reg|bit10|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N16
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit10|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit10|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit10|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit10|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit10|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit10|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit10|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit10|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit10|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr3_reg|bit10|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N18
cycloneiv_lcell_comb \instr_out_reg|mux3|bit2|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit2|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit10|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit10|o_q~2_combout )))))

	.dataa(\instr_out_reg|instr4_reg|bit10|o_q~2_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit10|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit2|data_out~0 .lut_mask = 16'h404C;
defparam \instr_out_reg|mux3|bit2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N16
cycloneiv_lcell_comb \instr_out_reg|mux3|bit2|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit2|data_out~2_combout  = (\instr_out_reg|mux3|bit2|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit2|data_out~1_combout ) # (\instr_out_reg|mux3|bit2|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux3|bit2|data_out~1_combout ),
	.datab(\instr_out_reg|mux3|bit2|i_and_out [4]),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux3|bit2|data_out~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit2|data_out~2 .lut_mask = 16'hCFCE;
defparam \instr_out_reg|mux3|bit2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N6
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit11|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit11|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit11|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit11|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit11|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr1_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N20
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit11|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit11|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [11] & \instr_out_reg|instr1_reg|bit11|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instr_out_reg|instr1_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit11|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit11|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit11|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit11|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit11|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit11|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit11|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit11|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit11|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit11|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit11|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit11|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit11|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit11|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit11|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr1_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N10
cycloneiv_lcell_comb \instr_out_reg|mux3|bit3|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit3|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit11|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit11|o_q~1_combout )))))

	.dataa(\instr_out_reg|instr2_reg|bit11|o_q~2_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit11|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit3|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit3|data_out~1 .lut_mask = 16'h1013;
defparam \instr_out_reg|mux3|bit3|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N28
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0_combout  = (\GClock~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout ))

	.dataa(\GClock~input_o ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0 .lut_mask = 16'h0022;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N22
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0_combout  = (\GReset~input_o  & (!\controlUnit|j_and6|and6_out~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0_combout  & !\br_control~2_combout )))

	.dataa(\GReset~input_o ),
	.datab(\controlUnit|j_and6|and6_out~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2~0_combout ),
	.datad(\br_control~2_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0 .lut_mask = 16'h0002;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N2
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [11] & \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1 .lut_mask = 16'hA0A0;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N8
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout  = (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout ) # 
// (\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~1_combout ),
	.datac(gnd),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0 .lut_mask = 16'hEE00;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N4
cycloneiv_lcell_comb \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1 (
// Equation(s):
// \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout  & ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1_combout ) # 
// (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0_combout )))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1_combout ),
	.datad(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1 .lut_mask = 16'h00F5;
defparam \IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout  = (\GReset~input_o  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1_combout )

	.dataa(\GReset~input_o ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit11|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0 .lut_mask = 16'h0A0A;
defparam \ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit0|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout  & (((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout  & \GClock~input_o )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1 .lut_mask = 16'h004F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit11|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit11|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit11|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit11|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit11|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr3_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N16
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit11|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit11|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit11|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit11|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr3_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y7_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit11|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit11|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit11|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit11|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit11|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit11|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit11|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit11|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit11|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr3_reg|bit11|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N4
cycloneiv_lcell_comb \instr_out_reg|mux3|bit3|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit3|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit11|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit11|o_q~2_combout )))))

	.dataa(\instr_out_reg|instr4_reg|bit11|o_q~2_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit11|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit3|data_out~0 .lut_mask = 16'h404C;
defparam \instr_out_reg|mux3|bit3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 .lut_mask = 16'h02FF;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2 .lut_mask = 16'h0F0C;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit11|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit11|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit11|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2_combout )

	.dataa(\instr_out_reg|instr5_reg|bit11|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit11|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit11|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit11|dff_d2b~1 .lut_mask = 16'h00AA;
defparam \instr_out_reg|instr5_reg|bit11|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit11|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit11|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit11|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit11|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit11|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit11|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit11|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit11|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit11|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit11|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit11|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit11|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit11|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit11|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr5_reg|bit11|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N2
cycloneiv_lcell_comb \instr_out_reg|mux3|bit3|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit3|i_and_out [4] = (\InstrSelect[2]~input_o  & (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & !\instr_out_reg|instr5_reg|bit11|o_q~1_combout )))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit11|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit3|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit3|i_and_out[4] .lut_mask = 16'h0002;
defparam \instr_out_reg|mux3|bit3|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N0
cycloneiv_lcell_comb \instr_out_reg|mux3|bit3|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit3|data_out~2_combout  = (\instr_out_reg|mux3|bit3|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit3|data_out~1_combout ) # (\instr_out_reg|mux3|bit3|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux3|bit3|data_out~1_combout ),
	.datab(\instr_out_reg|mux3|bit3|data_out~0_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux3|bit3|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit3|data_out~2 .lut_mask = 16'hFF0E;
defparam \instr_out_reg|mux3|bit3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit1|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1 .lut_mask = 16'h002F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit12|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 .lut_mask = 16'h3300;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 .lut_mask = 16'h004F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 .lut_mask = 16'h3300;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit12|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ) # ((\instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit12|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit12|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit12|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr4_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit12|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit12|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit12|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit12|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr4_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N22
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit12|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit12|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit12|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit12|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit12|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit12|o_q~2_combout ),
	.datad(\instr_out_reg|instr4_reg|bit12|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit12|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit12|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr4_reg|bit12|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N22
cycloneiv_lcell_comb \instr_out_reg|mux3|bit4|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit4|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit12|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit12|o_q~2_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit12|o_q~2_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit12|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit4|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit4|data_out~0 .lut_mask = 16'h04C4;
defparam \instr_out_reg|mux3|bit4|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit12|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit12|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit12|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit12|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit12|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr1_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N10
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit12|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit12|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [12] & \instr_out_reg|instr1_reg|bit12|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\instr_out_reg|instr1_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit12|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit12|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit12|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit12|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit12|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit12|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit12|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit12|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit12|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit12|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit12|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit12|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit12|o_q~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit12|o_q~1 .lut_mask = 16'h3033;
defparam \instr_out_reg|instr1_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N24
cycloneiv_lcell_comb \instr_out_reg|mux3|bit4|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit4|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit12|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit12|o_q~1_combout )))))

	.dataa(\instr_out_reg|instr2_reg|bit12|o_q~2_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit12|o_q~1_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit4|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit4|data_out~1 .lut_mask = 16'h1103;
defparam \instr_out_reg|mux3|bit4|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 .lut_mask = 16'h5755;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N18
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit12|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit12|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit12|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2_combout )

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit12|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit12|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit12|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit12|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \instr_out_reg|instr5_reg|bit12|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit12|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit12|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit12|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit12|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit12|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit12|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \instr_out_reg|instr5_reg|bit12|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N2
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit12|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit12|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit12|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit12|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit12|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit12|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit12|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit12|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit12|o_q~1 .lut_mask = 16'h5511;
defparam \instr_out_reg|instr5_reg|bit12|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N0
cycloneiv_lcell_comb \instr_out_reg|mux3|bit4|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit4|i_and_out [4] = (\InstrSelect[2]~input_o  & (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & !\instr_out_reg|instr5_reg|bit12|o_q~1_combout )))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit12|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit4|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit4|i_and_out[4] .lut_mask = 16'h0002;
defparam \instr_out_reg|mux3|bit4|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N30
cycloneiv_lcell_comb \instr_out_reg|mux3|bit4|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit4|data_out~2_combout  = (\instr_out_reg|mux3|bit4|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit4|data_out~0_combout ) # (\instr_out_reg|mux3|bit4|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux3|bit4|data_out~0_combout ),
	.datab(\instr_out_reg|mux3|bit4|data_out~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux3|bit4|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit4|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit4|data_out~2 .lut_mask = 16'hFF0E;
defparam \instr_out_reg|mux3|bit4|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit13|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit13|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit13|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit2|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit13|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N8
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit13|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit13|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit13|o_q~1 .lut_mask = 16'h3373;
defparam \instr_out_reg|instr2_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit13|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit13|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit13|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit13|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit13|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit13|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit13|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit13|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit13|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr2_reg|bit13|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit13|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit13|dff_d2b~1_combout  = (\instr_out_reg|instr1_reg|bit13|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit13|dff_d2b~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit13|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit13|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit13|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N6
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit13|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit13|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit13|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit13|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit13|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit13|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit13|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit13|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit13|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr1_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit13|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit13|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit13|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit13|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit13|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit13|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit13|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit13|o_q~1 .lut_mask = 16'h5505;
defparam \instr_out_reg|instr1_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N10
cycloneiv_lcell_comb \instr_out_reg|mux3|bit5|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit5|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit13|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit13|o_q~1_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit13|o_q~2_combout ),
	.datad(\instr_out_reg|instr1_reg|bit13|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit5|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit5|data_out~1 .lut_mask = 16'h0213;
defparam \instr_out_reg|mux3|bit5|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 .lut_mask = 16'h5500;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit13|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ) # ((\instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit13|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit13|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit13|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit13|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit13|o_q~1 .lut_mask = 16'h3373;
defparam \instr_out_reg|instr4_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit13|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit13|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit13|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit13|o_q~2_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit13|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit13|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit13|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit13|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit13|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr4_reg|bit13|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit13|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit13|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit13|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit13|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit13|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit13|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit13|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit13|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit13|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit13|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit13|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit13|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr3_reg|bit13|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneiv_lcell_comb \instr_out_reg|mux3|bit5|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit5|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit13|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit13|o_q~2_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit13|o_q~2_combout ),
	.datad(\instr_out_reg|instr3_reg|bit13|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit5|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit5|data_out~0 .lut_mask = 16'h084C;
defparam \instr_out_reg|mux3|bit5|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit13|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit13|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit13|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit13|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit13|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit13|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \instr_out_reg|instr5_reg|bit13|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 .lut_mask = 16'h3733;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2 .lut_mask = 16'h0E0E;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit13|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit13|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit13|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit13|dff_d2b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit13|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit13|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit13|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr5_reg|bit13|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit13|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit13|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit13|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit13|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr5_reg|bit13|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit13|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit13|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit13|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit13|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit13|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit13|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit13|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit13|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit13|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr5_reg|bit13|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N24
cycloneiv_lcell_comb \instr_out_reg|mux3|bit5|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit5|i_and_out [4] = (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & (!\instr_out_reg|instr5_reg|bit13|o_q~1_combout  & \InstrSelect[2]~input_o )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit13|o_q~1_combout ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit5|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit5|i_and_out[4] .lut_mask = 16'h0100;
defparam \instr_out_reg|mux3|bit5|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N28
cycloneiv_lcell_comb \instr_out_reg|mux3|bit5|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit5|data_out~2_combout  = (\instr_out_reg|mux3|bit5|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit5|data_out~1_combout ) # (\instr_out_reg|mux3|bit5|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux3|bit5|data_out~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|mux3|bit5|data_out~0_combout ),
	.datad(\instr_out_reg|mux3|bit5|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit5|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit5|data_out~2 .lut_mask = 16'hFF32;
defparam \instr_out_reg|mux3|bit5|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1 .lut_mask = 16'h002F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit14|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit14|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit14|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit14|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit14|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit14|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr3_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit14|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit14|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit14|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr3_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit14|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit14|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit14|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit14|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit14|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit14|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit14|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit14|o_q~2 .lut_mask = 16'h00FC;
defparam \instr_out_reg|instr3_reg|bit14|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 .lut_mask = 16'h5500;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit14|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit14|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit14|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit14|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit14|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit14|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit14|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit14|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit14|o_q~2_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit14|o_q~1_combout ),
	.datab(\instr_out_reg|instr4_reg|bit14|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr4_reg|bit14|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit14|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit14|o_q~2 .lut_mask = 16'h3322;
defparam \instr_out_reg|instr4_reg|bit14|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N18
cycloneiv_lcell_comb \instr_out_reg|mux3|bit6|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit6|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit14|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit14|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit14|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit14|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit6|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit6|data_out~0 .lut_mask = 16'h02A2;
defparam \instr_out_reg|mux3|bit6|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit14|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout ) # ((\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit3|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit14|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr2_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit14|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit14|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit14|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit14|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout  & !\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit14|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit14|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr2_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit14|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit14|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit14|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit14|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit14|o_q~2_combout ),
	.datac(\instr_out_reg|instr2_reg|bit14|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit14|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit14|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit14|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr2_reg|bit14|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N30
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit14|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit14|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [14] & \instr_out_reg|instr1_reg|bit14|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instr_out_reg|instr1_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit14|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit14|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit14|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit14|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit14|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit14|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit14|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit14|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit14|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit14|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit14|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit14|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr1_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N18
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit14|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit14|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit14|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit14|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit14|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr1_reg|bit14|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit14|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit14|o_q~1 .lut_mask = 16'h5511;
defparam \instr_out_reg|instr1_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|mux3|bit6|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit6|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit14|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit14|o_q~1_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit14|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit14|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit6|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit6|data_out~1 .lut_mask = 16'h1015;
defparam \instr_out_reg|mux3|bit6|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 .lut_mask = 16'h3733;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2 .lut_mask = 16'h0F0A;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit14|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit14|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit14|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2_combout )

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit14|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit14|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit14|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit14|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \instr_out_reg|instr5_reg|bit14|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N4
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit14|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit14|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit14|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit14|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit14|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit14|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit14|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit14|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit14|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit14|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit14|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit14|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N10
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit14|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit14|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit14|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit14|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit14|o_q~1_combout ),
	.datab(\instr_out_reg|instr5_reg|bit14|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit14|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit14|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit14|o_q~1 .lut_mask = 16'h0B0B;
defparam \instr_out_reg|instr5_reg|bit14|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|mux3|bit6|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit6|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit14|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit14|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit6|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit6|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux3|bit6|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|mux3|bit6|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit6|data_out~2_combout  = (\instr_out_reg|mux3|bit6|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit6|data_out~0_combout ) # (\instr_out_reg|mux3|bit6|data_out~1_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux3|bit6|data_out~0_combout ),
	.datac(\instr_out_reg|mux3|bit6|data_out~1_combout ),
	.datad(\instr_out_reg|mux3|bit6|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit6|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit6|data_out~2 .lut_mask = 16'hFF54;
defparam \instr_out_reg|mux3|bit6|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit15|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit15|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit15|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit15|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr1_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit15|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit15|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit15|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit15|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit15|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit15|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit15|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit15|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr1_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit15|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit15|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit15|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout  = (\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout  & (((\instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout ) # (\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_reg_Rd_reg|bit4|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit15|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit15|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit15|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit15|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit15|o_q~1 .lut_mask = 16'h5575;
defparam \instr_out_reg|instr2_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N30
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit15|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit15|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit15|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit15|o_q~1_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit15|o_q~2_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit15|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit15|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit15|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit15|o_q~2 .lut_mask = 16'h00FA;
defparam \instr_out_reg|instr2_reg|bit15|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N20
cycloneiv_lcell_comb \instr_out_reg|mux3|bit7|data_out~1 (
// Equation(s):
// \instr_out_reg|mux3|bit7|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit15|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit15|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit15|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit15|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit7|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit7|data_out~1 .lut_mask = 16'h0151;
defparam \instr_out_reg|mux3|bit7|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit15|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit15|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit15|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit15|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit15|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit15|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr3_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit15|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit15|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit15|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit15|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit15|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit15|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit15|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit15|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit15|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr3_reg|bit15|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~1_combout ),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 .lut_mask = 16'h5050;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit15|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit15|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit15|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit15|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N22
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit15|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit15|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit15|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit15|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr4_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit15|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit15|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit15|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit15|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit15|o_q~2_combout ),
	.datab(\instr_out_reg|instr4_reg|bit15|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit15|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit15|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit15|o_q~2 .lut_mask = 16'h3232;
defparam \instr_out_reg|instr4_reg|bit15|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N30
cycloneiv_lcell_comb \instr_out_reg|mux3|bit7|data_out~0 (
// Equation(s):
// \instr_out_reg|mux3|bit7|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit15|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit15|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit15|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit15|o_q~2_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit7|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit7|data_out~0 .lut_mask = 16'h0A22;
defparam \instr_out_reg|mux3|bit7|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit15|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit15|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit15|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit15|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit15|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit15|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit15|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit15|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit15|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2_combout  & \instr_out_reg|instr5_reg|bit15|dff_d2b~0_combout )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit15|o_q~2_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit15|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit15|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit15|dff_d2b~1 .lut_mask = 16'h5050;
defparam \instr_out_reg|instr5_reg|bit15|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit15|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit15|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit15|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit15|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit15|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit15|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit15|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit15|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit15|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit15|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit15|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit15|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit15|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit15|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr5_reg|bit15|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N18
cycloneiv_lcell_comb \instr_out_reg|mux3|bit7|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux3|bit7|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\instr_out_reg|instr5_reg|bit15|o_q~1_combout  & (\InstrSelect[2]~input_o  & !\InstrSelect[0]~input_o )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit15|o_q~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit7|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit7|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux3|bit7|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N2
cycloneiv_lcell_comb \instr_out_reg|mux3|bit7|data_out~2 (
// Equation(s):
// \instr_out_reg|mux3|bit7|data_out~2_combout  = (\instr_out_reg|mux3|bit7|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux3|bit7|data_out~1_combout ) # (\instr_out_reg|mux3|bit7|data_out~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux3|bit7|data_out~1_combout ),
	.datac(\instr_out_reg|mux3|bit7|data_out~0_combout ),
	.datad(\instr_out_reg|mux3|bit7|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux3|bit7|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux3|bit7|data_out~2 .lut_mask = 16'hFF54;
defparam \instr_out_reg|mux3|bit7|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0 .lut_mask = 16'hC8CC;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1 .lut_mask = 16'h003B;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit16|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit16|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit16|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit16|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit16|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr4_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit16|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit16|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit16|o_q~1 .lut_mask = 16'h0F2F;
defparam \instr_out_reg|instr4_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit16|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit16|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit16|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit16|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit16|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit16|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit16|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit16|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit16|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit16|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit16|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit16|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit16|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit16|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr3_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit16|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit16|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit16|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit16|o_q~1 .lut_mask = 16'h1F0F;
defparam \instr_out_reg|instr3_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit16|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit16|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit16|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit16|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit16|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit16|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit16|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit16|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit16|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr3_reg|bit16|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N24
cycloneiv_lcell_comb \instr_out_reg|mux2|bit0|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit0|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit16|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit16|o_q~2_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit16|o_q~2_combout ),
	.datad(\instr_out_reg|instr3_reg|bit16|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit0|data_out~0 .lut_mask = 16'h082A;
defparam \instr_out_reg|mux2|bit0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit16|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk 
// )))))

	.dataa(\instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit16|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit16|dff_d2b~1 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit16|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit16|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit16|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit16|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit16|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit16|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit16|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr2_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit16|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit16|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit16|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit16|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit16|o_q~2_combout ),
	.datac(\instr_out_reg|instr2_reg|bit16|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit16|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit16|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr2_reg|bit16|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit16|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit16|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit16|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit16|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit16|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \instr_out_reg|instr1_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N6
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit16|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit16|dff_d2b~1_combout  = (\instr_out_reg|instr1_reg|bit16|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit16|dff_d2b~0_combout ),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit16|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit16|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit16|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit16|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit16|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit16|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit16|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit16|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit16|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit16|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit16|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit16|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit16|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit16|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr1_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneiv_lcell_comb \instr_out_reg|mux2|bit0|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit0|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit16|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit16|o_q~1_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit16|o_q~2_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit0|data_out~1 .lut_mask = 16'h0207;
defparam \instr_out_reg|mux2|bit0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit16|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit16|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit16|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit16|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit16|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit16|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit16|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 .lut_mask = 16'hC080;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 .lut_mask = 16'h0F2F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit16|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit16|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit16|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2_combout )

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit16|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit16|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit16|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit16|dff_d2b~1 .lut_mask = 16'h00CC;
defparam \instr_out_reg|instr5_reg|bit16|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit16|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit16|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit16|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit16|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit16|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit16|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit16|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit16|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit16|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit16|o_q~1_combout ),
	.datab(\instr_out_reg|instr5_reg|bit16|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit16|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit16|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit16|o_q~1 .lut_mask = 16'h2323;
defparam \instr_out_reg|instr5_reg|bit16|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N2
cycloneiv_lcell_comb \instr_out_reg|mux2|bit0|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit0|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr5_reg|bit16|o_q~1_combout  & \InstrSelect[2]~input_o )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit16|o_q~1_combout ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit0|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit0|i_and_out[4] .lut_mask = 16'h0100;
defparam \instr_out_reg|mux2|bit0|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N6
cycloneiv_lcell_comb \instr_out_reg|mux2|bit0|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit0|data_out~2_combout  = (\instr_out_reg|mux2|bit0|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit0|data_out~0_combout ) # (\instr_out_reg|mux2|bit0|data_out~1_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux2|bit0|data_out~0_combout ),
	.datac(\instr_out_reg|mux2|bit0|data_out~1_combout ),
	.datad(\instr_out_reg|mux2|bit0|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit0|data_out~2 .lut_mask = 16'hFF54;
defparam \instr_out_reg|mux2|bit0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit17|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit17|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout  & (((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout  & \GClock~input_o )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1 .lut_mask = 16'h0075;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout  = (\GReset~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit17|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit17|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit17|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit17|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout  & !\instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit17|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit17|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr3_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit17|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit17|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit17|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit17|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit17|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit17|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit17|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit17|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr3_reg|bit17|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 .lut_mask = 16'h005D;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout  = (\GReset~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit17|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit17|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit17|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit17|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr4_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit17|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit17|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout  & (!\instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit17|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit17|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr4_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit17|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit17|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit17|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit17|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit17|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit17|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit17|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit17|o_q~2 .lut_mask = 16'h00FC;
defparam \instr_out_reg|instr4_reg|bit17|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
cycloneiv_lcell_comb \instr_out_reg|mux2|bit1|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit1|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit17|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit17|o_q~2_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit17|o_q~2_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit17|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit1|data_out~0 .lut_mask = 16'h10B0;
defparam \instr_out_reg|mux2|bit1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit17|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk 
// )))))

	.dataa(\instr_out_reg|instr2_reg|bit17|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit17|dff_d2b~1 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr2_reg|bit17|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit17|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit17|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit17|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit17|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout  & (!\instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit17|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit17|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr2_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit17|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit17|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit17|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit17|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit17|o_q~2_combout ),
	.datac(\instr_out_reg|instr2_reg|bit17|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit17|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit17|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr2_reg|bit17|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit17|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit17|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [17] & \instr_out_reg|instr1_reg|bit17|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit17|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit17|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit17|dff_d2b~1 .lut_mask = 16'hCC00;
defparam \instr_out_reg|instr1_reg|bit17|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit17|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit17|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit17|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit17|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit17|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit17|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout ) # ((\instr_out_reg|instr1_reg|bit17|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit17|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit17|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \instr_out_reg|instr1_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N8
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit17|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit17|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit17|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit17|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit17|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr1_reg|bit17|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit17|o_q~1 .lut_mask = 16'h00AF;
defparam \instr_out_reg|instr1_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N4
cycloneiv_lcell_comb \instr_out_reg|mux2|bit1|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit1|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit17|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit17|o_q~1_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit17|o_q~2_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit1|data_out~1 .lut_mask = 16'h0207;
defparam \instr_out_reg|mux2|bit1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 .lut_mask = 16'h0F2F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit17|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit17|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2_combout  & \instr_out_reg|instr5_reg|bit17|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit17|o_q~2_combout ),
	.datac(\instr_out_reg|instr5_reg|bit17|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit17|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit17|dff_d2b~1 .lut_mask = 16'h3030;
defparam \instr_out_reg|instr5_reg|bit17|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit17|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit17|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit17|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit17|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr5_reg|bit17|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit17|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit17|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit17|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit17|dff_d2b~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit17|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit17|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr5_reg|bit17|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit17|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit17|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit17|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit17|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit17|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit17|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit17|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit17|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit17|o_q~1 .lut_mask = 16'h00AF;
defparam \instr_out_reg|instr5_reg|bit17|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
cycloneiv_lcell_comb \instr_out_reg|mux2|bit1|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit1|i_and_out [4] = (!\InstrSelect[1]~input_o  & (\InstrSelect[2]~input_o  & (!\instr_out_reg|instr5_reg|bit17|o_q~1_combout  & !\InstrSelect[0]~input_o )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit17|o_q~1_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit1|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit1|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux2|bit1|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
cycloneiv_lcell_comb \instr_out_reg|mux2|bit1|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit1|data_out~2_combout  = (\instr_out_reg|mux2|bit1|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit1|data_out~0_combout ) # (\instr_out_reg|mux2|bit1|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux2|bit1|data_out~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|mux2|bit1|data_out~1_combout ),
	.datad(\instr_out_reg|mux2|bit1|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit1|data_out~2 .lut_mask = 16'hFF32;
defparam \instr_out_reg|mux2|bit1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 .lut_mask = 16'h5500;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N20
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit18|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit18|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit18|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit18|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit18|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit18|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit18|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit18|o_q~2_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit18|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit18|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit18|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit18|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit18|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr4_reg|bit18|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N12
cycloneiv_lcell_comb \instr_out_reg|mux2|bit2|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit2|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit18|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit18|o_q~2_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit18|o_q~2_combout ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit18|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit2|data_out~0 .lut_mask = 16'h10D0;
defparam \instr_out_reg|mux2|bit2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout  & (\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 .lut_mask = 16'h04FF;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y5_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2 .lut_mask = 16'h0F0C;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N20
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit18|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit18|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2_combout  & \instr_out_reg|instr5_reg|bit18|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit18|o_q~2_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit18|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit18|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit18|dff_d2b~1 .lut_mask = 16'h3300;
defparam \instr_out_reg|instr5_reg|bit18|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N14
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit18|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit18|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit18|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit18|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit18|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit18|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit18|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit18|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit18|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr5_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N18
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit18|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit18|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit18|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit18|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit18|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit18|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit18|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit18|o_q~1 .lut_mask = 16'h0F03;
defparam \instr_out_reg|instr5_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N2
cycloneiv_lcell_comb \instr_out_reg|mux2|bit2|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit2|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit18|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit18|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit2|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit2|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux2|bit2|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit18|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit18|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit18|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout  & (((\instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout ) # (\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit18|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit18|dff_d2b~1 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit18|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit18|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit18|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout  & (!\instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit18|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit18|o_q~1 .lut_mask = 16'h10FF;
defparam \instr_out_reg|instr2_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N8
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit18|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit18|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit18|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit18|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit18|o_q~2_combout ),
	.datac(\instr_out_reg|instr2_reg|bit18|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit18|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit18|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit18|o_q~2 .lut_mask = 16'h00FC;
defparam \instr_out_reg|instr2_reg|bit18|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit18|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit18|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit18|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit18|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr1_reg|bit18|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit18|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit18|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit18|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr1_reg|bit18|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit18|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit18|dff_d2b~0 .lut_mask = 16'hFB00;
defparam \instr_out_reg|instr1_reg|bit18|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit18|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit18|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit18|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit18|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit18|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr1_reg|bit18|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit18|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit18|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit18|o_q~1 .lut_mask = 16'h5511;
defparam \instr_out_reg|instr1_reg|bit18|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N28
cycloneiv_lcell_comb \instr_out_reg|mux2|bit2|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit2|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit18|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit18|o_q~1_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit18|o_q~2_combout ),
	.datad(\instr_out_reg|instr1_reg|bit18|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit2|data_out~1 .lut_mask = 16'h0213;
defparam \instr_out_reg|mux2|bit2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y5_N6
cycloneiv_lcell_comb \instr_out_reg|mux2|bit2|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit2|data_out~2_combout  = (\instr_out_reg|mux2|bit2|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit2|data_out~0_combout ) # (\instr_out_reg|mux2|bit2|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux2|bit2|data_out~0_combout ),
	.datab(\instr_out_reg|mux2|bit2|i_and_out [4]),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux2|bit2|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit2|data_out~2 .lut_mask = 16'hCFCE;
defparam \instr_out_reg|mux2|bit2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1 .lut_mask = 16'h005D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit19|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 .lut_mask = 16'h3300;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 .lut_mask = 16'hA800;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 .lut_mask = 16'h1F0F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2 .lut_mask = 16'h0F0C;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit19|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit19|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2_combout  & \instr_out_reg|instr5_reg|bit19|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|o_q~2_combout ),
	.datac(\instr_out_reg|instr5_reg|bit19|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit19|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit19|dff_d2b~1 .lut_mask = 16'h3030;
defparam \instr_out_reg|instr5_reg|bit19|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit19|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit19|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit19|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit19|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit19|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N18
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit19|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit19|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit19|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit19|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit19|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit19|o_q~1_combout ),
	.datac(\instr_out_reg|instr5_reg|bit19|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit19|o_q~1 .lut_mask = 16'h4545;
defparam \instr_out_reg|instr5_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N6
cycloneiv_lcell_comb \instr_out_reg|mux2|bit3|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit3|i_and_out [4] = (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & (!\InstrSelect[1]~input_o  & !\instr_out_reg|instr5_reg|bit19|o_q~1_combout )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit19|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit3|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit3|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux2|bit3|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit19|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit19|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit19|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit19|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr3_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit19|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit19|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit19|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit19|o_q~1 .lut_mask = 16'h1F0F;
defparam \instr_out_reg|instr3_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N16
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit19|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit19|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit19|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit19|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit19|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit19|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit19|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit19|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit19|o_q~2 .lut_mask = 16'h5454;
defparam \instr_out_reg|instr3_reg|bit19|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit19|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit19|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit19|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit19|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit19|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit19|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit19|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit19|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit19|o_q~1 .lut_mask = 16'h0F2F;
defparam \instr_out_reg|instr4_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit19|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit19|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit19|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit19|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit19|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit19|o_q~2_combout ),
	.datad(\instr_out_reg|instr4_reg|bit19|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit19|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit19|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit19|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
cycloneiv_lcell_comb \instr_out_reg|mux2|bit3|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit3|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit19|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit19|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit19|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit19|o_q~2_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit3|data_out~0 .lut_mask = 16'h0A22;
defparam \instr_out_reg|mux2|bit3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit19|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit19|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit19|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit19|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr1_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit19|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit19|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit19|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit19|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit19|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr1_reg|bit19|dff_d1b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit19|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit19|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit19|o_q~1 .lut_mask = 16'h3311;
defparam \instr_out_reg|instr1_reg|bit19|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit19|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk 
// )))))

	.dataa(\instr_out_reg|instr2_reg|bit19|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit19|dff_d2b~1 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr2_reg|bit19|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit19|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit19|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit19|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit19|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit19|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit19|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit19|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit19|o_q~2_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit19|o_q~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit19|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit19|o_q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit19|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit19|o_q~2 .lut_mask = 16'h3232;
defparam \instr_out_reg|instr2_reg|bit19|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|mux2|bit3|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit3|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit19|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit19|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit19|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit19|o_q~2_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit3|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit3|data_out~1 .lut_mask = 16'h0511;
defparam \instr_out_reg|mux2|bit3|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
cycloneiv_lcell_comb \instr_out_reg|mux2|bit3|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit3|data_out~2_combout  = (\instr_out_reg|mux2|bit3|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit3|data_out~0_combout ) # (\instr_out_reg|mux2|bit3|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux2|bit3|i_and_out [4]),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|mux2|bit3|data_out~0_combout ),
	.datad(\instr_out_reg|mux2|bit3|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit3|data_out~2 .lut_mask = 16'hBBBA;
defparam \instr_out_reg|mux2|bit3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout  & (\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 .lut_mask = 16'h3373;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2 .lut_mask = 16'h00EE;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N10
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit20|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit20|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit20|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit20|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit20|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N6
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit20|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit20|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2_combout  & \instr_out_reg|instr5_reg|bit20|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit20|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit20|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit20|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit20|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit20|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit20|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit20|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit20|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit20|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit20|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit20|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit20|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit20|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit20|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit20|o_q~1 .lut_mask = 16'h0F05;
defparam \instr_out_reg|instr5_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneiv_lcell_comb \instr_out_reg|mux2|bit4|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit4|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit20|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit20|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit4|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit4|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux2|bit4|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1 .lut_mask = 16'h002F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit20|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit20|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit20|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit20|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit20|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr3_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit20|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit20|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit20|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit20|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr3_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit20|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit20|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit20|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit20|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit20|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit20|o_q~2_combout ),
	.datad(\instr_out_reg|instr3_reg|bit20|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit20|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit20|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr3_reg|bit20|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit20|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit20|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 .lut_mask = 16'hC800;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 .lut_mask = 16'h003B;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit20|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit20|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit20|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit20|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit20|dff_d2b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit20|o_q~1 .lut_mask = 16'h0F2F;
defparam \instr_out_reg|instr4_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit20|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit20|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit20|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit20|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit20|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit20|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit20|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit20|o_q~2 .lut_mask = 16'h00FC;
defparam \instr_out_reg|instr4_reg|bit20|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneiv_lcell_comb \instr_out_reg|mux2|bit4|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit4|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit20|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit20|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit20|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit20|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit4|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit4|data_out~0 .lut_mask = 16'h02A2;
defparam \instr_out_reg|mux2|bit4|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit20|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit20|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit20|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit20|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit20|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit20|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \instr_out_reg|instr1_reg|bit20|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit20|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit20|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [20] & \instr_out_reg|instr1_reg|bit20|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instr_out_reg|instr1_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit20|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit20|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit20|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit20|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit20|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit20|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit20|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit20|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit20|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit20|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit20|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit20|o_q~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit20|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit20|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit20|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr1_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit20|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit20|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit20|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit20|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk 
// )))))

	.dataa(\instr_out_reg|instr2_reg|bit20|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit20|dff_d2b~1 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr2_reg|bit20|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit20|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit20|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout  & (!\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit20|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit20|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit20|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr2_reg|bit20|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit20|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit20|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit20|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit20|o_q~2_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit20|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit20|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit20|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit20|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit20|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr2_reg|bit20|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N12
cycloneiv_lcell_comb \instr_out_reg|mux2|bit4|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit4|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit20|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit20|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit20|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit20|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit4|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit4|data_out~1 .lut_mask = 16'h0151;
defparam \instr_out_reg|mux2|bit4|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneiv_lcell_comb \instr_out_reg|mux2|bit4|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit4|data_out~2_combout  = (\instr_out_reg|mux2|bit4|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit4|data_out~0_combout ) # (\instr_out_reg|mux2|bit4|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux2|bit4|i_and_out [4]),
	.datab(\instr_out_reg|mux2|bit4|data_out~0_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux2|bit4|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit4|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit4|data_out~2 .lut_mask = 16'hAFAE;
defparam \instr_out_reg|mux2|bit4|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1 .lut_mask = 16'h005D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit21|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N8
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit21|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit21|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit21|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit21|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr3_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit21|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit21|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit21|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit21|o_q~1 .lut_mask = 16'h5575;
defparam \instr_out_reg|instr3_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit21|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit21|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit21|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit21|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit21|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit21|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr3_reg|bit21|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit21|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit21|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr3_reg|bit21|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit21|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout ) # (\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit21|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit21|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit21|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout  & (!\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit21|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit21|o_q~1 .lut_mask = 16'h10FF;
defparam \instr_out_reg|instr4_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit21|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit21|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit21|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit21|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit21|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit21|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit21|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit21|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit21|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit21|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N30
cycloneiv_lcell_comb \instr_out_reg|mux2|bit5|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit5|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit21|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit21|o_q~2_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit21|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit21|o_q~2_combout ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit5|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit5|data_out~0 .lut_mask = 16'h1B00;
defparam \instr_out_reg|mux2|bit5|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N6
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit21|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit21|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit21|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit21|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N18
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit21|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit21|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit21|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit21|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit21|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit21|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit21|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit21|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit21|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit21|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit21|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit21|o_q~1 .lut_mask = 16'h4455;
defparam \instr_out_reg|instr5_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N28
cycloneiv_lcell_comb \instr_out_reg|mux2|bit5|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit5|i_and_out [4] = (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr5_reg|bit21|o_q~1_combout  & (\InstrSelect[2]~input_o  & !\InstrSelect[1]~input_o )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit21|o_q~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit5|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit5|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux2|bit5|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N6
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit21|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit21|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit21|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit21|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit21|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit21|dff_d2b~0 .lut_mask = 16'hFD00;
defparam \instr_out_reg|instr1_reg|bit21|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit21|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit21|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [21] & \instr_out_reg|instr1_reg|bit21|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [21]),
	.datad(\instr_out_reg|instr1_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit21|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit21|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit21|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit21|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit21|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit21|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit21|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N20
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit21|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit21|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit21|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit21|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit21|o_q~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit21|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit21|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit21|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr1_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit21|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit21|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit21|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit21|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk 
// )))))

	.dataa(\instr_out_reg|instr2_reg|bit21|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit21|dff_d2b~1 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr2_reg|bit21|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit21|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit21|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout  & (!\instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit21|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit21|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit21|o_q~1 .lut_mask = 16'h10FF;
defparam \instr_out_reg|instr2_reg|bit21|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit21|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit21|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit21|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit21|o_q~2_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit21|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit21|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit21|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit21|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit21|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr2_reg|bit21|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y13_N8
cycloneiv_lcell_comb \instr_out_reg|mux2|bit5|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit5|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit21|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit21|o_q~1_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit21|o_q~1_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit21|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit5|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit5|data_out~1 .lut_mask = 16'h010B;
defparam \instr_out_reg|mux2|bit5|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N0
cycloneiv_lcell_comb \instr_out_reg|mux2|bit5|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit5|data_out~2_combout  = (\instr_out_reg|mux2|bit5|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit5|data_out~0_combout ) # (\instr_out_reg|mux2|bit5|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux2|bit5|data_out~0_combout ),
	.datab(\instr_out_reg|mux2|bit5|i_and_out [4]),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux2|bit5|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit5|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit5|data_out~2 .lut_mask = 16'hCFCE;
defparam \instr_out_reg|mux2|bit5|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1 .lut_mask = 16'h005D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit22|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 .lut_mask = 16'h005D;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit22|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit22|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit22|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit22|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit22|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit22|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit22|o_q~1 .lut_mask = 16'h5575;
defparam \instr_out_reg|instr4_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit22|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit22|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit22|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit22|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit22|o_q~2_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit22|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit22|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit22|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr4_reg|bit22|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit22|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit22|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit22|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit22|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit22|o_q~1 .lut_mask = 16'h0F4F;
defparam \instr_out_reg|instr3_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit22|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit22|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit22|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit22|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit22|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit22|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr3_reg|bit22|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit22|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit22|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr3_reg|bit22|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneiv_lcell_comb \instr_out_reg|mux2|bit6|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit6|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit22|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit22|o_q~2_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit22|o_q~2_combout ),
	.datad(\instr_out_reg|instr3_reg|bit22|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit6|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit6|data_out~0 .lut_mask = 16'h084C;
defparam \instr_out_reg|mux2|bit6|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout  & (\GClock~input_o  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 .lut_mask = 16'h3373;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|dff_d1b~0_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2_combout ),
	.datac(gnd),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2 .lut_mask = 16'h5544;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit22|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit22|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2_combout  & \instr_out_reg|instr5_reg|bit22|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit22|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit22|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit22|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit22|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit22|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit22|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit22|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit22|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit22|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit22|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit22|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit22|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit22|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit22|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit22|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit22|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit22|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit22|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit22|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit22|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit22|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit22|o_q~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit22|o_q~1 .lut_mask = 16'h00F3;
defparam \instr_out_reg|instr5_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneiv_lcell_comb \instr_out_reg|mux2|bit6|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit6|i_and_out [4] = (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit22|o_q~1_combout )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit22|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit6|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit6|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux2|bit6|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit22|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk 
// )))))

	.dataa(\instr_out_reg|instr2_reg|bit22|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit22|dff_d2b~1 .lut_mask = 16'hAA8A;
defparam \instr_out_reg|instr2_reg|bit22|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit22|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit22|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit22|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit22|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit22|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout  & (!\instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit22|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit22|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit22|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr2_reg|bit22|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit22|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit22|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit22|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit22|o_q~1_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit22|o_q~2_combout ),
	.datab(\instr_out_reg|instr2_reg|bit22|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit22|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit22|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit22|o_q~2 .lut_mask = 16'h0E0E;
defparam \instr_out_reg|instr2_reg|bit22|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneiv_lcell_comb \instr_out_reg|mux2|bit6|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit6|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit22|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit22|o_q~1_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit22|o_q~1_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit22|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit6|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit6|data_out~1 .lut_mask = 16'h0131;
defparam \instr_out_reg|mux2|bit6|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneiv_lcell_comb \instr_out_reg|mux2|bit6|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit6|data_out~2_combout  = (\instr_out_reg|mux2|bit6|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit6|data_out~0_combout ) # (\instr_out_reg|mux2|bit6|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux2|bit6|data_out~0_combout ),
	.datab(\instr_out_reg|mux2|bit6|i_and_out [4]),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux2|bit6|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit6|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit6|data_out~2 .lut_mask = 16'hCFCE;
defparam \instr_out_reg|mux2|bit6|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1_combout  & \GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit23|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 .lut_mask = 16'h5500;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 .lut_mask = 16'h002F;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout  = (\GReset~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit23|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ) # ((\instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit23|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit23|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit23|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit23|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit23|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit23|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit23|o_q~1 .lut_mask = 16'h3373;
defparam \instr_out_reg|instr4_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit23|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit23|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit23|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit23|o_q~2_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit23|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit23|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit23|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit23|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit23|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr4_reg|bit23|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit23|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit23|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr3_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit23|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit23|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit23|dff_d2b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit23|o_q~1 .lut_mask = 16'h3373;
defparam \instr_out_reg|instr3_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit23|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit23|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit23|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit23|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit23|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit23|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit23|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit23|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit23|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr3_reg|bit23|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneiv_lcell_comb \instr_out_reg|mux2|bit7|data_out~0 (
// Equation(s):
// \instr_out_reg|mux2|bit7|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit23|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit23|o_q~2_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit23|o_q~2_combout ),
	.datad(\instr_out_reg|instr3_reg|bit23|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit7|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit7|data_out~0 .lut_mask = 16'h084C;
defparam \instr_out_reg|mux2|bit7|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 .lut_mask = 16'hA080;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 .lut_mask = 16'h0F2F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2 .lut_mask = 16'h0F0C;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit23|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit23|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit23|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit23|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit23|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit23|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit23|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit23|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit23|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2_combout  & \instr_out_reg|instr5_reg|bit23|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit23|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit23|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit23|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit23|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit23|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit23|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit23|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit23|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit23|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit23|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit23|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit23|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit23|o_q~1_combout ),
	.datac(\instr_out_reg|instr5_reg|bit23|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit23|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit23|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr5_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneiv_lcell_comb \instr_out_reg|mux2|bit7|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux2|bit7|i_and_out [4] = (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & (!\instr_out_reg|instr5_reg|bit23|o_q~1_combout  & !\InstrSelect[1]~input_o )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit23|o_q~1_combout ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit7|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit7|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux2|bit7|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit23|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout  & ((\instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk 
// )))))

	.dataa(\instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit23|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit23|dff_d2b~1 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit23|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit23|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit23|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit23|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit23|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit23|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit23|o_q~1 .lut_mask = 16'h3373;
defparam \instr_out_reg|instr2_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit23|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit23|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit23|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit23|o_q~1_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit23|o_q~2_combout ),
	.datab(\instr_out_reg|instr2_reg|bit23|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr2_reg|bit23|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit23|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit23|o_q~2 .lut_mask = 16'h00EE;
defparam \instr_out_reg|instr2_reg|bit23|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit23|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit23|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit23|dff_d2b~1_combout ),
	.datab(\instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit23|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr1_reg|bit23|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit23|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit23|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit23|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit23|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit23|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr1_reg|bit23|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit23|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit23|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit23|o_q~1 .lut_mask = 16'h3131;
defparam \instr_out_reg|instr1_reg|bit23|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|mux2|bit7|data_out~1 (
// Equation(s):
// \instr_out_reg|mux2|bit7|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit23|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit23|o_q~1_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit23|o_q~2_combout ),
	.datad(\instr_out_reg|instr1_reg|bit23|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit7|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit7|data_out~1 .lut_mask = 16'h0213;
defparam \instr_out_reg|mux2|bit7|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneiv_lcell_comb \instr_out_reg|mux2|bit7|data_out~2 (
// Equation(s):
// \instr_out_reg|mux2|bit7|data_out~2_combout  = (\instr_out_reg|mux2|bit7|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux2|bit7|data_out~0_combout ) # (\instr_out_reg|mux2|bit7|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux2|bit7|data_out~0_combout ),
	.datab(\instr_out_reg|mux2|bit7|i_and_out [4]),
	.datac(\instr_out_reg|mux2|bit7|data_out~1_combout ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux2|bit7|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux2|bit7|data_out~2 .lut_mask = 16'hCCFE;
defparam \instr_out_reg|mux2|bit7|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit24|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout  & (((\instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout ) # (\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit24|dff_d2b~1 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit24|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit24|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit24|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N18
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit24|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit24|o_q~1_combout  = ((!\instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout  & (\GClock~input_o  & !\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr2_reg|bit24|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit24|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr2_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit24|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit24|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit24|o_q~2_combout ) # (\instr_out_reg|instr2_reg|bit24|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit24|o_q~2_combout ),
	.datac(\instr_out_reg|instr2_reg|bit24|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit24|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit24|o_q~2 .lut_mask = 16'h00FC;
defparam \instr_out_reg|instr2_reg|bit24|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
cycloneiv_lcell_comb \instr_out_reg|mux1|bit0|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit0|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit24|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit24|o_q~1_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit24|o_q~1_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit24|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit0|data_out~1 .lut_mask = 16'h0131;
defparam \instr_out_reg|mux1|bit0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit24|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N6
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1 .lut_mask = 16'h003B;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit24|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit24|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit24|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit24|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit24|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit24|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr3_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit24|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit24|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout  & (!\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit24|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit24|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N16
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit24|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit24|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit24|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit24|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit24|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit24|o_q~2_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr3_reg|bit24|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit24|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit24|o_q~2 .lut_mask = 16'h5544;
defparam \instr_out_reg|instr3_reg|bit24|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N24
cycloneiv_lcell_comb \instr_out_reg|mux1|bit0|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit0|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit24|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit24|o_q~2_combout )))))

	.dataa(\instr_out_reg|instr4_reg|bit24|o_q~2_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit24|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit0|data_out~0 .lut_mask = 16'h404C;
defparam \instr_out_reg|mux1|bit0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit24|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit24|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit24|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit24|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit24|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit24|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit24|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit24|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit24|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit24|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit24|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \instr_out_reg|instr5_reg|bit24|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit24|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit24|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit24|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit24|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit24|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit24|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit24|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit24|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit24|o_q~1 .lut_mask = 16'h00AF;
defparam \instr_out_reg|instr5_reg|bit24|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N2
cycloneiv_lcell_comb \instr_out_reg|mux1|bit0|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit0|i_and_out [4] = (\InstrSelect[2]~input_o  & (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & !\instr_out_reg|instr5_reg|bit24|o_q~1_combout )))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit24|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit0|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit0|i_and_out[4] .lut_mask = 16'h0002;
defparam \instr_out_reg|mux1|bit0|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N20
cycloneiv_lcell_comb \instr_out_reg|mux1|bit0|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit0|data_out~2_combout  = (\instr_out_reg|mux1|bit0|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit0|data_out~1_combout ) # (\instr_out_reg|mux1|bit0|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux1|bit0|data_out~1_combout ),
	.datab(\instr_out_reg|mux1|bit0|data_out~0_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux1|bit0|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit0|data_out~2 .lut_mask = 16'hFF0E;
defparam \instr_out_reg|mux1|bit0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneiv_lcell_comb \instr_out_reg|mux1|bit1|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit1|i_and_out [4] = (!\instr_out_reg|instr5_reg|bit25|o_q~1_combout  & (\InstrSelect[2]~input_o  & (!\InstrSelect[1]~input_o  & !\InstrSelect[0]~input_o )))

	.dataa(\instr_out_reg|instr5_reg|bit25|o_q~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit1|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit1|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux1|bit1|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit25|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit25|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit25|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit25|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr1_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N20
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit25|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit25|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit25|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit25|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit25|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr1_reg|bit25|o_q~1_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit25|o_q~1 .lut_mask = 16'h00DD;
defparam \instr_out_reg|instr1_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit25|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout  & (((\instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ) # (\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit25|dff_d2b~1 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit25|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit25|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit25|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N30
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit25|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit25|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout  & !\instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit25|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit25|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr2_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit25|o_q~2 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit25|o_q~2_combout  = (!\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit25|o_q~1_combout ) # (\instr_out_reg|instr2_reg|bit25|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit25|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit25|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit25|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit25|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit25|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr2_reg|bit25|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N8
cycloneiv_lcell_comb \instr_out_reg|mux1|bit1|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit1|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit25|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit25|o_q~1_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit25|o_q~1_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit25|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit1|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit1|data_out~1 .lut_mask = 16'h010B;
defparam \instr_out_reg|mux1|bit1|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout  = (\instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout ) # 
// ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit25|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0 .lut_mask = 16'hE0F0;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout )))

	.dataa(\GClock~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1 .lut_mask = 16'h002F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit25|o_q~1_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 .lut_mask = 16'h3300;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit25|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ) # ((\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit25|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit25|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit25|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr3_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit25|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit25|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout  & !\instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit25|o_q~1 .lut_mask = 16'h0F2F;
defparam \instr_out_reg|instr3_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit25|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit25|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit25|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit25|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit25|o_q~2_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit25|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit25|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit25|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit25|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr3_reg|bit25|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit25|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit25|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit25|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit25|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit25|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr4_reg|bit25|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit25|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit25|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit25|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit25|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit25|o_q~1 .lut_mask = 16'h0F2F;
defparam \instr_out_reg|instr4_reg|bit25|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit25|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit25|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit25|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit25|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit25|o_q~2_combout ),
	.datab(\instr_out_reg|instr4_reg|bit25|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit25|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit25|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit25|o_q~2 .lut_mask = 16'h3232;
defparam \instr_out_reg|instr4_reg|bit25|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneiv_lcell_comb \instr_out_reg|mux1|bit1|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit1|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit25|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit25|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit25|o_q~2_combout ),
	.datad(\instr_out_reg|instr4_reg|bit25|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit1|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit1|data_out~0 .lut_mask = 16'h028A;
defparam \instr_out_reg|mux1|bit1|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneiv_lcell_comb \instr_out_reg|mux1|bit1|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit1|data_out~2_combout  = (\instr_out_reg|mux1|bit1|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit1|data_out~1_combout ) # (\instr_out_reg|mux1|bit1|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux1|bit1|i_and_out [4]),
	.datab(\instr_out_reg|mux1|bit1|data_out~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux1|bit1|data_out~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit1|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit1|data_out~2 .lut_mask = 16'hAFAE;
defparam \instr_out_reg|mux1|bit1|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit26|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit26|dff_d2b~1_combout  = (\instr_out_reg|instr2_reg|bit26|dff_d2b~0_combout  & !\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout )

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit26|dff_d2b~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit26|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit26|dff_d2b~1 .lut_mask = 16'h0C0C;
defparam \instr_out_reg|instr2_reg|bit26|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit26|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit26|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit26|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit26|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr2_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit26|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit26|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit26|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit26|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit26|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr2_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit26|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit26|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit26|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit26|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit26|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit26|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit26|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit26|o_q~1 .lut_mask = 16'h00CF;
defparam \instr_out_reg|instr2_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit26|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit26|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit26|dff_d2b~1_combout ) # ((\instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit26|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit26|dff_d2b~0 .lut_mask = 16'hA8AA;
defparam \instr_out_reg|instr1_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit26|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit26|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [26] & \instr_out_reg|instr1_reg|bit26|dff_d2b~0_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_out_reg|instr1_reg|bit26|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit26|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit26|dff_d2b~1 .lut_mask = 16'hAA00;
defparam \instr_out_reg|instr1_reg|bit26|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit26|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit26|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit26|dff_d2b~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit26|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr1_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit26|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit26|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit26|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit26|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit26|o_q~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit26|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit26|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit26|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr1_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneiv_lcell_comb \instr_out_reg|mux1|bit2|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit2|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit26|o_q~1_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit26|o_q~1_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit26|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit26|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit2|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit2|data_out~1 .lut_mask = 16'h1015;
defparam \instr_out_reg|mux1|bit2|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit26|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout ) # (\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit26|dff_d1b~0 .lut_mask = 16'hE000;
defparam \instr_out_reg|instr4_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 .lut_mask = 16'h5500;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit26|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit26|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit26|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit26|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit26|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit26|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr4_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit26|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit26|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit26|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit26|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit26|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit26|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit26|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit26|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit26|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr4_reg|bit26|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout  & (\GReset~input_o  & ((!\GClock~input_o ) # (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0 .lut_mask = 16'h1030;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3 .lut_mask = 16'h050D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit26|o_q~3_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit26|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit26|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr3_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit26|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit26|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr3_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit26|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit26|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit26|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit26|o_q~1 .lut_mask = 16'h5755;
defparam \instr_out_reg|instr3_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit26|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit26|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit26|o_q~2_combout ) # (\instr_out_reg|instr3_reg|bit26|o_q~1_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit26|o_q~2_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit26|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit26|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit26|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit26|o_q~2 .lut_mask = 16'h00FA;
defparam \instr_out_reg|instr3_reg|bit26|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneiv_lcell_comb \instr_out_reg|mux1|bit2|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit2|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit26|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit26|o_q~2_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit26|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit26|o_q~2_combout ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit2|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit2|data_out~0 .lut_mask = 16'h2700;
defparam \instr_out_reg|mux1|bit2|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 .lut_mask = 16'h3733;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|dff_d1b~0_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2 .lut_mask = 16'h3330;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit26|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit26|dff_d2b~1_combout  = (\instr_out_reg|instr5_reg|bit26|dff_d2b~0_combout  & !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit26|dff_d2b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit26|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit26|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit26|dff_d2b~1 .lut_mask = 16'h00F0;
defparam \instr_out_reg|instr5_reg|bit26|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit26|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit26|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout ) # ((\instr_out_reg|instr5_reg|bit26|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit26|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit26|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit26|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \instr_out_reg|instr5_reg|bit26|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit26|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit26|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit26|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit26|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit26|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit26|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit26|o_q~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit26|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit26|o_q~1 .lut_mask = 16'h5151;
defparam \instr_out_reg|instr5_reg|bit26|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneiv_lcell_comb \instr_out_reg|mux1|bit2|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit2|i_and_out [4] = (!\InstrSelect[1]~input_o  & (\InstrSelect[2]~input_o  & (!\InstrSelect[0]~input_o  & !\instr_out_reg|instr5_reg|bit26|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit26|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit2|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit2|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux1|bit2|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneiv_lcell_comb \instr_out_reg|mux1|bit2|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit2|data_out~2_combout  = (\instr_out_reg|mux1|bit2|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit2|data_out~1_combout ) # (\instr_out_reg|mux1|bit2|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux1|bit2|data_out~1_combout ),
	.datab(\instr_out_reg|mux1|bit2|data_out~0_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux1|bit2|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit2|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit2|data_out~2 .lut_mask = 16'hFF0E;
defparam \instr_out_reg|mux1|bit2|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3_combout  & \GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit27|o_q~3_combout ),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 .lut_mask = 16'h5050;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit27|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit27|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr3_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit27|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit27|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr3_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit27|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit27|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit27|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit27|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit27|o_q~1_combout ),
	.datab(\instr_out_reg|instr3_reg|bit27|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit27|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit27|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit27|o_q~2 .lut_mask = 16'h0E0E;
defparam \instr_out_reg|instr3_reg|bit27|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout  & (((\GClock~input_o  & 
// !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~1_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 .lut_mask = 16'h005D;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout  = (\GReset~input_o  & !\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 .lut_mask = 16'h00F0;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit27|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit27|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit27|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit27|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit27|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit27|o_q~1_combout  = ((!\instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout  & (\GClock~input_o  & !\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr4_reg|bit27|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit27|o_q~1 .lut_mask = 16'h04FF;
defparam \instr_out_reg|instr4_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit27|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit27|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit27|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit27|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit27|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit27|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit27|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit27|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit27|o_q~2 .lut_mask = 16'h0F0C;
defparam \instr_out_reg|instr4_reg|bit27|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneiv_lcell_comb \instr_out_reg|mux1|bit3|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit3|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit27|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit27|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit27|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit27|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit3|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit3|data_out~0 .lut_mask = 16'h02A2;
defparam \instr_out_reg|mux1|bit3|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N4
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit27|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit27|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit27|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit27|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit27|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr1_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N26
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit27|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit27|dff_d2b~1_combout  = (\instr_out_reg|instr1_reg|bit27|dff_d2b~0_combout  & \ROM|altsyncram_component|auto_generated|q_a [27])

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit27|dff_d2b~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit27|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit27|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \instr_out_reg|instr1_reg|bit27|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit27|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit27|dff_d2b~1_combout ) # (\instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit27|dff_d2b~1_combout ),
	.datad(\instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit27|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N30
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit27|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit27|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit27|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit27|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr1_reg|bit27|o_q~1_combout ),
	.datab(\instr_out_reg|instr1_reg|bit27|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr1_reg|bit27|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit27|o_q~1 .lut_mask = 16'h2323;
defparam \instr_out_reg|instr1_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit27|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit27|dff_d2b~1_combout ) # (\instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit27|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit27|dff_d1b~0 .lut_mask = 16'hC800;
defparam \instr_out_reg|instr2_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit27|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit27|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit27|dff_d2b~1_combout ) # ((\instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr2_reg|bit27|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit27|dff_d2b~0 .lut_mask = 16'hFB00;
defparam \instr_out_reg|instr2_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit27|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit27|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit27|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit27|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit27|o_q~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit27|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit27|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit27|o_q~1 .lut_mask = 16'h0B0B;
defparam \instr_out_reg|instr2_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneiv_lcell_comb \instr_out_reg|mux1|bit3|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit3|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit27|o_q~1_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit27|o_q~1_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit27|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit27|o_q~1_combout ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit3|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit3|data_out~1 .lut_mask = 16'h0511;
defparam \instr_out_reg|mux1|bit3|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit27|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit27|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit27|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit27|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit27|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit27|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit27|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit27|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit27|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit27|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit27|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit27|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit27|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit27|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit27|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit27|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit27|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit27|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit27|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit27|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit27|o_q~1 .lut_mask = 16'h5505;
defparam \instr_out_reg|instr5_reg|bit27|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneiv_lcell_comb \instr_out_reg|mux1|bit3|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit3|i_and_out [4] = (!\InstrSelect[1]~input_o  & (\InstrSelect[2]~input_o  & (!\InstrSelect[0]~input_o  & !\instr_out_reg|instr5_reg|bit27|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit27|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit3|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit3|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux1|bit3|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneiv_lcell_comb \instr_out_reg|mux1|bit3|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit3|data_out~2_combout  = (\instr_out_reg|mux1|bit3|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit3|data_out~0_combout ) # (\instr_out_reg|mux1|bit3|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux1|bit3|data_out~0_combout ),
	.datab(\instr_out_reg|mux1|bit3|data_out~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux1|bit3|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit3|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit3|data_out~2 .lut_mask = 16'hFF0E;
defparam \instr_out_reg|mux1|bit3|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0 .lut_mask = 16'h000F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout  & (\GReset~input_o  & ((!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0_combout ) # (!\GClock~input_o ))))

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0 .lut_mask = 16'h1500;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3 .lut_mask = 16'h1151;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit28|o_q~3_combout ),
	.datac(gnd),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 .lut_mask = 16'h3300;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 .lut_mask = 16'hC080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit28|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit28|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit28|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit28|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr4_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit28|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit28|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit28|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr4_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit28|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit28|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit28|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit28|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit28|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit28|o_q~1_combout ),
	.datad(\instr_out_reg|instr4_reg|bit28|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit28|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit28|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit28|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit28|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit28|dff_d2b~0 .lut_mask = 16'hFD00;
defparam \instr_out_reg|instr3_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit28|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout ))))

	.dataa(\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit28|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr3_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit28|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit28|o_q~1_combout  = ((!\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout  & (!\instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout  & \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit28|dff_d2b~0_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit28|o_q~1 .lut_mask = 16'h3733;
defparam \instr_out_reg|instr3_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit28|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit28|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit28|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit28|o_q~2_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr3_reg|bit28|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit28|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit28|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit28|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit28|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr3_reg|bit28|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneiv_lcell_comb \instr_out_reg|mux1|bit4|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit4|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit28|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit28|o_q~2_combout )))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit28|o_q~2_combout ),
	.datac(\instr_out_reg|instr3_reg|bit28|o_q~2_combout ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit4|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit4|data_out~0 .lut_mask = 16'h2700;
defparam \instr_out_reg|mux1|bit4|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit28|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit28|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit28|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit28|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr2_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit28|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit28|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout  & \instr_out_reg|instr2_reg|bit28|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit28|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit28|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit28|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr2_reg|bit28|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit28|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit28|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit28|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr2_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit28|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit28|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit28|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit28|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit28|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr2_reg|bit28|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit28|o_q~1 .lut_mask = 16'h0A0F;
defparam \instr_out_reg|instr2_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneiv_lcell_comb \instr_out_reg|mux1|bit4|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit4|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit28|o_q~1_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit28|o_q~1_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit28|o_q~1_combout ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit28|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit4|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit4|data_out~1 .lut_mask = 16'h010D;
defparam \instr_out_reg|mux1|bit4|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 .lut_mask = 16'hC080;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout  = ((\GClock~input_o  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout  & 
// !\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 .lut_mask = 16'h0F2F;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2_combout ),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2 .lut_mask = 16'h0F0A;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit28|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit28|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit28|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit28|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit28|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit28|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr5_reg|bit28|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit28|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit28|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2_combout  & \instr_out_reg|instr5_reg|bit28|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit28|o_q~2_combout ),
	.datad(\instr_out_reg|instr5_reg|bit28|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit28|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit28|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr5_reg|bit28|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit28|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit28|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit28|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit28|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr5_reg|bit28|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit28|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit28|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit28|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit28|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit28|dff_d2b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit28|o_q~1_combout ),
	.datad(\instr_out_reg|instr5_reg|bit28|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit28|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit28|o_q~1 .lut_mask = 16'h00F5;
defparam \instr_out_reg|instr5_reg|bit28|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneiv_lcell_comb \instr_out_reg|mux1|bit4|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit4|i_and_out [4] = (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit28|o_q~1_combout )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit28|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit4|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit4|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux1|bit4|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneiv_lcell_comb \instr_out_reg|mux1|bit4|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit4|data_out~2_combout  = (\instr_out_reg|mux1|bit4|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit4|data_out~0_combout ) # (\instr_out_reg|mux1|bit4|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux1|bit4|data_out~0_combout ),
	.datab(\instr_out_reg|mux1|bit4|data_out~1_combout ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|mux1|bit4|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit4|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit4|data_out~2 .lut_mask = 16'hFF0E;
defparam \instr_out_reg|mux1|bit4|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 .lut_mask = 16'hE000;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout  & \GReset~input_o )

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout ),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 .lut_mask = 16'h5050;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ) # 
// ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout  = ((!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout  & (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout  & 
// \GClock~input_o ))) # (!\GReset~input_o )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 .lut_mask = 16'h3733;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout  & ((\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2_combout ) # 
// (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2_combout ),
	.datac(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d1b~0_combout ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~1_combout ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2 .lut_mask = 16'h0F0C;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit29|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit29|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2_combout  & \instr_out_reg|instr5_reg|bit29|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|o_q~2_combout ),
	.datac(\instr_out_reg|instr5_reg|bit29|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit29|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit29|dff_d2b~1 .lut_mask = 16'h3030;
defparam \instr_out_reg|instr5_reg|bit29|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit29|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit29|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit29|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit29|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr5_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit29|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit29|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit29|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit29|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit29|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr5_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit29|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit29|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit29|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit29|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit29|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr5_reg|bit29|o_q~1_combout ),
	.datac(\instr_out_reg|instr5_reg|bit29|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit29|o_q~1 .lut_mask = 16'h4545;
defparam \instr_out_reg|instr5_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneiv_lcell_comb \instr_out_reg|mux1|bit5|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit5|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit29|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit29|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit5|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit5|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux1|bit5|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1_combout  & \GReset~input_o )

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit29|o_q~1_combout ),
	.datab(gnd),
	.datac(\GReset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 .lut_mask = 16'h5050;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit29|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout  & ((\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ) # ((\instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit29|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr3_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit29|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit29|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr3_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit29|o_q~1 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit29|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout  & !\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr3_reg|bit29|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit29|o_q~1 .lut_mask = 16'h333B;
defparam \instr_out_reg|instr3_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit29|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit29|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit29|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit29|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit29|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit29|o_q~1_combout ),
	.datad(\instr_out_reg|instr3_reg|bit29|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit29|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit29|o_q~2 .lut_mask = 16'h5550;
defparam \instr_out_reg|instr3_reg|bit29|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit29|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit29|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit29|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit29|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit29|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit29|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr4_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit29|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit29|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit29|o_q~1_combout ) # (\instr_out_reg|instr4_reg|bit29|o_q~2_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit29|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr4_reg|bit29|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr4_reg|bit29|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit29|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit29|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr4_reg|bit29|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneiv_lcell_comb \instr_out_reg|mux1|bit5|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit5|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit29|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit29|o_q~2_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit29|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit29|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit5|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit5|data_out~0 .lut_mask = 16'h02A2;
defparam \instr_out_reg|mux1|bit5|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N8
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit29|dff_d2b~5 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit29|dff_d2b~5_combout  = (!\instr_out_reg|instr2_reg|bit29|dff_d2~0_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout  & \GReset~input_o ))

	.dataa(\instr_out_reg|instr2_reg|bit29|dff_d2~0_combout ),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit29|dff_d2b~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit29|dff_d2b~5 .lut_mask = 16'h0500;
defparam \instr_out_reg|instr2_reg|bit29|dff_d2b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N4
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit29|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit29|dff_d2b~5_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit29|dff_d2b~5_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit29|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr2_reg|bit29|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit29|dff_d2~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit29|dff_d2~0_combout  = (!\instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout  & (!\instr_out_reg|instr2_reg|bit29|dff_d2b~5_combout  & \GClock~input_o ))

	.dataa(gnd),
	.datab(\instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr2_reg|bit29|dff_d2b~5_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit29|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit29|dff_d2~0 .lut_mask = 16'h0300;
defparam \instr_out_reg|instr2_reg|bit29|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit29|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit29|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit29|o_q~1_combout ) # ((\instr_out_reg|instr2_reg|bit29|dff_d2~0_combout ) # (!\GReset~input_o ))))

	.dataa(\instr_out_reg|instr2_reg|bit29|o_q~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr2_reg|bit29|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr2_reg|bit29|dff_d2~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit29|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit29|o_q~1 .lut_mask = 16'h0F0B;
defparam \instr_out_reg|instr2_reg|bit29|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneiv_lcell_comb \instr_out_reg|mux1|bit5|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit5|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit29|o_q~1_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit29|o_q~1_combout ))))

	.dataa(\instr_out_reg|instr1_reg|bit29|o_q~1_combout ),
	.datab(\instr_out_reg|instr2_reg|bit29|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit5|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit5|data_out~1 .lut_mask = 16'h0035;
defparam \instr_out_reg|mux1|bit5|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneiv_lcell_comb \instr_out_reg|mux1|bit5|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit5|data_out~2_combout  = (\instr_out_reg|mux1|bit5|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit5|data_out~0_combout ) # (\instr_out_reg|mux1|bit5|data_out~1_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\instr_out_reg|mux1|bit5|i_and_out [4]),
	.datac(\instr_out_reg|mux1|bit5|data_out~0_combout ),
	.datad(\instr_out_reg|mux1|bit5|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit5|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit5|data_out~2 .lut_mask = 16'hDDDC;
defparam \instr_out_reg|mux1|bit5|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N18
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit30|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit30|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit30|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit30|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit30|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr1_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N16
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit30|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit30|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [30] & \instr_out_reg|instr1_reg|bit30|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [30]),
	.datad(\instr_out_reg|instr1_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit30|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit30|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit30|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N14
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit30|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit30|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit30|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit30|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N20
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit30|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit30|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit30|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit30|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit30|o_q~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit30|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit30|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr1_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit30|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit30|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout  & \instr_out_reg|instr2_reg|bit30|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit30|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit30|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr2_reg|bit30|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N2
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit30|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit30|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout ) # ((\instr_out_reg|instr2_reg|bit30|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit30|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit30|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr2_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit30|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit30|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit30|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit30|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit30|dff_d1b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit30|dff_d2b~0_combout ),
	.datac(gnd),
	.datad(\instr_out_reg|instr2_reg|bit30|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit30|o_q~1 .lut_mask = 16'h5511;
defparam \instr_out_reg|instr2_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
cycloneiv_lcell_comb \instr_out_reg|mux1|bit6|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit6|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr2_reg|bit30|o_q~1_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr1_reg|bit30|o_q~1_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr1_reg|bit30|o_q~1_combout ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit30|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit6|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit6|data_out~1 .lut_mask = 16'h010B;
defparam \instr_out_reg|mux1|bit6|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout ) # (\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0 .lut_mask = 16'hE000;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0 .lut_mask = 16'h000F;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout  = (\GReset~input_o  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout  & ((!\GClock~input_o ) # (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2~0_combout ),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit30|o_q~1_combout ),
	.datad(\GClock~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0 .lut_mask = 16'h020A;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout )))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d1b~0_combout ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3 .lut_mask = 16'h050D;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit30|o_q~3_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.datad(\GClock~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 .lut_mask = 16'hE0F0;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit30|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit30|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit30|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit30|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr4_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit30|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit30|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout  & !\instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr4_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit30|o_q~1 .lut_mask = 16'h0F2F;
defparam \instr_out_reg|instr4_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit30|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit30|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit30|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit30|o_q~1_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr4_reg|bit30|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit30|o_q~2_combout ),
	.datad(\instr_out_reg|instr4_reg|bit30|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit30|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit30|o_q~2 .lut_mask = 16'h3330;
defparam \instr_out_reg|instr4_reg|bit30|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit30|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout ),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit30|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit30|dff_d2b~0 .lut_mask = 16'hF0D0;
defparam \instr_out_reg|instr3_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit30|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit30|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit30|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr3_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit30|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit30|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit30|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit30|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit30|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit30|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit30|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit30|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit30|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr3_reg|bit30|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneiv_lcell_comb \instr_out_reg|mux1|bit6|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit6|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr4_reg|bit30|o_q~2_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr3_reg|bit30|o_q~2_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit30|o_q~2_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit30|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit6|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit6|data_out~0 .lut_mask = 16'h202A;
defparam \instr_out_reg|mux1|bit6|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit30|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr5_reg|bit30|dff_d2b~1_combout ) # (\instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout ))))

	.dataa(\instr_out_reg|instr5_reg|bit30|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit30|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr5_reg|bit30|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit30|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit30|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit30|dff_d2b~1_combout ) # ((\instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr5_reg|bit30|dff_d2b~1_combout ),
	.datab(\GReset~input_o ),
	.datac(\GClock~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit30|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit30|dff_d2b~0 .lut_mask = 16'hCC8C;
defparam \instr_out_reg|instr5_reg|bit30|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit30|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit30|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit30|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit30|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr5_reg|bit30|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit30|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit30|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit30|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit30|o_q~1 .lut_mask = 16'h3303;
defparam \instr_out_reg|instr5_reg|bit30|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneiv_lcell_comb \instr_out_reg|mux1|bit6|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit6|i_and_out [4] = (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & (!\InstrSelect[1]~input_o  & !\instr_out_reg|instr5_reg|bit30|o_q~1_combout )))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit30|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit6|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit6|i_and_out[4] .lut_mask = 16'h0004;
defparam \instr_out_reg|mux1|bit6|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneiv_lcell_comb \instr_out_reg|mux1|bit6|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit6|data_out~2_combout  = (\instr_out_reg|mux1|bit6|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit6|data_out~1_combout ) # (\instr_out_reg|mux1|bit6|data_out~0_combout ))))

	.dataa(\instr_out_reg|mux1|bit6|data_out~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|mux1|bit6|data_out~0_combout ),
	.datad(\instr_out_reg|mux1|bit6|i_and_out [4]),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit6|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit6|data_out~2 .lut_mask = 16'hFF32;
defparam \instr_out_reg|mux1|bit6|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit31|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit31|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit31|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit31|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit31|dff_d2b~0 .lut_mask = 16'hFD00;
defparam \instr_out_reg|instr5_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit31|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit31|dff_d2b~1_combout  = (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2_combout  & \instr_out_reg|instr5_reg|bit31|dff_d2b~0_combout )

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_out_reg|instr5_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit31|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit31|dff_d2b~1 .lut_mask = 16'h5500;
defparam \instr_out_reg|instr5_reg|bit31|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit31|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout ) # (\instr_out_reg|instr5_reg|bit31|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr5_reg|bit31|dff_d2b~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit31|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr5_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneiv_lcell_comb \instr_out_reg|instr5_reg|bit31|o_q~1 (
// Equation(s):
// \instr_out_reg|instr5_reg|bit31|o_q~1_combout  = (!\instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout  & ((\instr_out_reg|instr5_reg|bit31|o_q~1_combout ) # (!\instr_out_reg|instr5_reg|bit31|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr5_reg|bit31|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr5_reg|bit31|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr5_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr5_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr5_reg|bit31|o_q~1 .lut_mask = 16'h0A0F;
defparam \instr_out_reg|instr5_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneiv_lcell_comb \instr_out_reg|mux1|bit7|i_and_out[4] (
// Equation(s):
// \instr_out_reg|mux1|bit7|i_and_out [4] = (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & (\InstrSelect[2]~input_o  & !\instr_out_reg|instr5_reg|bit31|o_q~1_combout )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[2]~input_o ),
	.datad(\instr_out_reg|instr5_reg|bit31|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit7|i_and_out [4]),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit7|i_and_out[4] .lut_mask = 16'h0010;
defparam \instr_out_reg|mux1|bit7|i_and_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout  & (\GReset~input_o  & ((!\GClock~input_o ) # (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2~0_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0 .lut_mask = 16'h1300;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3 (
// Equation(s):
// \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout  & (((\GClock~input_o  & !\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout )) # 
// (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d1b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3 .lut_mask = 16'h1151;
defparam \ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout  = (!\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|i_InstructionOut3_reg|bit31|o_q~3_combout ),
	.datac(\GReset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 .lut_mask = 16'h3030;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit31|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout  & (((\instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout ) # (\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout )) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk ))))

	.dataa(\GClock~inputclkctrl_outclk ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit31|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \instr_out_reg|instr3_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit31|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout ) # (\instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr3_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit31|dff_d1b~0 .lut_mask = 16'hA080;
defparam \instr_out_reg|instr3_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneiv_lcell_comb \instr_out_reg|instr3_reg|bit31|o_q~2 (
// Equation(s):
// \instr_out_reg|instr3_reg|bit31|o_q~2_combout  = (!\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout  & ((\instr_out_reg|instr3_reg|bit31|o_q~1_combout ) # (\instr_out_reg|instr3_reg|bit31|o_q~2_combout )))

	.dataa(\instr_out_reg|instr3_reg|bit31|o_q~1_combout ),
	.datab(gnd),
	.datac(\instr_out_reg|instr3_reg|bit31|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr3_reg|bit31|o_q~2_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr3_reg|bit31|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr3_reg|bit31|o_q~2 .lut_mask = 16'h0F0A;
defparam \instr_out_reg|instr3_reg|bit31|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit31|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ) # (\instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit31|dff_d1b~0 .lut_mask = 16'hA800;
defparam \instr_out_reg|instr4_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ) # 
// (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.datac(\GReset~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 .lut_mask = 16'hA080;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout  = (\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout  & ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ) # 
// ((\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ) # (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 .lut_mask = 16'hEF00;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneiv_lcell_comb \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 (
// Equation(s):
// \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout  & (((!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout  & 
// \GClock~input_o )) # (!\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout )))

	.dataa(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~1_combout ),
	.datac(\GClock~input_o ),
	.datad(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 .lut_mask = 16'h0075;
defparam \EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneiv_lcell_comb \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 (
// Equation(s):
// \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout  = (!\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout  & \GReset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|o_q~1_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 .lut_mask = 16'h0F00;
defparam \MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit31|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout  = (\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout  & ((\instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout ) # ((\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ) # 
// (!GLOBAL(\GClock~inputclkctrl_outclk )))))

	.dataa(\instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ),
	.datac(\GClock~inputclkctrl_outclk ),
	.datad(\MEM_WB_Buffer_entity|EX_MEM_instructionOut4_out_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit31|dff_d2b~0 .lut_mask = 16'hEF00;
defparam \instr_out_reg|instr4_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit31|o_q~1 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit31|o_q~1_combout  = ((\GClock~input_o  & (!\instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout  & !\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ))) # (!\GReset~input_o )

	.dataa(\GClock~input_o ),
	.datab(\instr_out_reg|instr4_reg|bit31|dff_d2b~0_combout ),
	.datac(\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ),
	.datad(\GReset~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit31|o_q~1 .lut_mask = 16'h02FF;
defparam \instr_out_reg|instr4_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneiv_lcell_comb \instr_out_reg|instr4_reg|bit31|o_q~2 (
// Equation(s):
// \instr_out_reg|instr4_reg|bit31|o_q~2_combout  = (!\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout  & ((\instr_out_reg|instr4_reg|bit31|o_q~2_combout ) # (\instr_out_reg|instr4_reg|bit31|o_q~1_combout )))

	.dataa(\instr_out_reg|instr4_reg|bit31|o_q~2_combout ),
	.datab(\instr_out_reg|instr4_reg|bit31|o_q~1_combout ),
	.datac(\instr_out_reg|instr4_reg|bit31|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr4_reg|bit31|o_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr4_reg|bit31|o_q~2 .lut_mask = 16'h0E0E;
defparam \instr_out_reg|instr4_reg|bit31|o_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneiv_lcell_comb \instr_out_reg|mux1|bit7|data_out~0 (
// Equation(s):
// \instr_out_reg|mux1|bit7|data_out~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr4_reg|bit31|o_q~2_combout ))) # (!\InstrSelect[0]~input_o  & (!\instr_out_reg|instr3_reg|bit31|o_q~2_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\instr_out_reg|instr3_reg|bit31|o_q~2_combout ),
	.datac(\instr_out_reg|instr4_reg|bit31|o_q~2_combout ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit7|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit7|data_out~0 .lut_mask = 16'h1B00;
defparam \instr_out_reg|mux1|bit7|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N10
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit31|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit31|dff_d2b~0_combout  = (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout ) # ((\instr_out_reg|instr2_reg|bit31|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit31|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit31|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \instr_out_reg|instr2_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N16
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit31|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit31|dff_d2b~1_combout  = (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout  & \instr_out_reg|instr2_reg|bit31|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit31|o_q~1_combout ),
	.datad(\instr_out_reg|instr2_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit31|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit31|dff_d2b~1 .lut_mask = 16'h0F00;
defparam \instr_out_reg|instr2_reg|bit31|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N26
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit31|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout ) # (\instr_out_reg|instr2_reg|bit31|dff_d2b~1_combout ))))

	.dataa(\instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\instr_out_reg|instr2_reg|bit31|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit31|dff_d1b~0 .lut_mask = 16'hC080;
defparam \instr_out_reg|instr2_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N8
cycloneiv_lcell_comb \instr_out_reg|instr2_reg|bit31|o_q~1 (
// Equation(s):
// \instr_out_reg|instr2_reg|bit31|o_q~1_combout  = (!\instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout  & ((\instr_out_reg|instr2_reg|bit31|o_q~1_combout ) # (!\instr_out_reg|instr2_reg|bit31|dff_d2b~0_combout )))

	.dataa(\instr_out_reg|instr2_reg|bit31|dff_d2b~0_combout ),
	.datab(\instr_out_reg|instr2_reg|bit31|o_q~1_combout ),
	.datac(\instr_out_reg|instr2_reg|bit31|dff_d1b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_out_reg|instr2_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr2_reg|bit31|o_q~1 .lut_mask = 16'h0D0D;
defparam \instr_out_reg|instr2_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N2
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit31|dff_d2b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit31|dff_d2b~0_combout  = (\GReset~input_o  & (((\instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit31|dff_d2b~1_combout )) # (!\GClock~input_o )))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit31|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit31|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit31|dff_d2b~0 .lut_mask = 16'hAAA2;
defparam \instr_out_reg|instr1_reg|bit31|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N12
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit31|dff_d2b~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit31|dff_d2b~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [31] & \instr_out_reg|instr1_reg|bit31|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instr_out_reg|instr1_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit31|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit31|dff_d2b~1 .lut_mask = 16'hF000;
defparam \instr_out_reg|instr1_reg|bit31|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N30
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit31|dff_d1b~0 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout ) # (\instr_out_reg|instr1_reg|bit31|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\GClock~input_o ),
	.datac(\instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit31|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit31|dff_d1b~0 .lut_mask = 16'h8880;
defparam \instr_out_reg|instr1_reg|bit31|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N0
cycloneiv_lcell_comb \instr_out_reg|instr1_reg|bit31|o_q~1 (
// Equation(s):
// \instr_out_reg|instr1_reg|bit31|o_q~1_combout  = (!\instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout  & ((\instr_out_reg|instr1_reg|bit31|o_q~1_combout ) # (!\instr_out_reg|instr1_reg|bit31|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\instr_out_reg|instr1_reg|bit31|o_q~1_combout ),
	.datac(\instr_out_reg|instr1_reg|bit31|dff_d1b~0_combout ),
	.datad(\instr_out_reg|instr1_reg|bit31|dff_d2b~0_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|instr1_reg|bit31|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|instr1_reg|bit31|o_q~1 .lut_mask = 16'h0C0F;
defparam \instr_out_reg|instr1_reg|bit31|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N20
cycloneiv_lcell_comb \instr_out_reg|mux1|bit7|data_out~1 (
// Equation(s):
// \instr_out_reg|mux1|bit7|data_out~1_combout  = (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & (!\instr_out_reg|instr2_reg|bit31|o_q~1_combout )) # (!\InstrSelect[0]~input_o  & ((!\instr_out_reg|instr1_reg|bit31|o_q~1_combout )))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\instr_out_reg|instr2_reg|bit31|o_q~1_combout ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\instr_out_reg|instr1_reg|bit31|o_q~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit7|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit7|data_out~1 .lut_mask = 16'h1015;
defparam \instr_out_reg|mux1|bit7|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N18
cycloneiv_lcell_comb \instr_out_reg|mux1|bit7|data_out~2 (
// Equation(s):
// \instr_out_reg|mux1|bit7|data_out~2_combout  = (\instr_out_reg|mux1|bit7|i_and_out [4]) # ((!\InstrSelect[2]~input_o  & ((\instr_out_reg|mux1|bit7|data_out~0_combout ) # (\instr_out_reg|mux1|bit7|data_out~1_combout ))))

	.dataa(\instr_out_reg|mux1|bit7|i_and_out [4]),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\instr_out_reg|mux1|bit7|data_out~0_combout ),
	.datad(\instr_out_reg|mux1|bit7|data_out~1_combout ),
	.cin(gnd),
	.combout(\instr_out_reg|mux1|bit7|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_out_reg|mux1|bit7|data_out~2 .lut_mask = 16'hBBBA;
defparam \instr_out_reg|mux1|bit7|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y15_N4
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[1]~13 (
// Equation(s):
// \FwdB_mux|mux3|data_out[1]~13_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[1]~12_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ))

	.dataa(gnd),
	.datab(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.datac(\fwdUnit|Fwd_B[1]~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[1]~12_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[1]~13 .lut_mask = 16'hFC0C;
defparam \FwdB_mux|mux3|data_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N8
cycloneiv_lcell_comb \ALU_main|y_muxOut[1]~2 (
// Equation(s):
// \ALU_main|y_muxOut[1]~2_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & (\FwdB_mux|mux3|data_out[1]~13_combout )) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\FwdB_mux|mux3|data_out[1]~13_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit1|o_q~2_combout ),
	.datad(\ALUControl|ALU_cont [2]),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[1]~2 .lut_mask = 16'h728D;
defparam \ALU_main|y_muxOut[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N14
cycloneiv_lcell_comb \ALU_main|u0|CarryOut3 (
// Equation(s):
// \ALU_main|u0|CarryOut3~combout  = (\ALUControl|ALU_cont [2] & (\FwdA_mux|mux3|data_out[0]~11_combout  $ (\ALU_main|y_muxOut[0]~1_combout )))

	.dataa(gnd),
	.datab(\ALUControl|ALU_cont [2]),
	.datac(\FwdA_mux|mux3|data_out[0]~11_combout ),
	.datad(\ALU_main|y_muxOut[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU_main|u0|CarryOut3~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u0|CarryOut3 .lut_mask = 16'h0CC0;
defparam \ALU_main|u0|CarryOut3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N12
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0 .lut_mask = 16'hC080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout ) # (!\GClock~input_o ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~1_combout ),
	.datab(\GClock~input_o ),
	.datac(\GReset~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0 .lut_mask = 16'hF0B0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N18
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0_combout )))

	.dataa(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d1b~0_combout ),
	.datab(gnd),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1 .lut_mask = 16'h5505;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N26
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[1]~12 (
// Equation(s):
// \FwdA_mux|mux3|data_out[1]~12_combout  = (\fwdUnit|Fwd_A [0] & (\MemoryMUX|data_out[1]~1_combout )) # (!\fwdUnit|Fwd_A [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1_combout )))

	.dataa(gnd),
	.datab(\MemoryMUX|data_out[1]~1_combout ),
	.datac(\fwdUnit|Fwd_A [0]),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit1|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[1]~12 .lut_mask = 16'hC0CF;
defparam \FwdA_mux|mux3|data_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y14_N6
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[1]~13 (
// Equation(s):
// \FwdA_mux|mux3|data_out[1]~13_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[1]~12_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_A[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit1|o_q~1_combout ),
	.datad(\FwdA_mux|mux3|data_out[1]~12_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[1]~13 .lut_mask = 16'hFA50;
defparam \FwdA_mux|mux3|data_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N18
cycloneiv_lcell_comb \ALU_main|u1|Si (
// Equation(s):
// \ALU_main|u1|Si~combout  = \ALU_main|y_muxOut[1]~2_combout  $ (\FwdA_mux|mux3|data_out[1]~13_combout  $ (((\ALU_main|u0|CarryOut2~combout ) # (\ALU_main|u0|CarryOut3~combout ))))

	.dataa(\ALU_main|u0|CarryOut2~combout ),
	.datab(\ALU_main|y_muxOut[1]~2_combout ),
	.datac(\ALU_main|u0|CarryOut3~combout ),
	.datad(\FwdA_mux|mux3|data_out[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU_main|u1|Si~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|u1|Si .lut_mask = 16'hC936;
defparam \ALU_main|u1|Si .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N24
cycloneiv_lcell_comb \ALU_main|s[1]~10 (
// Equation(s):
// \ALU_main|s[1]~10_combout  = (\ALU_main|op_mux2~0_combout  & (((!\ALU_main|op_mux1~0_combout  & \FwdA_mux|mux3|data_out[1]~13_combout )))) # (!\ALU_main|op_mux2~0_combout  & ((\ALU_main|u1|Si~combout ) # ((!\ALU_main|op_mux1~0_combout  & 
// \FwdA_mux|mux3|data_out[1]~13_combout ))))

	.dataa(\ALU_main|op_mux2~0_combout ),
	.datab(\ALU_main|u1|Si~combout ),
	.datac(\ALU_main|op_mux1~0_combout ),
	.datad(\FwdA_mux|mux3|data_out[1]~13_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[1]~10 .lut_mask = 16'h4F44;
defparam \ALU_main|s[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N26
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout ) # ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1_combout ) # (!\GClock~input_o ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0 .lut_mask = 16'hAA8A;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N0
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1_combout  = (\registerFile|read_data1_mux|bit2|data_out~5_combout  & \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0_combout )

	.dataa(gnd),
	.datab(\registerFile|read_data1_mux|bit2|data_out~5_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N2
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout  = (\GReset~input_o  & (\GClock~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1_combout ))))

	.dataa(\GReset~input_o ),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout ),
	.datac(\GClock~input_o ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0 .lut_mask = 16'hA080;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N16
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d1b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|dff_d2b~0_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1 .lut_mask = 16'h3303;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y15_N4
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[2]~8 (
// Equation(s):
// \FwdA_mux|mux3|data_out[2]~8_combout  = (\fwdUnit|Fwd_A [0] & (\MemoryMUX|data_out[2]~2_combout )) # (!\fwdUnit|Fwd_A [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1_combout )))

	.dataa(\fwdUnit|Fwd_A [0]),
	.datab(gnd),
	.datac(\MemoryMUX|data_out[2]~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData1_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[2]~8 .lut_mask = 16'hA0F5;
defparam \FwdA_mux|mux3|data_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y15_N30
cycloneiv_lcell_comb \FwdA_mux|mux3|data_out[2]~9 (
// Equation(s):
// \FwdA_mux|mux3|data_out[2]~9_combout  = (\fwdUnit|Fwd_A[1]~1_combout  & ((\FwdA_mux|mux3|data_out[2]~8_combout ))) # (!\fwdUnit|Fwd_A[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ))

	.dataa(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.datab(\FwdA_mux|mux3|data_out[2]~8_combout ),
	.datac(\fwdUnit|Fwd_A[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FwdA_mux|mux3|data_out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FwdA_mux|mux3|data_out[2]~9 .lut_mask = 16'hCACA;
defparam \FwdA_mux|mux3|data_out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1_combout  = (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0_combout  & \registerFile|read_data2_mux|bit2|data_out~5_combout )

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0_combout ),
	.datac(\registerFile|read_data2_mux|bit2|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1 .lut_mask = 16'hC0C0;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout  = (\GClock~input_o  & (\GReset~input_o  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout ))))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0 .lut_mask = 16'h8880;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0_combout  = (\GReset~input_o  & (((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1_combout ) # (\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout )) # (!\GClock~input_o )))

	.dataa(\GClock~input_o ),
	.datab(\GReset~input_o ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0 .lut_mask = 16'hCCC4;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
cycloneiv_lcell_comb \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1 (
// Equation(s):
// \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1_combout  = (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout  & ((\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1_combout ) # 
// (!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0_combout )))

	.dataa(gnd),
	.datab(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d2b~0_combout ),
	.datac(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|dff_d1b~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1 .lut_mask = 16'h00F3;
defparam \ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[2]~8 (
// Equation(s):
// \FwdB_mux|mux3|data_out[2]~8_combout  = (\fwdUnit|Fwd_B [0] & (\MemoryMUX|data_out[2]~2_combout )) # (!\fwdUnit|Fwd_B [0] & ((!\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1_combout )))

	.dataa(gnd),
	.datab(\fwdUnit|Fwd_B [0]),
	.datac(\MemoryMUX|data_out[2]~2_combout ),
	.datad(\ID_EX_Buffer_entity|ID_EX_ReadData2_reg|bit2|o_q~1_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[2]~8 .lut_mask = 16'hC0F3;
defparam \FwdB_mux|mux3|data_out[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneiv_lcell_comb \FwdB_mux|mux3|data_out[2]~9 (
// Equation(s):
// \FwdB_mux|mux3|data_out[2]~9_combout  = (\fwdUnit|Fwd_B[1]~1_combout  & ((\FwdB_mux|mux3|data_out[2]~8_combout ))) # (!\fwdUnit|Fwd_B[1]~1_combout  & (\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ))

	.dataa(\fwdUnit|Fwd_B[1]~1_combout ),
	.datab(gnd),
	.datac(\EX_MEM_Buffer_entity|EX_MEM_ALUResult_reg|bit2|o_q~1_combout ),
	.datad(\FwdB_mux|mux3|data_out[2]~8_combout ),
	.cin(gnd),
	.combout(\FwdB_mux|mux3|data_out[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FwdB_mux|mux3|data_out[2]~9 .lut_mask = 16'hFA50;
defparam \FwdB_mux|mux3|data_out[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N2
cycloneiv_lcell_comb \ALU_main|y_muxOut[2]~6 (
// Equation(s):
// \ALU_main|y_muxOut[2]~6_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & (\FwdB_mux|mux3|data_out[2]~9_combout )) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// ((!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout )))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\FwdB_mux|mux3|data_out[2]~9_combout ),
	.datac(\ALUControl|ALU_cont [2]),
	.datad(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit2|o_q~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[2]~6 .lut_mask = 16'h782D;
defparam \ALU_main|y_muxOut[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N14
cycloneiv_lcell_comb \ALU_main|s[2]~8 (
// Equation(s):
// \ALU_main|s[2]~8_combout  = (\ALU_main|y_muxOut[2]~6_combout  & (((!\ALU_main|op_mux0~0_combout  & \FwdA_mux|mux3|data_out[2]~9_combout )) # (!\ALU_main|op_mux1~0_combout )))

	.dataa(\ALU_main|op_mux1~0_combout ),
	.datab(\ALU_main|op_mux0~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[2]~9_combout ),
	.datad(\ALU_main|y_muxOut[2]~6_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[2]~8 .lut_mask = 16'h7500;
defparam \ALU_main|s[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N20
cycloneiv_lcell_comb \ALU_main|op_mux2[2] (
// Equation(s):
// \ALU_main|op_mux2 [2] = (!\ALU_main|op_mux2~0_combout  & (\ALU_main|u1|Ci_1~0_combout  $ (\FwdA_mux|mux3|data_out[2]~9_combout  $ (\ALU_main|y_muxOut[2]~6_combout ))))

	.dataa(\ALU_main|u1|Ci_1~0_combout ),
	.datab(\ALU_main|op_mux2~0_combout ),
	.datac(\FwdA_mux|mux3|data_out[2]~9_combout ),
	.datad(\ALU_main|y_muxOut[2]~6_combout ),
	.cin(gnd),
	.combout(\ALU_main|op_mux2 [2]),
	.cout());
// synopsys translate_off
defparam \ALU_main|op_mux2[2] .lut_mask = 16'h2112;
defparam \ALU_main|op_mux2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N8
cycloneiv_lcell_comb \ALU_main|s[2]~9 (
// Equation(s):
// \ALU_main|s[2]~9_combout  = (\ALU_main|s[2]~8_combout ) # ((\ALU_main|op_mux2 [2]) # ((!\ALU_main|op_mux1~0_combout  & \FwdA_mux|mux3|data_out[2]~9_combout )))

	.dataa(\ALU_main|op_mux1~0_combout ),
	.datab(\ALU_main|s[2]~8_combout ),
	.datac(\FwdA_mux|mux3|data_out[2]~9_combout ),
	.datad(\ALU_main|op_mux2 [2]),
	.cin(gnd),
	.combout(\ALU_main|s[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[2]~9 .lut_mask = 16'hFFDC;
defparam \ALU_main|s[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y14_N28
cycloneiv_lcell_comb \ALU_main|i_z~1 (
// Equation(s):
// \ALU_main|i_z~1_combout  = (\ALU_main|s[1]~10_combout ) # ((\ALU_main|s[2]~9_combout ) # ((\ALU_main|s[1]~11_combout  & \ALU_main|y_muxOut[1]~2_combout )))

	.dataa(\ALU_main|s[1]~11_combout ),
	.datab(\ALU_main|s[1]~10_combout ),
	.datac(\ALU_main|s[2]~9_combout ),
	.datad(\ALU_main|y_muxOut[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU_main|i_z~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|i_z~1 .lut_mask = 16'hFEFC;
defparam \ALU_main|i_z~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N14
cycloneiv_lcell_comb \ALU_main|y_muxOut[6]~0 (
// Equation(s):
// \ALU_main|y_muxOut[6]~0_combout  = \ALUControl|ALU_cont [2] $ (((\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & ((\FwdB_mux|mux3|data_out[6]~1_combout ))) # (!\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout  & 
// (!\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout ))))

	.dataa(\ID_EX_Buffer_entity|ID_EX_cont_reg|bit4|o_q~1_combout ),
	.datab(\ALUControl|ALU_cont [2]),
	.datac(\ID_EX_Buffer_entity|ID_EX_SignTrunc_reg|bit6|o_q~2_combout ),
	.datad(\FwdB_mux|mux3|data_out[6]~1_combout ),
	.cin(gnd),
	.combout(\ALU_main|y_muxOut[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|y_muxOut[6]~0 .lut_mask = 16'h63C9;
defparam \ALU_main|y_muxOut[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneiv_lcell_comb \ALU_main|s[6]~0 (
// Equation(s):
// \ALU_main|s[6]~0_combout  = (\ALU_main|y_muxOut[6]~0_combout  & (((!\ALU_main|op_mux0~0_combout  & \FwdA_mux|mux3|data_out[6]~1_combout )) # (!\ALU_main|op_mux1~0_combout )))

	.dataa(\ALU_main|op_mux1~0_combout ),
	.datab(\ALU_main|op_mux0~0_combout ),
	.datac(\ALU_main|y_muxOut[6]~0_combout ),
	.datad(\FwdA_mux|mux3|data_out[6]~1_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[6]~0 .lut_mask = 16'h7050;
defparam \ALU_main|s[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
cycloneiv_lcell_comb \ALU_main|s[6]~1 (
// Equation(s):
// \ALU_main|s[6]~1_combout  = (\ALU_main|op_mux2 [6]) # ((\ALU_main|s[6]~0_combout ) # ((!\ALU_main|op_mux1~0_combout  & \FwdA_mux|mux3|data_out[6]~1_combout )))

	.dataa(\ALU_main|op_mux2 [6]),
	.datab(\ALU_main|s[6]~0_combout ),
	.datac(\ALU_main|op_mux1~0_combout ),
	.datad(\FwdA_mux|mux3|data_out[6]~1_combout ),
	.cin(gnd),
	.combout(\ALU_main|s[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[6]~1 .lut_mask = 16'hEFEE;
defparam \ALU_main|s[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N8
cycloneiv_lcell_comb \ALU_main|i_z~0 (
// Equation(s):
// \ALU_main|i_z~0_combout  = (\ALU_main|s[5]~3_combout ) # ((\ALU_main|s[6]~1_combout ) # ((\ALU_main|s[4]~5_combout ) # (\ALU_main|s[3]~7_combout )))

	.dataa(\ALU_main|s[5]~3_combout ),
	.datab(\ALU_main|s[6]~1_combout ),
	.datac(\ALU_main|s[4]~5_combout ),
	.datad(\ALU_main|s[3]~7_combout ),
	.cin(gnd),
	.combout(\ALU_main|i_z~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|i_z~0 .lut_mask = 16'hFFFE;
defparam \ALU_main|i_z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneiv_lcell_comb \ALU_main|s[7]~17 (
// Equation(s):
// \ALU_main|s[7]~17_combout  = (\ALU_main|s[7]~16_combout ) # ((!\ALU_main|op_mux2~0_combout  & \ALU_main|u7|Si~combout ))

	.dataa(\ALU_main|s[7]~16_combout ),
	.datab(gnd),
	.datac(\ALU_main|op_mux2~0_combout ),
	.datad(\ALU_main|u7|Si~combout ),
	.cin(gnd),
	.combout(\ALU_main|s[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|s[7]~17 .lut_mask = 16'hAFAA;
defparam \ALU_main|s[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneiv_lcell_comb \ALU_main|i_z~2 (
// Equation(s):
// \ALU_main|i_z~2_combout  = (\ALU_main|i_z~1_combout ) # ((\ALU_main|s[0]~15_combout ) # ((\ALU_main|i_z~0_combout ) # (\ALU_main|s[7]~17_combout )))

	.dataa(\ALU_main|i_z~1_combout ),
	.datab(\ALU_main|s[0]~15_combout ),
	.datac(\ALU_main|i_z~0_combout ),
	.datad(\ALU_main|s[7]~17_combout ),
	.cin(gnd),
	.combout(\ALU_main|i_z~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_main|i_z~2 .lut_mask = 16'hFFFE;
defparam \ALU_main|i_z~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N30
cycloneiv_lcell_comb \controlUnit|RegWrite (
// Equation(s):
// \controlUnit|RegWrite~combout  = ((\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout  & (!\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout  & \controlUnit|sw_and6|and6_out~0_combout ))) # 
// (!\controlUnit|r_type_and6|and6_out~combout )

	.dataa(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit29|o_q~1_combout ),
	.datab(\IF_ID_Buffer_entity|i_InstructionOut2_reg|bit26|o_q~1_combout ),
	.datac(\controlUnit|r_type_and6|and6_out~combout ),
	.datad(\controlUnit|sw_and6|and6_out~0_combout ),
	.cin(gnd),
	.combout(\controlUnit|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|RegWrite .lut_mask = 16'h2F0F;
defparam \controlUnit|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

assign muxOut[0] = \muxOut[0]~output_o ;

assign muxOut[1] = \muxOut[1]~output_o ;

assign muxOut[2] = \muxOut[2]~output_o ;

assign muxOut[3] = \muxOut[3]~output_o ;

assign muxOut[4] = \muxOut[4]~output_o ;

assign muxOut[5] = \muxOut[5]~output_o ;

assign muxOut[6] = \muxOut[6]~output_o ;

assign muxOut[7] = \muxOut[7]~output_o ;

assign instructionOut[0] = \instructionOut[0]~output_o ;

assign instructionOut[1] = \instructionOut[1]~output_o ;

assign instructionOut[2] = \instructionOut[2]~output_o ;

assign instructionOut[3] = \instructionOut[3]~output_o ;

assign instructionOut[4] = \instructionOut[4]~output_o ;

assign instructionOut[5] = \instructionOut[5]~output_o ;

assign instructionOut[6] = \instructionOut[6]~output_o ;

assign instructionOut[7] = \instructionOut[7]~output_o ;

assign instructionOut[8] = \instructionOut[8]~output_o ;

assign instructionOut[9] = \instructionOut[9]~output_o ;

assign instructionOut[10] = \instructionOut[10]~output_o ;

assign instructionOut[11] = \instructionOut[11]~output_o ;

assign instructionOut[12] = \instructionOut[12]~output_o ;

assign instructionOut[13] = \instructionOut[13]~output_o ;

assign instructionOut[14] = \instructionOut[14]~output_o ;

assign instructionOut[15] = \instructionOut[15]~output_o ;

assign instructionOut[16] = \instructionOut[16]~output_o ;

assign instructionOut[17] = \instructionOut[17]~output_o ;

assign instructionOut[18] = \instructionOut[18]~output_o ;

assign instructionOut[19] = \instructionOut[19]~output_o ;

assign instructionOut[20] = \instructionOut[20]~output_o ;

assign instructionOut[21] = \instructionOut[21]~output_o ;

assign instructionOut[22] = \instructionOut[22]~output_o ;

assign instructionOut[23] = \instructionOut[23]~output_o ;

assign instructionOut[24] = \instructionOut[24]~output_o ;

assign instructionOut[25] = \instructionOut[25]~output_o ;

assign instructionOut[26] = \instructionOut[26]~output_o ;

assign instructionOut[27] = \instructionOut[27]~output_o ;

assign instructionOut[28] = \instructionOut[28]~output_o ;

assign instructionOut[29] = \instructionOut[29]~output_o ;

assign instructionOut[30] = \instructionOut[30]~output_o ;

assign instructionOut[31] = \instructionOut[31]~output_o ;

assign BranchOut = \BranchOut~output_o ;

assign ZeroOut = \ZeroOut~output_o ;

assign MemWriteOut = \MemWriteOut~output_o ;

assign RegWriteOut = \RegWriteOut~output_o ;

endmodule
