 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : top
Version: R-2020.09-SP5
Date   : Wed Jan  5 00:49:05 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: U0/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  denoise_BIT_WIDTH8 35000                 saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0/cnt_reg_0_/CLK (DFFSSRX1_HVT)         0.00 #     0.00 r
  U0/cnt_reg_0_/QN (DFFSSRX1_HVT)          0.15       0.15 f
  U0/U825/Y (OA21X1_HVT)                   0.09       0.24 f
  U0/cnt_reg_0_/D (DFFSSRX1_HVT)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0/cnt_reg_0_/CLK (DFFSSRX1_HVT)         0.00       0.00 r
  library hold time                       -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: U2/cnt_row_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U2/cnt_row_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  hog_counter        ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_row_reg_1_/CLK (DFFSSRX1_HVT)                    0.00 #     0.00 r
  U2/cnt_row_reg_1_/QN (DFFSSRX1_HVT)                     0.16       0.16 f
  U2/U17/Y (AO22X1_HVT)                                   0.08       0.24 f
  U2/cnt_row_reg_1_/RSTB (DFFSSRX1_HVT)                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_row_reg_1_/CLK (DFFSSRX1_HVT)                    0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U2/cnt_col_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U2/cnt_col_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  hog_counter        ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_3_/CLK (DFFSSRX1_HVT)                    0.00 #     0.00 r
  U2/cnt_col_reg_3_/QN (DFFSSRX1_HVT)                     0.17       0.17 f
  U2/U42/Y (AO22X1_HVT)                                   0.09       0.25 f
  U2/cnt_col_reg_3_/RSTB (DFFSSRX1_HVT)                   0.00       0.25 f
  data arrival time                                                  0.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/cnt_col_reg_3_/CLK (DFFSSRX1_HVT)                    0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0/cnt_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U0/cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                35000                 saed32hvt_ss0p95v125c
  denoise_BIT_WIDTH8 35000                 saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0/cnt_reg_2_/CLK (DFFSSRX1_HVT)         0.00 #     0.00 r
  U0/cnt_reg_2_/QN (DFFSSRX1_HVT)          0.16       0.16 r
  U0/U827/SO (HADDX1_HVT)                  0.09       0.25 r
  U0/cnt_reg_2_/RSTB (DFFSSRX1_HVT)        0.00       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0/cnt_reg_2_/CLK (DFFSSRX1_HVT)         0.00       0.00 r
  library hold time                       -0.08      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.33


1
