{
  "calyx_flags": "-d well-formed",
  "target": "dat",
  "fud_flags": [
    [
      "--through",
      "icarus-verilog"
    ]
  ],
  "banked": true,
  "input_dir": "relu-inputs/static",
  "output_dir": "simulation/relu-static-sim",
  "sizes": [
    2,
    4,
    8,
    16
  ]
}