{"vcs1":{"timestamp_begin":1735056783.330044813, "rt":2.22, "ut":1.30, "st":0.33}}
{"vcselab":{"timestamp_begin":1735056785.635672735, "rt":0.93, "ut":0.35, "st":0.07}}
{"link":{"timestamp_begin":1735056786.637493387, "rt":0.44, "ut":0.29, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735056782.634777790}
{"VCS_COMP_START_TIME": 1735056782.634777790}
{"VCS_COMP_END_TIME": 1735056788.745089370}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 360184}}
{"stitch_vcselab": {"peak_mem": 242420}}
