INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xujh2649/Desktop/workspace/vivado/lab1/lab1.srcs/sources_1/new/fuc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xujh2649/Desktop/workspace/vivado/lab1/lab1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_sim
