$date
	Fri Jun 27 17:04:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module LFSR_tb $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ feedback $end
$var parameter 32 % SEED $end
$var parameter 5 & TAPS $end
$var parameter 32 ' WIDTH $end
$var reg 5 ( q [4:0] $end
$scope begin lfsr $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 '
b10010 &
b1 %
$end
#0
$dumpvars
b1 (
0$
1#
0"
b1 !
$end
#5
1"
#10
0"
0#
#15
1$
b10 !
b10 (
1"
#20
0"
#25
0$
b101 !
b101 (
1"
#30
0"
#35
1$
b1010 !
b1010 (
1"
#40
0"
#45
b10101 !
b10101 (
1"
#50
0"
#55
b1011 !
b1011 (
1"
#60
0"
#65
0$
b10111 !
b10111 (
1"
#70
0"
#75
1$
b1110 !
b1110 (
1"
#80
0"
#85
b11101 !
b11101 (
1"
#90
0"
#95
0$
b11011 !
b11011 (
1"
#100
0"
#105
b10110 !
b10110 (
1"
#110
0"
#115
b1100 !
b1100 (
1"
#120
0"
#125
1$
b11000 !
b11000 (
1"
#130
0"
#135
b10001 !
b10001 (
1"
#140
0"
#145
b11 !
b11 (
1"
#150
0"
#155
b111 !
b111 (
1"
#160
0"
#165
b1111 !
b1111 (
1"
#170
0"
#175
0$
b11111 !
b11111 (
1"
#180
0"
#185
b11110 !
b11110 (
1"
#190
0"
#195
1$
b11100 !
b11100 (
1"
#200
0"
#205
b11001 !
b11001 (
1"
#210
0"
#215
0$
b10011 !
b10011 (
1"
#220
0"
#225
1$
b110 !
b110 (
1"
#230
0"
#235
0$
b1101 !
b1101 (
1"
#240
0"
#245
b11010 !
b11010 (
1"
#250
0"
#255
1$
b10100 !
b10100 (
1"
#260
0"
#265
0$
b1001 !
b1001 (
1"
#270
0"
#275
b10010 !
b10010 (
1"
#280
0"
#285
b100 !
b100 (
1"
#290
0"
#295
b1000 !
b1000 (
1"
#300
0"
#305
1$
b10000 !
b10000 (
1"
#310
0"
#315
0$
b1 !
b1 (
1"
#320
0"
#325
1$
b10 !
b10 (
1"
#330
0"
#335
0$
b101 !
b101 (
1"
#340
0"
