<html>
<head>
<meta charset="UTF-8">
<title>Vl-initial</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL2014____VL-INITIAL">Click for Vl-initial in the Full Manual</a></h3>

<p>Representation of an initial statement.</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>stmt — <a href="VL2014____VL-STMT.html">vl-stmt</a>
</dt> 
<dd>Represents the actual statement, e.g., <span class="v">r = 0</span> below.</dd> 
 
<dt>atts — <a href="VL2014____VL-ATTS.html">vl-atts</a>
</dt> 
<dd>Any attributes associated with this <span class="v">initial</span> block.</dd> 
 
<dt>loc — <a href="VL2014____VL-LOCATION.html">vl-location</a>
</dt> 
<dd>Where the initial block was found in the source code.</dd> 
 
</dl><p>Initial statements in Verilog are used to set up initial values for 
simulation.  For instance,</p> 
 
<pre class="code">module mymod (a, b, ...) ;
   reg r, s;
   initial r = 0;   &lt;-- initial statement
endmodule</pre> 
 
<p><b>BOZO</b> Our plan is to eventually generate <span class="v">initial</span> statements from 
register and variable declarations with initial values, i.e., <span class="v">reg r =
0;</span>.</p>
</body>
</html>
