|CICIP
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= CicFilter:CicFilter_cic_inst.out_data
out_data[1] <= CicFilter:CicFilter_cic_inst.out_data
out_data[2] <= CicFilter:CicFilter_cic_inst.out_data
out_data[3] <= CicFilter:CicFilter_cic_inst.out_data
out_data[4] <= CicFilter:CicFilter_cic_inst.out_data
out_data[5] <= CicFilter:CicFilter_cic_inst.out_data
out_data[6] <= CicFilter:CicFilter_cic_inst.out_data
out_data[7] <= CicFilter:CicFilter_cic_inst.out_data
out_data[8] <= CicFilter:CicFilter_cic_inst.out_data
out_data[9] <= CicFilter:CicFilter_cic_inst.out_data
out_data[10] <= CicFilter:CicFilter_cic_inst.out_data
out_data[11] <= CicFilter:CicFilter_cic_inst.out_data
out_data[12] <= CicFilter:CicFilter_cic_inst.out_data
out_data[13] <= CicFilter:CicFilter_cic_inst.out_data
out_data[14] <= CicFilter:CicFilter_cic_inst.out_data
out_data[15] <= CicFilter:CicFilter_cic_inst.out_data
out_data[16] <= CicFilter:CicFilter_cic_inst.out_data
in_ready <= CicFilter:CicFilter_cic_inst.in_ready
out_valid <= CicFilter:CicFilter_cic_inst.out_valid
out_error[0] <= CicFilter:CicFilter_cic_inst.out_error
out_error[1] <= CicFilter:CicFilter_cic_inst.out_error


|CICIP|CicFilter:CicFilter_cic_inst
clk => clk.IN1
clken => clken.IN1
reset_n => reset_n.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_data[8] => in_data[8].IN1
in_data[9] => in_data[9].IN1
in_valid => in_valid.IN1
out_ready => out_ready.IN1
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_data[0] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[1] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[2] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[3] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[4] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[5] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[6] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[7] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[8] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[9] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[10] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[11] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[12] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[13] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[14] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[15] <= CicFilter_cic:CicFilter_cic_inst.out_data
out_data[16] <= CicFilter_cic:CicFilter_cic_inst.out_data
in_ready <= CicFilter_cic:CicFilter_cic_inst.in_ready
out_valid <= CicFilter_cic:CicFilter_cic_inst.out_valid
out_error[0] <= CicFilter_cic:CicFilter_cic_inst.out_error
out_error[1] <= CicFilter_cic:CicFilter_cic_inst.out_error


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst
in_data[0] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[0]
in_data[1] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[1]
in_data[2] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[2]
in_data[3] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[3]
in_data[4] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[4]
in_data[5] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[5]
in_data[6] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[6]
in_data[7] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[7]
in_data[8] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[8]
in_data[9] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_data[9]
in_valid => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_valid
out_ready => auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_ready
clk => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.clk
clk => auk_dspip_avalon_streaming_source_cic_121:aii_source.clk
clk => auk_dspip_avalon_streaming_controller_cic_121:aii_controller.clk
clk => CicFilter_cic_core:cic_core.clk
clken => auk_dspip_avalon_streaming_controller_cic_121:aii_controller.clk_en
reset_n => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_cic_121:aii_source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_cic_121:aii_controller.reset_n
in_ready <= auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_ready
in_error[0] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_error[0]
in_error[1] => auk_dspip_avalon_streaming_sink_cic_121:aii_sink.at_sink_error[1]
out_error[0] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_error[0]
out_error[1] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_error[1]
out_data[0] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[0]
out_data[1] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[1]
out_data[2] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[2]
out_data[3] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[3]
out_data[4] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[4]
out_data[5] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[5]
out_data[6] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[6]
out_data[7] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[7]
out_data[8] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[8]
out_data[9] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[9]
out_data[10] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[10]
out_data[11] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[11]
out_data[12] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[12]
out_data[13] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[13]
out_data[14] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[14]
out_data[15] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[15]
out_data[16] <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_data[16]
out_valid <= auk_dspip_avalon_streaming_source_cic_121:aii_source.at_source_valid


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
send_eop <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_ahh1:auto_generated.data[0]
data[1] => scfifo_ahh1:auto_generated.data[1]
data[2] => scfifo_ahh1:auto_generated.data[2]
data[3] => scfifo_ahh1:auto_generated.data[3]
data[4] => scfifo_ahh1:auto_generated.data[4]
data[5] => scfifo_ahh1:auto_generated.data[5]
data[6] => scfifo_ahh1:auto_generated.data[6]
data[7] => scfifo_ahh1:auto_generated.data[7]
data[8] => scfifo_ahh1:auto_generated.data[8]
data[9] => scfifo_ahh1:auto_generated.data[9]
data[10] => scfifo_ahh1:auto_generated.data[10]
data[11] => scfifo_ahh1:auto_generated.data[11]
q[0] <= scfifo_ahh1:auto_generated.q[0]
q[1] <= scfifo_ahh1:auto_generated.q[1]
q[2] <= scfifo_ahh1:auto_generated.q[2]
q[3] <= scfifo_ahh1:auto_generated.q[3]
q[4] <= scfifo_ahh1:auto_generated.q[4]
q[5] <= scfifo_ahh1:auto_generated.q[5]
q[6] <= scfifo_ahh1:auto_generated.q[6]
q[7] <= scfifo_ahh1:auto_generated.q[7]
q[8] <= scfifo_ahh1:auto_generated.q[8]
q[9] <= scfifo_ahh1:auto_generated.q[9]
q[10] <= scfifo_ahh1:auto_generated.q[10]
q[11] <= scfifo_ahh1:auto_generated.q[11]
wrreq => scfifo_ahh1:auto_generated.wrreq
rdreq => scfifo_ahh1:auto_generated.rdreq
clock => scfifo_ahh1:auto_generated.clock
aclr => scfifo_ahh1:auto_generated.aclr
sclr => scfifo_ahh1:auto_generated.sclr
empty <= scfifo_ahh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_ahh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_ahh1:auto_generated.usedw[0]
usedw[1] <= scfifo_ahh1:auto_generated.usedw[1]
usedw[2] <= scfifo_ahh1:auto_generated.usedw[2]


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated
aclr => a_dpfifo_3s81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_3s81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_3s81:dpfifo.data[0]
data[1] => a_dpfifo_3s81:dpfifo.data[1]
data[2] => a_dpfifo_3s81:dpfifo.data[2]
data[3] => a_dpfifo_3s81:dpfifo.data[3]
data[4] => a_dpfifo_3s81:dpfifo.data[4]
data[5] => a_dpfifo_3s81:dpfifo.data[5]
data[6] => a_dpfifo_3s81:dpfifo.data[6]
data[7] => a_dpfifo_3s81:dpfifo.data[7]
data[8] => a_dpfifo_3s81:dpfifo.data[8]
data[9] => a_dpfifo_3s81:dpfifo.data[9]
data[10] => a_dpfifo_3s81:dpfifo.data[10]
data[11] => a_dpfifo_3s81:dpfifo.data[11]
empty <= a_dpfifo_3s81:dpfifo.empty
q[0] <= a_dpfifo_3s81:dpfifo.q[0]
q[1] <= a_dpfifo_3s81:dpfifo.q[1]
q[2] <= a_dpfifo_3s81:dpfifo.q[2]
q[3] <= a_dpfifo_3s81:dpfifo.q[3]
q[4] <= a_dpfifo_3s81:dpfifo.q[4]
q[5] <= a_dpfifo_3s81:dpfifo.q[5]
q[6] <= a_dpfifo_3s81:dpfifo.q[6]
q[7] <= a_dpfifo_3s81:dpfifo.q[7]
q[8] <= a_dpfifo_3s81:dpfifo.q[8]
q[9] <= a_dpfifo_3s81:dpfifo.q[9]
q[10] <= a_dpfifo_3s81:dpfifo.q[10]
q[11] <= a_dpfifo_3s81:dpfifo.q[11]
rdreq => a_dpfifo_3s81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_3s81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_3s81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_3s81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_3s81:dpfifo.usedw[2]
wrreq => a_dpfifo_3s81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_ksf1:FIFOram.clock0
clock => altsyncram_ksf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_ksf1:FIFOram.data_a[0]
data[1] => altsyncram_ksf1:FIFOram.data_a[1]
data[2] => altsyncram_ksf1:FIFOram.data_a[2]
data[3] => altsyncram_ksf1:FIFOram.data_a[3]
data[4] => altsyncram_ksf1:FIFOram.data_a[4]
data[5] => altsyncram_ksf1:FIFOram.data_a[5]
data[6] => altsyncram_ksf1:FIFOram.data_a[6]
data[7] => altsyncram_ksf1:FIFOram.data_a[7]
data[8] => altsyncram_ksf1:FIFOram.data_a[8]
data[9] => altsyncram_ksf1:FIFOram.data_a[9]
data[10] => altsyncram_ksf1:FIFOram.data_a[10]
data[11] => altsyncram_ksf1:FIFOram.data_a[11]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ksf1:FIFOram.q_b[0]
q[1] <= altsyncram_ksf1:FIFOram.q_b[1]
q[2] <= altsyncram_ksf1:FIFOram.q_b[2]
q[3] <= altsyncram_ksf1:FIFOram.q_b[3]
q[4] <= altsyncram_ksf1:FIFOram.q_b[4]
q[5] <= altsyncram_ksf1:FIFOram.q_b[5]
q[6] <= altsyncram_ksf1:FIFOram.q_b[6]
q[7] <= altsyncram_ksf1:FIFOram.q_b[7]
q[8] <= altsyncram_ksf1:FIFOram.q_b[8]
q[9] <= altsyncram_ksf1:FIFOram.q_b[9]
q[10] <= altsyncram_ksf1:FIFOram.q_b[10]
q[11] <= altsyncram_ksf1:FIFOram.q_b[11]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_ksf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_ksf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_ksf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_sink_cic_121:aii_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ahh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_source_cic_121:aii_source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|auk_dspip_avalon_streaming_controller_cic_121:aii_controller
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core
clk => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.clk
clk => latency_cnt[0].CLK
clk => latency_cnt[1].CLK
clk => latency_cnt[2].CLK
clk => sample_state.CLK
clk => state.CLK
clk => ena_diff[0].CLK
clk => ena_diff[1].CLK
clk => ena_diff[2].CLK
clk => ena_diff[3].CLK
clk => ena_diff[4].CLK
clk => rate_cnt[0].CLK
clk => rate_cnt[1].CLK
clk => rate_cnt[2].CLK
clk => auk_dspip_integrator_cic_121:auk_dspip_integrator_1.clk
clk => auk_dspip_integrator_cic_121:auk_dspip_integrator_2.clk
clk => scfifo:in_fifo.clock
clk => auk_dspip_downsample_cic_121:auk_dspip_downsample_inst.clk
clk => auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0.clk
clk => auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1.clk
clk => auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.clk
reset => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.reset
reset => latency_cnt[0].ACLR
reset => latency_cnt[1].ACLR
reset => latency_cnt[2].ACLR
reset => sample_state.ACLR
reset => state.ACLR
reset => ena_diff[0].ACLR
reset => ena_diff[1].ACLR
reset => ena_diff[2].ACLR
reset => ena_diff[3].ACLR
reset => ena_diff[4].ACLR
reset => rate_cnt[0].ACLR
reset => rate_cnt[1].ACLR
reset => rate_cnt[2].ACLR
reset => auk_dspip_integrator_cic_121:auk_dspip_integrator_1.reset
reset => auk_dspip_integrator_cic_121:auk_dspip_integrator_2.reset
reset => scfifo:in_fifo.aclr
reset => auk_dspip_downsample_cic_121:auk_dspip_downsample_inst.reset
reset => auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0.reset
reset => auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1.reset
reset => auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.reset
ena => fifo_rdreq.IN1
ena => ena_diff_s[1].IN1
ena => ena_diff_s[2].IN1
ena => ena_diff_s[3].IN1
ena => ena_diff_s[4].IN1
ena => ena_dsample.IN1
ena => fifo_wrreq.IN1
ena => rate_cnt_proc.IN1
ena => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.ena
ena => auk_dspip_integrator_cic_121:auk_dspip_integrator_1.ena
ena => auk_dspip_integrator_cic_121:auk_dspip_integrator_2.ena
ena => latency_cnt[0].ENA
ena => state.ENA
ena => sample_state.ENA
ena => latency_cnt[2].ENA
ena => latency_cnt[1].ENA
din[0] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[0]
din[1] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[1]
din[2] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[2]
din[3] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[3]
din[4] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[4]
din[5] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[5]
din[6] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[6]
din[7] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[7]
din[8] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[8]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[16]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[15]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[14]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[13]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[12]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[11]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[10]
din[9] => auk_dspip_integrator_cic_121:auk_dspip_integrator_0.din[9]
dout_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[0]
dout[1] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[1]
dout[2] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[2]
dout[3] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[3]
dout[4] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[4]
dout[5] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[5]
dout[6] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[6]
dout[7] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[7]
dout[8] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[8]
dout[9] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[9]
dout[10] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[10]
dout[11] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[11]
dout[12] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[12]
dout[13] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[13]
dout[14] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[14]
dout[15] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[15]
dout[16] <= auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2.dout[16]
din_ready <= <VCC>


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0
clk => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_mvi:auto_generated.dataa[0]
dataa[1] => add_sub_mvi:auto_generated.dataa[1]
dataa[2] => add_sub_mvi:auto_generated.dataa[2]
dataa[3] => add_sub_mvi:auto_generated.dataa[3]
dataa[4] => add_sub_mvi:auto_generated.dataa[4]
dataa[5] => add_sub_mvi:auto_generated.dataa[5]
dataa[6] => add_sub_mvi:auto_generated.dataa[6]
dataa[7] => add_sub_mvi:auto_generated.dataa[7]
dataa[8] => add_sub_mvi:auto_generated.dataa[8]
dataa[9] => add_sub_mvi:auto_generated.dataa[9]
dataa[10] => add_sub_mvi:auto_generated.dataa[10]
dataa[11] => add_sub_mvi:auto_generated.dataa[11]
dataa[12] => add_sub_mvi:auto_generated.dataa[12]
dataa[13] => add_sub_mvi:auto_generated.dataa[13]
dataa[14] => add_sub_mvi:auto_generated.dataa[14]
dataa[15] => add_sub_mvi:auto_generated.dataa[15]
dataa[16] => add_sub_mvi:auto_generated.dataa[16]
datab[0] => add_sub_mvi:auto_generated.datab[0]
datab[1] => add_sub_mvi:auto_generated.datab[1]
datab[2] => add_sub_mvi:auto_generated.datab[2]
datab[3] => add_sub_mvi:auto_generated.datab[3]
datab[4] => add_sub_mvi:auto_generated.datab[4]
datab[5] => add_sub_mvi:auto_generated.datab[5]
datab[6] => add_sub_mvi:auto_generated.datab[6]
datab[7] => add_sub_mvi:auto_generated.datab[7]
datab[8] => add_sub_mvi:auto_generated.datab[8]
datab[9] => add_sub_mvi:auto_generated.datab[9]
datab[10] => add_sub_mvi:auto_generated.datab[10]
datab[11] => add_sub_mvi:auto_generated.datab[11]
datab[12] => add_sub_mvi:auto_generated.datab[12]
datab[13] => add_sub_mvi:auto_generated.datab[13]
datab[14] => add_sub_mvi:auto_generated.datab[14]
datab[15] => add_sub_mvi:auto_generated.datab[15]
datab[16] => add_sub_mvi:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_mvi:auto_generated.result[0]
result[1] <= add_sub_mvi:auto_generated.result[1]
result[2] <= add_sub_mvi:auto_generated.result[2]
result[3] <= add_sub_mvi:auto_generated.result[3]
result[4] <= add_sub_mvi:auto_generated.result[4]
result[5] <= add_sub_mvi:auto_generated.result[5]
result[6] <= add_sub_mvi:auto_generated.result[6]
result[7] <= add_sub_mvi:auto_generated.result[7]
result[8] <= add_sub_mvi:auto_generated.result[8]
result[9] <= add_sub_mvi:auto_generated.result[9]
result[10] <= add_sub_mvi:auto_generated.result[10]
result[11] <= add_sub_mvi:auto_generated.result[11]
result[12] <= add_sub_mvi:auto_generated.result[12]
result[13] <= add_sub_mvi:auto_generated.result[13]
result[14] <= add_sub_mvi:auto_generated.result[14]
result[15] <= add_sub_mvi:auto_generated.result[15]
result[16] <= add_sub_mvi:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_mvi:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_0|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1
clk => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_mvi:auto_generated.dataa[0]
dataa[1] => add_sub_mvi:auto_generated.dataa[1]
dataa[2] => add_sub_mvi:auto_generated.dataa[2]
dataa[3] => add_sub_mvi:auto_generated.dataa[3]
dataa[4] => add_sub_mvi:auto_generated.dataa[4]
dataa[5] => add_sub_mvi:auto_generated.dataa[5]
dataa[6] => add_sub_mvi:auto_generated.dataa[6]
dataa[7] => add_sub_mvi:auto_generated.dataa[7]
dataa[8] => add_sub_mvi:auto_generated.dataa[8]
dataa[9] => add_sub_mvi:auto_generated.dataa[9]
dataa[10] => add_sub_mvi:auto_generated.dataa[10]
dataa[11] => add_sub_mvi:auto_generated.dataa[11]
dataa[12] => add_sub_mvi:auto_generated.dataa[12]
dataa[13] => add_sub_mvi:auto_generated.dataa[13]
dataa[14] => add_sub_mvi:auto_generated.dataa[14]
dataa[15] => add_sub_mvi:auto_generated.dataa[15]
dataa[16] => add_sub_mvi:auto_generated.dataa[16]
datab[0] => add_sub_mvi:auto_generated.datab[0]
datab[1] => add_sub_mvi:auto_generated.datab[1]
datab[2] => add_sub_mvi:auto_generated.datab[2]
datab[3] => add_sub_mvi:auto_generated.datab[3]
datab[4] => add_sub_mvi:auto_generated.datab[4]
datab[5] => add_sub_mvi:auto_generated.datab[5]
datab[6] => add_sub_mvi:auto_generated.datab[6]
datab[7] => add_sub_mvi:auto_generated.datab[7]
datab[8] => add_sub_mvi:auto_generated.datab[8]
datab[9] => add_sub_mvi:auto_generated.datab[9]
datab[10] => add_sub_mvi:auto_generated.datab[10]
datab[11] => add_sub_mvi:auto_generated.datab[11]
datab[12] => add_sub_mvi:auto_generated.datab[12]
datab[13] => add_sub_mvi:auto_generated.datab[13]
datab[14] => add_sub_mvi:auto_generated.datab[14]
datab[15] => add_sub_mvi:auto_generated.datab[15]
datab[16] => add_sub_mvi:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_mvi:auto_generated.result[0]
result[1] <= add_sub_mvi:auto_generated.result[1]
result[2] <= add_sub_mvi:auto_generated.result[2]
result[3] <= add_sub_mvi:auto_generated.result[3]
result[4] <= add_sub_mvi:auto_generated.result[4]
result[5] <= add_sub_mvi:auto_generated.result[5]
result[6] <= add_sub_mvi:auto_generated.result[6]
result[7] <= add_sub_mvi:auto_generated.result[7]
result[8] <= add_sub_mvi:auto_generated.result[8]
result[9] <= add_sub_mvi:auto_generated.result[9]
result[10] <= add_sub_mvi:auto_generated.result[10]
result[11] <= add_sub_mvi:auto_generated.result[11]
result[12] <= add_sub_mvi:auto_generated.result[12]
result[13] <= add_sub_mvi:auto_generated.result[13]
result[14] <= add_sub_mvi:auto_generated.result[14]
result[15] <= add_sub_mvi:auto_generated.result[15]
result[16] <= add_sub_mvi:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_mvi:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_1|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2
clk => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[0]
din[1] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[1]
din[2] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[2]
din[3] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[3]
din[4] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[4]
din[5] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[5]
din[6] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[6]
din[7] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[7]
din[8] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[8]
din[9] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[9]
din[10] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[10]
din[11] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[11]
din[12] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[12]
din[13] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[13]
din[14] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[14]
din[15] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[15]
din[16] => LPM_ADD_SUB:glogic:integrator_pipeline_0_generate:u0.DATAA[16]
dout[0] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay_cic_121:glogic:integrator_pipeline_0_generate:u1.dataout[16]


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0
dataa[0] => add_sub_mvi:auto_generated.dataa[0]
dataa[1] => add_sub_mvi:auto_generated.dataa[1]
dataa[2] => add_sub_mvi:auto_generated.dataa[2]
dataa[3] => add_sub_mvi:auto_generated.dataa[3]
dataa[4] => add_sub_mvi:auto_generated.dataa[4]
dataa[5] => add_sub_mvi:auto_generated.dataa[5]
dataa[6] => add_sub_mvi:auto_generated.dataa[6]
dataa[7] => add_sub_mvi:auto_generated.dataa[7]
dataa[8] => add_sub_mvi:auto_generated.dataa[8]
dataa[9] => add_sub_mvi:auto_generated.dataa[9]
dataa[10] => add_sub_mvi:auto_generated.dataa[10]
dataa[11] => add_sub_mvi:auto_generated.dataa[11]
dataa[12] => add_sub_mvi:auto_generated.dataa[12]
dataa[13] => add_sub_mvi:auto_generated.dataa[13]
dataa[14] => add_sub_mvi:auto_generated.dataa[14]
dataa[15] => add_sub_mvi:auto_generated.dataa[15]
dataa[16] => add_sub_mvi:auto_generated.dataa[16]
datab[0] => add_sub_mvi:auto_generated.datab[0]
datab[1] => add_sub_mvi:auto_generated.datab[1]
datab[2] => add_sub_mvi:auto_generated.datab[2]
datab[3] => add_sub_mvi:auto_generated.datab[3]
datab[4] => add_sub_mvi:auto_generated.datab[4]
datab[5] => add_sub_mvi:auto_generated.datab[5]
datab[6] => add_sub_mvi:auto_generated.datab[6]
datab[7] => add_sub_mvi:auto_generated.datab[7]
datab[8] => add_sub_mvi:auto_generated.datab[8]
datab[9] => add_sub_mvi:auto_generated.datab[9]
datab[10] => add_sub_mvi:auto_generated.datab[10]
datab[11] => add_sub_mvi:auto_generated.datab[11]
datab[12] => add_sub_mvi:auto_generated.datab[12]
datab[13] => add_sub_mvi:auto_generated.datab[13]
datab[14] => add_sub_mvi:auto_generated.datab[14]
datab[15] => add_sub_mvi:auto_generated.datab[15]
datab[16] => add_sub_mvi:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_mvi:auto_generated.result[0]
result[1] <= add_sub_mvi:auto_generated.result[1]
result[2] <= add_sub_mvi:auto_generated.result[2]
result[3] <= add_sub_mvi:auto_generated.result[3]
result[4] <= add_sub_mvi:auto_generated.result[4]
result[5] <= add_sub_mvi:auto_generated.result[5]
result[6] <= add_sub_mvi:auto_generated.result[6]
result[7] <= add_sub_mvi:auto_generated.result[7]
result[8] <= add_sub_mvi:auto_generated.result[8]
result[9] <= add_sub_mvi:auto_generated.result[9]
result[10] <= add_sub_mvi:auto_generated.result[10]
result[11] <= add_sub_mvi:auto_generated.result[11]
result[12] <= add_sub_mvi:auto_generated.result[12]
result[13] <= add_sub_mvi:auto_generated.result[13]
result[14] <= add_sub_mvi:auto_generated.result[14]
result[15] <= add_sub_mvi:auto_generated.result[15]
result[16] <= add_sub_mvi:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|LPM_ADD_SUB:\glogic:integrator_pipeline_0_generate:u0|add_sub_mvi:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_integrator_cic_121:auk_dspip_integrator_2|auk_dspip_delay_cic_121:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo
data[0] => a_regfifo:subfifo.data[0]
data[1] => a_regfifo:subfifo.data[1]
data[2] => a_regfifo:subfifo.data[2]
data[3] => a_regfifo:subfifo.data[3]
data[4] => a_regfifo:subfifo.data[4]
data[5] => a_regfifo:subfifo.data[5]
data[6] => a_regfifo:subfifo.data[6]
data[7] => a_regfifo:subfifo.data[7]
data[8] => a_regfifo:subfifo.data[8]
data[9] => a_regfifo:subfifo.data[9]
data[10] => a_regfifo:subfifo.data[10]
data[11] => a_regfifo:subfifo.data[11]
data[12] => a_regfifo:subfifo.data[12]
data[13] => a_regfifo:subfifo.data[13]
data[14] => a_regfifo:subfifo.data[14]
data[15] => a_regfifo:subfifo.data[15]
data[16] => a_regfifo:subfifo.data[16]
q[0] <= a_regfifo:subfifo.q[0]
q[1] <= a_regfifo:subfifo.q[1]
q[2] <= a_regfifo:subfifo.q[2]
q[3] <= a_regfifo:subfifo.q[3]
q[4] <= a_regfifo:subfifo.q[4]
q[5] <= a_regfifo:subfifo.q[5]
q[6] <= a_regfifo:subfifo.q[6]
q[7] <= a_regfifo:subfifo.q[7]
q[8] <= a_regfifo:subfifo.q[8]
q[9] <= a_regfifo:subfifo.q[9]
q[10] <= a_regfifo:subfifo.q[10]
q[11] <= a_regfifo:subfifo.q[11]
q[12] <= a_regfifo:subfifo.q[12]
q[13] <= a_regfifo:subfifo.q[13]
q[14] <= a_regfifo:subfifo.q[14]
q[15] <= a_regfifo:subfifo.q[15]
q[16] <= a_regfifo:subfifo.q[16]
wrreq => a_regfifo:subfifo.wreq
rdreq => a_regfifo:subfifo.rreq
clock => a_regfifo:subfifo.clock
aclr => a_regfifo:subfifo.aclr
sclr => a_regfifo:subfifo.sclr
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|scfifo:in_fifo|a_regfifo:subfifo
data[0] => dff_fifo[0].DATAIN
data[1] => dff_fifo[1].DATAIN
data[2] => dff_fifo[2].DATAIN
data[3] => dff_fifo[3].DATAIN
data[4] => dff_fifo[4].DATAIN
data[5] => dff_fifo[5].DATAIN
data[6] => dff_fifo[6].DATAIN
data[7] => dff_fifo[7].DATAIN
data[8] => dff_fifo[8].DATAIN
data[9] => dff_fifo[9].DATAIN
data[10] => dff_fifo[10].DATAIN
data[11] => dff_fifo[11].DATAIN
data[12] => dff_fifo[12].DATAIN
data[13] => dff_fifo[13].DATAIN
data[14] => dff_fifo[14].DATAIN
data[15] => dff_fifo[15].DATAIN
data[16] => dff_fifo[16].DATAIN
q[0] <= dff_ra[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dff_ra[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dff_ra[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dff_ra[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dff_ra[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dff_ra[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dff_ra[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dff_ra[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dff_ra[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dff_ra[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dff_ra[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dff_ra[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dff_ra[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dff_ra[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dff_ra[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dff_ra[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dff_ra[16].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0
rreq => valid_rreq.IN0
clock => dff_fifo[16].CLK
clock => dff_fifo[15].CLK
clock => dff_fifo[14].CLK
clock => dff_fifo[13].CLK
clock => dff_fifo[12].CLK
clock => dff_fifo[11].CLK
clock => dff_fifo[10].CLK
clock => dff_fifo[9].CLK
clock => dff_fifo[8].CLK
clock => dff_fifo[7].CLK
clock => dff_fifo[6].CLK
clock => dff_fifo[5].CLK
clock => dff_fifo[4].CLK
clock => dff_fifo[3].CLK
clock => dff_fifo[2].CLK
clock => dff_fifo[1].CLK
clock => dff_fifo[0].CLK
clock => dff_full.CLK
clock => dff_ra[16].CLK
clock => dff_ra[15].CLK
clock => dff_ra[14].CLK
clock => dff_ra[13].CLK
clock => dff_ra[12].CLK
clock => dff_ra[11].CLK
clock => dff_ra[10].CLK
clock => dff_ra[9].CLK
clock => dff_ra[8].CLK
clock => dff_ra[7].CLK
clock => dff_ra[6].CLK
clock => dff_ra[5].CLK
clock => dff_ra[4].CLK
clock => dff_ra[3].CLK
clock => dff_ra[2].CLK
clock => dff_ra[1].CLK
clock => dff_ra[0].CLK
aclr => dff_ra[16].IN0
aclr => dff_fifo[16].IN0
aclr => dff_full.IN0
sclr => _.IN0
sclr => _.IN0
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= dff_full.DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= dff_full.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_downsample_cic_121:auk_dspip_downsample_inst
clk => counter_ch.CLK
clk => counter_fs[0].CLK
clk => counter_fs[1].CLK
clk => counter_fs[2].CLK
ena => rate_counter.IN1
ena => dout_valid.IN1
ena => counter_ch.ENA
reset => counter_ch.ACLR
reset => counter_fs[0].ACLR
reset => counter_fs[1].ACLR
reset => counter_fs[2].ACLR
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0
clk => auk_dspip_delay_cic_121:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_121:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_121:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_121:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_121:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_121:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_121:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_121:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_121:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_121:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_121:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_121:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_121:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_121:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_121:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_121:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_121:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_121:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_121:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_121:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|auk_dspip_delay_cic_121:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|LPM_ADD_SUB:u0
dataa[0] => add_sub_n0j:auto_generated.dataa[0]
dataa[1] => add_sub_n0j:auto_generated.dataa[1]
dataa[2] => add_sub_n0j:auto_generated.dataa[2]
dataa[3] => add_sub_n0j:auto_generated.dataa[3]
dataa[4] => add_sub_n0j:auto_generated.dataa[4]
dataa[5] => add_sub_n0j:auto_generated.dataa[5]
dataa[6] => add_sub_n0j:auto_generated.dataa[6]
dataa[7] => add_sub_n0j:auto_generated.dataa[7]
dataa[8] => add_sub_n0j:auto_generated.dataa[8]
dataa[9] => add_sub_n0j:auto_generated.dataa[9]
dataa[10] => add_sub_n0j:auto_generated.dataa[10]
dataa[11] => add_sub_n0j:auto_generated.dataa[11]
dataa[12] => add_sub_n0j:auto_generated.dataa[12]
dataa[13] => add_sub_n0j:auto_generated.dataa[13]
dataa[14] => add_sub_n0j:auto_generated.dataa[14]
dataa[15] => add_sub_n0j:auto_generated.dataa[15]
dataa[16] => add_sub_n0j:auto_generated.dataa[16]
datab[0] => add_sub_n0j:auto_generated.datab[0]
datab[1] => add_sub_n0j:auto_generated.datab[1]
datab[2] => add_sub_n0j:auto_generated.datab[2]
datab[3] => add_sub_n0j:auto_generated.datab[3]
datab[4] => add_sub_n0j:auto_generated.datab[4]
datab[5] => add_sub_n0j:auto_generated.datab[5]
datab[6] => add_sub_n0j:auto_generated.datab[6]
datab[7] => add_sub_n0j:auto_generated.datab[7]
datab[8] => add_sub_n0j:auto_generated.datab[8]
datab[9] => add_sub_n0j:auto_generated.datab[9]
datab[10] => add_sub_n0j:auto_generated.datab[10]
datab[11] => add_sub_n0j:auto_generated.datab[11]
datab[12] => add_sub_n0j:auto_generated.datab[12]
datab[13] => add_sub_n0j:auto_generated.datab[13]
datab[14] => add_sub_n0j:auto_generated.datab[14]
datab[15] => add_sub_n0j:auto_generated.datab[15]
datab[16] => add_sub_n0j:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_n0j:auto_generated.result[0]
result[1] <= add_sub_n0j:auto_generated.result[1]
result[2] <= add_sub_n0j:auto_generated.result[2]
result[3] <= add_sub_n0j:auto_generated.result[3]
result[4] <= add_sub_n0j:auto_generated.result[4]
result[5] <= add_sub_n0j:auto_generated.result[5]
result[6] <= add_sub_n0j:auto_generated.result[6]
result[7] <= add_sub_n0j:auto_generated.result[7]
result[8] <= add_sub_n0j:auto_generated.result[8]
result[9] <= add_sub_n0j:auto_generated.result[9]
result[10] <= add_sub_n0j:auto_generated.result[10]
result[11] <= add_sub_n0j:auto_generated.result[11]
result[12] <= add_sub_n0j:auto_generated.result[12]
result[13] <= add_sub_n0j:auto_generated.result[13]
result[14] <= add_sub_n0j:auto_generated.result[14]
result[15] <= add_sub_n0j:auto_generated.result[15]
result[16] <= add_sub_n0j:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_0|LPM_ADD_SUB:u0|add_sub_n0j:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1
clk => auk_dspip_delay_cic_121:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_121:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_121:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_121:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_121:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_121:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_121:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_121:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_121:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_121:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_121:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_121:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_121:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_121:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_121:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_121:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_121:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_121:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_121:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_121:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|auk_dspip_delay_cic_121:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|LPM_ADD_SUB:u0
dataa[0] => add_sub_n0j:auto_generated.dataa[0]
dataa[1] => add_sub_n0j:auto_generated.dataa[1]
dataa[2] => add_sub_n0j:auto_generated.dataa[2]
dataa[3] => add_sub_n0j:auto_generated.dataa[3]
dataa[4] => add_sub_n0j:auto_generated.dataa[4]
dataa[5] => add_sub_n0j:auto_generated.dataa[5]
dataa[6] => add_sub_n0j:auto_generated.dataa[6]
dataa[7] => add_sub_n0j:auto_generated.dataa[7]
dataa[8] => add_sub_n0j:auto_generated.dataa[8]
dataa[9] => add_sub_n0j:auto_generated.dataa[9]
dataa[10] => add_sub_n0j:auto_generated.dataa[10]
dataa[11] => add_sub_n0j:auto_generated.dataa[11]
dataa[12] => add_sub_n0j:auto_generated.dataa[12]
dataa[13] => add_sub_n0j:auto_generated.dataa[13]
dataa[14] => add_sub_n0j:auto_generated.dataa[14]
dataa[15] => add_sub_n0j:auto_generated.dataa[15]
dataa[16] => add_sub_n0j:auto_generated.dataa[16]
datab[0] => add_sub_n0j:auto_generated.datab[0]
datab[1] => add_sub_n0j:auto_generated.datab[1]
datab[2] => add_sub_n0j:auto_generated.datab[2]
datab[3] => add_sub_n0j:auto_generated.datab[3]
datab[4] => add_sub_n0j:auto_generated.datab[4]
datab[5] => add_sub_n0j:auto_generated.datab[5]
datab[6] => add_sub_n0j:auto_generated.datab[6]
datab[7] => add_sub_n0j:auto_generated.datab[7]
datab[8] => add_sub_n0j:auto_generated.datab[8]
datab[9] => add_sub_n0j:auto_generated.datab[9]
datab[10] => add_sub_n0j:auto_generated.datab[10]
datab[11] => add_sub_n0j:auto_generated.datab[11]
datab[12] => add_sub_n0j:auto_generated.datab[12]
datab[13] => add_sub_n0j:auto_generated.datab[13]
datab[14] => add_sub_n0j:auto_generated.datab[14]
datab[15] => add_sub_n0j:auto_generated.datab[15]
datab[16] => add_sub_n0j:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_n0j:auto_generated.result[0]
result[1] <= add_sub_n0j:auto_generated.result[1]
result[2] <= add_sub_n0j:auto_generated.result[2]
result[3] <= add_sub_n0j:auto_generated.result[3]
result[4] <= add_sub_n0j:auto_generated.result[4]
result[5] <= add_sub_n0j:auto_generated.result[5]
result[6] <= add_sub_n0j:auto_generated.result[6]
result[7] <= add_sub_n0j:auto_generated.result[7]
result[8] <= add_sub_n0j:auto_generated.result[8]
result[9] <= add_sub_n0j:auto_generated.result[9]
result[10] <= add_sub_n0j:auto_generated.result[10]
result[11] <= add_sub_n0j:auto_generated.result[11]
result[12] <= add_sub_n0j:auto_generated.result[12]
result[13] <= add_sub_n0j:auto_generated.result[13]
result[14] <= add_sub_n0j:auto_generated.result[14]
result[15] <= add_sub_n0j:auto_generated.result[15]
result[16] <= add_sub_n0j:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_1|LPM_ADD_SUB:u0|add_sub_n0j:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2
clk => auk_dspip_delay_cic_121:glogic:u0.clk
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
reset => auk_dspip_delay_cic_121:glogic:u0.reset
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => dout[8]~reg0.ACLR
reset => dout[9]~reg0.ACLR
reset => dout[10]~reg0.ACLR
reset => dout[11]~reg0.ACLR
reset => dout[12]~reg0.ACLR
reset => dout[13]~reg0.ACLR
reset => dout[14]~reg0.ACLR
reset => dout[15]~reg0.ACLR
reset => dout[16]~reg0.ACLR
ena => auk_dspip_delay_cic_121:glogic:u0.enable
ena => dout[16]~reg0.ENA
ena => dout[15]~reg0.ENA
ena => dout[14]~reg0.ENA
ena => dout[13]~reg0.ENA
ena => dout[12]~reg0.ENA
ena => dout[11]~reg0.ENA
ena => dout[10]~reg0.ENA
ena => dout[9]~reg0.ENA
ena => dout[8]~reg0.ENA
ena => dout[7]~reg0.ENA
ena => dout[6]~reg0.ENA
ena => dout[5]~reg0.ENA
ena => dout[4]~reg0.ENA
ena => dout[3]~reg0.ENA
ena => dout[2]~reg0.ENA
ena => dout[1]~reg0.ENA
ena => dout[0]~reg0.ENA
din[0] => auk_dspip_delay_cic_121:glogic:u0.datain[0]
din[0] => LPM_ADD_SUB:u0.DATAA[0]
din[1] => auk_dspip_delay_cic_121:glogic:u0.datain[1]
din[1] => LPM_ADD_SUB:u0.DATAA[1]
din[2] => auk_dspip_delay_cic_121:glogic:u0.datain[2]
din[2] => LPM_ADD_SUB:u0.DATAA[2]
din[3] => auk_dspip_delay_cic_121:glogic:u0.datain[3]
din[3] => LPM_ADD_SUB:u0.DATAA[3]
din[4] => auk_dspip_delay_cic_121:glogic:u0.datain[4]
din[4] => LPM_ADD_SUB:u0.DATAA[4]
din[5] => auk_dspip_delay_cic_121:glogic:u0.datain[5]
din[5] => LPM_ADD_SUB:u0.DATAA[5]
din[6] => auk_dspip_delay_cic_121:glogic:u0.datain[6]
din[6] => LPM_ADD_SUB:u0.DATAA[6]
din[7] => auk_dspip_delay_cic_121:glogic:u0.datain[7]
din[7] => LPM_ADD_SUB:u0.DATAA[7]
din[8] => auk_dspip_delay_cic_121:glogic:u0.datain[8]
din[8] => LPM_ADD_SUB:u0.DATAA[8]
din[9] => auk_dspip_delay_cic_121:glogic:u0.datain[9]
din[9] => LPM_ADD_SUB:u0.DATAA[9]
din[10] => auk_dspip_delay_cic_121:glogic:u0.datain[10]
din[10] => LPM_ADD_SUB:u0.DATAA[10]
din[11] => auk_dspip_delay_cic_121:glogic:u0.datain[11]
din[11] => LPM_ADD_SUB:u0.DATAA[11]
din[12] => auk_dspip_delay_cic_121:glogic:u0.datain[12]
din[12] => LPM_ADD_SUB:u0.DATAA[12]
din[13] => auk_dspip_delay_cic_121:glogic:u0.datain[13]
din[13] => LPM_ADD_SUB:u0.DATAA[13]
din[14] => auk_dspip_delay_cic_121:glogic:u0.datain[14]
din[14] => LPM_ADD_SUB:u0.DATAA[14]
din[15] => auk_dspip_delay_cic_121:glogic:u0.datain[15]
din[15] => LPM_ADD_SUB:u0.DATAA[15]
din[16] => auk_dspip_delay_cic_121:glogic:u0.datain[16]
din[16] => LPM_ADD_SUB:u0.DATAA[16]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|auk_dspip_delay_cic_121:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|LPM_ADD_SUB:u0
dataa[0] => add_sub_n0j:auto_generated.dataa[0]
dataa[1] => add_sub_n0j:auto_generated.dataa[1]
dataa[2] => add_sub_n0j:auto_generated.dataa[2]
dataa[3] => add_sub_n0j:auto_generated.dataa[3]
dataa[4] => add_sub_n0j:auto_generated.dataa[4]
dataa[5] => add_sub_n0j:auto_generated.dataa[5]
dataa[6] => add_sub_n0j:auto_generated.dataa[6]
dataa[7] => add_sub_n0j:auto_generated.dataa[7]
dataa[8] => add_sub_n0j:auto_generated.dataa[8]
dataa[9] => add_sub_n0j:auto_generated.dataa[9]
dataa[10] => add_sub_n0j:auto_generated.dataa[10]
dataa[11] => add_sub_n0j:auto_generated.dataa[11]
dataa[12] => add_sub_n0j:auto_generated.dataa[12]
dataa[13] => add_sub_n0j:auto_generated.dataa[13]
dataa[14] => add_sub_n0j:auto_generated.dataa[14]
dataa[15] => add_sub_n0j:auto_generated.dataa[15]
dataa[16] => add_sub_n0j:auto_generated.dataa[16]
datab[0] => add_sub_n0j:auto_generated.datab[0]
datab[1] => add_sub_n0j:auto_generated.datab[1]
datab[2] => add_sub_n0j:auto_generated.datab[2]
datab[3] => add_sub_n0j:auto_generated.datab[3]
datab[4] => add_sub_n0j:auto_generated.datab[4]
datab[5] => add_sub_n0j:auto_generated.datab[5]
datab[6] => add_sub_n0j:auto_generated.datab[6]
datab[7] => add_sub_n0j:auto_generated.datab[7]
datab[8] => add_sub_n0j:auto_generated.datab[8]
datab[9] => add_sub_n0j:auto_generated.datab[9]
datab[10] => add_sub_n0j:auto_generated.datab[10]
datab[11] => add_sub_n0j:auto_generated.datab[11]
datab[12] => add_sub_n0j:auto_generated.datab[12]
datab[13] => add_sub_n0j:auto_generated.datab[13]
datab[14] => add_sub_n0j:auto_generated.datab[14]
datab[15] => add_sub_n0j:auto_generated.datab[15]
datab[16] => add_sub_n0j:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_n0j:auto_generated.result[0]
result[1] <= add_sub_n0j:auto_generated.result[1]
result[2] <= add_sub_n0j:auto_generated.result[2]
result[3] <= add_sub_n0j:auto_generated.result[3]
result[4] <= add_sub_n0j:auto_generated.result[4]
result[5] <= add_sub_n0j:auto_generated.result[5]
result[6] <= add_sub_n0j:auto_generated.result[6]
result[7] <= add_sub_n0j:auto_generated.result[7]
result[8] <= add_sub_n0j:auto_generated.result[8]
result[9] <= add_sub_n0j:auto_generated.result[9]
result[10] <= add_sub_n0j:auto_generated.result[10]
result[11] <= add_sub_n0j:auto_generated.result[11]
result[12] <= add_sub_n0j:auto_generated.result[12]
result[13] <= add_sub_n0j:auto_generated.result[13]
result[14] <= add_sub_n0j:auto_generated.result[14]
result[15] <= add_sub_n0j:auto_generated.result[15]
result[16] <= add_sub_n0j:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|CICIP|CicFilter:CicFilter_cic_inst|CicFilter_cic:CicFilter_cic_inst|CicFilter_cic_core:cic_core|auk_dspip_differentiator_cic_121:auk_dspip_differentiator_2|LPM_ADD_SUB:u0|add_sub_n0j:auto_generated
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
dataa[16] => op_1.IN1
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
datab[16] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


