
*** Running vivado
    with args -log top_stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_stopwatch.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 29 11:01:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_stopwatch.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Vivado Runs/Final_02/Final_02.srcs/utils_1/imports/synth_1/top_stopwatch.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Vivado Runs/Final_02/Final_02.srcs/utils_1/imports/synth_1/top_stopwatch.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.191 ; gain = 467.445
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dun', assumed default net type 'wire' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/top_stopwatch.v:81]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/top_stopwatch.v:1]
INFO: [Synth 8-6157] synthesizing module 'por' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/por.v:1]
INFO: [Synth 8-6155] done synthesizing module 'por' (0#1) [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/por.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_proc' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/button_proc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_proc' (0#1) [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/button_proc.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_100ms' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/clk_divider_100ms.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_100ms' (0#1) [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/clk_divider_100ms.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_ctrl' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_ctrl' (0#1) [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_counter' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/bcd_counter.v:1]
	Parameter MAX bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bcd_counter' (0#1) [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/bcd_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'bcd_counter__parameterized0' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/bcd_counter.v:1]
	Parameter MAX bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bcd_counter__parameterized0' (0#1) [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/bcd_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (0#1) [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch.v:1]
ERROR: [Synth 8-11365] for the instance 'u_sw' of module 'stopwatch' declared at 'C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch.v:1', named port connection 'running' does not exist [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/top_stopwatch.v:73]
ERROR: [Synth 8-11365] for the instance 'u_sw' of module 'stopwatch' declared at 'C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch.v:1', named port connection 'dir' does not exist [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/top_stopwatch.v:74]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_flash' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch_flash.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'stopwatch_flash' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/stopwatch_flash.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'top_stopwatch' [C:/Users/tomih/Desktop/EE2390 Digital System Design Projects/Final_Project/Verilog Modules/top_stopwatch.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1131.855 ; gain = 572.109
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 11:01:24 2025...
