# Samsung RISC-V Talent Development Program
<br>
The RISC-V Talent Development Program, powered by Samsung Semiconductor India Research (SSIR) in collaboration with VLSI System Design (VSD), is an initiative that leverages open-source tools to teach VLSI chip design and RISC-V architecture. The program is led by esteemed instructor Kunal Ghosh.

##  Basic Details

**Name:** Manoj B
<br>
**College:** Atria Institutions of Technology  
**Email ID:** manoj2882003@gmail.com  
**GitHub Profile:** [manojDOX](https://github.com/manojDOX?tab=repositories)  
**LinkedIN Profile:** [Manoj B](https://www.linkedin.com/in/manoj-b-390821218/)

----------------------------------------------------------------------------------------------------------------

<details>
<summary><b>Task 1:</b> Task is to install all the essential tools required for this internship such as Ubuntu on VMBox, GNU Toolchain, GTKWave, Yosys and iVerilog simulator</summary>   
<br>

**1. Install Ubuntu 20.04 LTS on Oracle Virtual Machine Box**

![Ubuntu and VMBox Installation](https://github.com/manojDOX/samsung-riscv/blob/main/Task%201/virtual_machine.png)

**2. Install the RISC-V toolchain using the VDI**

### What is RISC-V GNU Toolchain?
> The RISC-V GNU Compiler Toolchain is a free and open source cross-compiler for C and C++. It supports two build modes: Generic ELF/Newlib and Linux-ELF/glibc. The toolchain can be used to create assembly instructions and sequences for execution in a simulator and target FPGA  

**3. compiling code in c**

### writing C code for printing sum up to n number

![compiling code in c](https://github.com/manojDOX/samsung-riscv/blob/main/Task%201/C_based_lab.png)

**4. generating RISC-V based O1 and Ofast**

### seen instruction reduction from O1 to Ofast

![RISC-V based result](https://github.com/manojDOX/samsung-riscv/blob/main/Task%201/RISC-V_Lab.png)

