
---------- Begin Simulation Statistics ----------
final_tick                               1021772539000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59123                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702728                       # Number of bytes of host memory used
host_op_rate                                    59317                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18700.79                       # Real time elapsed on the host
host_tick_rate                               54637930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105640417                       # Number of instructions simulated
sim_ops                                    1109265780                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.021773                       # Number of seconds simulated
sim_ticks                                1021772539000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.615187                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              138634393                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           158231007                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10911396                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        218981670                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18181817                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18393847                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          212030                       # Number of indirect misses.
system.cpu0.branchPred.lookups              278951551                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863941                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811463                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7560671                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260648115                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25424776                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50246863                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050591148                       # Number of instructions committed
system.cpu0.commit.committedOps            1052405136                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1904679581                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.276142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1379905761     72.45%     72.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    310013130     16.28%     88.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82966969      4.36%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     76445738      4.01%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17408663      0.91%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5093417      0.27%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3326980      0.17%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4094147      0.21%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25424776      1.33%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1904679581                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855141                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015790371                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326196076                       # Number of loads committed
system.cpu0.commit.membars                    3625344                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625350      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583799504     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328007531     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127131305     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052405136                       # Class of committed instruction
system.cpu0.commit.refs                     455138864                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050591148                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052405136                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.942134                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.942134                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            306742268                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3359867                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137958865                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1122100174                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               826791055                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                768961792                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7573429                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12027049                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5009139                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  278951551                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                199007565                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1097805757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2672319                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1139634270                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21848360                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136715                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         806347473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         156816210                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.558538                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1915077683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.596033                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.899336                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1117001689     58.33%     58.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               591468521     30.88%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               106536067      5.56%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78535195      4.10%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14245751      0.74%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3366344      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   85064      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3734458      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104594      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1915077683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      125311363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7650585                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               266309146                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533287                       # Inst execution rate
system.cpu0.iew.exec_refs                   476237287                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132775603                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              261988445                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            346395861                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816560                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4458573                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           133756473                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1102636833                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            343461684                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7240471                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1088112114                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1450177                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3066143                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7573429                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6497260                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67432                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14938382                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39042                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12911                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4185920                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20199785                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4813685                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12911                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1161119                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6489466                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                453558012                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1080117243                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.886305                       # average fanout of values written-back
system.cpu0.iew.wb_producers                401990633                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529368                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1080187538                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1331250157                       # number of integer regfile reads
system.cpu0.int_regfile_writes              688908501                       # number of integer regfile writes
system.cpu0.ipc                              0.514897                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514897                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626847      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            602008280     54.96%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035326      0.73%     56.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811523      0.17%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           348640327     31.83%     88.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131230232     11.98%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1095352586                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2174183                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001985                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 351554     16.17%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1664300     76.55%     92.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               158327      7.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1093899869                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4108064698                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1080117192                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1152880562                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1097194074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1095352586                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442759                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50231693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           107765                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1395                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23881779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1915077683                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571962                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797612                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1112137760     58.07%     58.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          572924082     29.92%     87.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181762114      9.49%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37657016      1.97%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8642498      0.45%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             906665      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             612550      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             325373      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             109625      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1915077683                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536835                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19268340                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2785059                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           346395861                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          133756473                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1502                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2040389046                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3157050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              282229731                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670514236                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12497424                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               836183925                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6562357                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36971                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1361704489                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1113400483                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          713081334                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                763324629                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5923490                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7573429                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25648253                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42567093                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1361704445                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        117716                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4703                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26453303                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4656                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2981887785                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2215718007                       # The number of ROB writes
system.cpu0.timesIdled                       26876821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1469                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.566687                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10303303                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11902157                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2180265                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19589019                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            328551                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         863913                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          535362                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21448128                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4636                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1368937                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12196980                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1138160                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434260                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22134037                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55049269                       # Number of instructions committed
system.cpu1.commit.committedOps              56860644                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    310640213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183043                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.827731                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    286334073     92.18%     92.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12320537      3.97%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4119383      1.33%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3712873      1.20%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       902481      0.29%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       329891      0.11%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1681642      0.54%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101173      0.03%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1138160      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    310640213                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501592                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52947038                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16121529                       # Number of loads committed
system.cpu1.commit.membars                    3622522                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622522      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31992789     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17932726     31.54%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3312466      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56860644                       # Class of committed instruction
system.cpu1.commit.refs                      21245204                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55049269                       # Number of Instructions Simulated
system.cpu1.committedOps                     56860644                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.718178                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.718178                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            264269168                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               823050                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8811901                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87905796                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14415896                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30106684                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1369325                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1176928                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4196865                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21448128                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13554640                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    297045836                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                87742                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     103163125                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4361306                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068137                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15131448                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10631854                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.327729                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         314357938                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.340611                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.846382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               252657902     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35493472     11.29%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15273785      4.86%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6445118      2.05%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1501537      0.48%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2235210      0.71%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  744191      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3740      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2983      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           314357938                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         423592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1427782                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14629885                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203293                       # Inst execution rate
system.cpu1.iew.exec_refs                    22425788                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5207925                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              230092415                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22470022                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2710107                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2600603                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7072123                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78985683                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17217863                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1128226                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63992859                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1617276                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2337094                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1369325                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5788762                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14239                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          266838                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6408                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          379                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1148                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6348493                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1948448                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           379                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       199026                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1228756                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35849947                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63625423                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.865812                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31039300                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202126                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63642079                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79919349                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42269032                       # number of integer regfile writes
system.cpu1.ipc                              0.174881                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174881                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622620      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38910617     59.75%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19179553     29.45%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3408149      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65121085                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1837899                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028223                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 296420     16.13%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1415016     76.99%     93.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               126461      6.88%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63336350                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         446541544                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63625411                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101111022                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70856217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65121085                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8129466                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22125038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           103563                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2695206                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14914782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    314357938                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.659114                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          273480820     87.00%     87.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27571492      8.77%     95.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7146851      2.27%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2922782      0.93%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2413292      0.77%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             303357      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             357966      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             121228      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              40150      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      314357938                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206877                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15929856                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1866999                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22470022                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7072123                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       314781530                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1728757202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              248311051                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37977578                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10716535                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17009531                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1813355                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16329                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103453909                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84175704                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57056018                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29830170                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3932489                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1369325                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17808885                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19078440                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103453897                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28976                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               588                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21630552                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           583                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   388496552                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161711744                       # The number of ROB writes
system.cpu1.timesIdled                           8978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5404256                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1026884                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6688758                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                697                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                301266                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7331026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14598060                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       163128                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        79799                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58440043                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3724689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116861869                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3804488                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5120828                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2804190                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4462750                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              349                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2209580                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2209577                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5120829                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21928464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21928464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    648614080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               648614080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7331119                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7331119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7331119                       # Request fanout histogram
system.membus.respLayer1.occupancy        38160546683                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27880482060                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    225504071.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   336225166.077911                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        73000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    882237500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1020194010500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1578528500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    167445738                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       167445738                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    167445738                       # number of overall hits
system.cpu0.icache.overall_hits::total      167445738                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31561827                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31561827                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31561827                       # number of overall misses
system.cpu0.icache.overall_misses::total     31561827                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412485939496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412485939496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412485939496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412485939496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    199007565                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    199007565                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    199007565                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    199007565                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158596                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158596                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158596                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158596                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13069.140120                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13069.140120                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13069.140120                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13069.140120                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1578                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.346154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29747391                       # number of writebacks
system.cpu0.icache.writebacks::total         29747391                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1814402                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1814402                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1814402                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1814402                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29747425                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29747425                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29747425                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29747425                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365451262998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365451262998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365451262998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365451262998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149479                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149479                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149479                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149479                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12285.139403                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12285.139403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12285.139403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12285.139403                       # average overall mshr miss latency
system.cpu0.icache.replacements              29747391                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    167445738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      167445738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31561827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31561827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412485939496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412485939496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    199007565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    199007565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13069.140120                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13069.140120                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1814402                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1814402                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29747425                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29747425                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365451262998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365451262998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149479                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149479                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12285.139403                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12285.139403                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          197192891                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29747391                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.628914                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        427762553                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       427762553                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    412661691                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       412661691                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    412661691                       # number of overall hits
system.cpu0.dcache.overall_hits::total      412661691                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     38549536                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      38549536                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     38549536                       # number of overall misses
system.cpu0.dcache.overall_misses::total     38549536                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 801889814878                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 801889814878                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 801889814878                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 801889814878                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451211227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451211227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451211227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451211227                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085436                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085436                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085436                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085436                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20801.542589                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20801.542589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20801.542589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20801.542589                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3187868                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       141095                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            77405                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1703                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.184265                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.850851                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26880603                       # number of writebacks
system.cpu0.dcache.writebacks::total         26880603                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12416891                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12416891                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12416891                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12416891                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26132645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26132645                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26132645                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26132645                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 428069306656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 428069306656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 428069306656                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 428069306656                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057917                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057917                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057917                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057917                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16380.634515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16380.634515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16380.634515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16380.634515                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26880603                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    292651618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      292651618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31431366                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31431366                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 575653641000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 575653641000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    324082984                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    324082984                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.096986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.096986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18314.623711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18314.623711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8233679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8233679                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23197687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23197687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 336943565000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 336943565000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14524.877631                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14524.877631                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120010073                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120010073                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7118170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7118170                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 226236173878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 226236173878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127128243                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127128243                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31782.912445                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31782.912445                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4183212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4183212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2934958                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2934958                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91125741656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91125741656                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31048.397168                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31048.397168                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2439                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2439                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          711                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          711                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5874000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5874000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.225714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.225714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8261.603376                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8261.603376                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          693                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          693                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1142000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005714                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63444.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63444.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       645000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       645000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3082                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3082                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048994                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048994                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4271.523179                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4271.523179                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       494000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       494000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048994                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048994                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3271.523179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3271.523179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757379                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757379                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64282835500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64282835500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811463                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811463                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418103                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418103                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84875.386695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84875.386695                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757379                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757379                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63525456500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63525456500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418103                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418103                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83875.386695                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83875.386695                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988092                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          440610278                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26889767                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.385798                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988092                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999628                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999628                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932947643                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932947643                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29682707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25101758                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8664                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              512086                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55305215                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29682707                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25101758                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8664                       # number of overall hits
system.l2.overall_hits::.cpu1.data             512086                       # number of overall hits
system.l2.overall_hits::total                55305215                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64717                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1777717                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1269561                       # number of demand (read+write) misses
system.l2.demand_misses::total                3114795                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64717                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1777717                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2800                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1269561                       # number of overall misses
system.l2.overall_misses::total               3114795                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5890656493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 171937793657                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    275936498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 129961402904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     308065789552                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5890656493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 171937793657                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    275936498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 129961402904                       # number of overall miss cycles
system.l2.overall_miss_latency::total    308065789552                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29747424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26879475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1781647                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58420010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29747424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26879475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1781647                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58420010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.066137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.244243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.712577                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053317                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.066137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.244243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.712577                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053317                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91021.779332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96718.315489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98548.749286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102367.198507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98904.033669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91021.779332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96718.315489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98548.749286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102367.198507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98904.033669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              89132                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2246                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.684773                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3329896                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2804190                       # number of writebacks
system.l2.writebacks::total                   2804190                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         121405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52037                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              173817                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        121405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52037                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             173817                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1656312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1217524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2940978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1656312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1217524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4477691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7418669                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5234540993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 146699667187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    238105498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 113442214413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 265614528091                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5234540993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 146699667187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    238105498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 113442214413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 379043689357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 644658217448                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.227582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.683370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.227582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.683370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126988                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81114.174035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88570.068433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91263.126869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93174.520102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90315.034009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81114.174035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88570.068433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91263.126869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93174.520102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84651.595958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86896.748925                       # average overall mshr miss latency
system.l2.replacements                       10974204                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6459282                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6459282                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6459282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6459282                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51800058                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51800058                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51800058                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51800058                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4477691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4477691                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 379043689357                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 379043689357                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84651.595958                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84651.595958                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       273000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       273000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.708333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3956.521739                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1046000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       326500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1372500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.708333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.862500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20115.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19205.882353                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19891.304348                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       244000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       263500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20269.230769                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2430789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           196281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2627070                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1254221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1035598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2289819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 122390969387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104438393985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  226829363372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3685010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1231879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4916889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.340358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.840665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.465705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97583.256369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100848.392895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99059.953373                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57026                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25303                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            82329                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1197195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1010295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2207490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 105749803902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91975532991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 197725336893                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.324882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.820125                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.448961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88331.311025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91038.293757                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89570.207291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29682707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29691371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64717                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            67517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5890656493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    275936498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6166592991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29747424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29758888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.244243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91021.779332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98548.749286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91333.930580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          184                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          191                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           375                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5234540993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    238105498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5472646491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.227582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81114.174035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91263.126869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81508.541464                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22670969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       315805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22986774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       523496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       233963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          757459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49546824270                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  25523008919                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75069833189                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23194465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       549768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23744233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.425567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94646.041746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109089.936952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99107.454250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        64379                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26734                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        91113                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       459117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       207229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       666346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40949863285                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  21466681422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62416544707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019794                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.376939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89192.653038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103589.176331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93669.872269                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          209                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               218                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             164                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3678500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       295500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3974000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          360                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           382                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.419444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.590909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.429319                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24360.927152                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22730.769231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24231.707317                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           58                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           93                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1856495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       181000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2037495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.258333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.409091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.267016                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19962.311828                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20111.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19975.441176                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   120895056                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10974484                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.016013                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.503534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.649868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.855333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.316886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.666911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.414118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.338545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 944413204                       # Number of tag accesses
system.l2.tags.data_accesses                944413204                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4130048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     106111872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        166976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      77972096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    280764928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          469145920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4130048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       166976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4297024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179468160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179468160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1657998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1218314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4386952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7330405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2804190                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2804190                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4042042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103850777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           163418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76310620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    274782221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459149079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4042042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       163418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4205460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175643945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175643945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175643945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4042042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103850777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          163418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76310620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    274782221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            634793024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2769093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1605379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1197631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4376120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006361293750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14496072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2608039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7330406                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2804190                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7330406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2804190                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  84135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35097                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            362651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            377340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            357541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            543502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            492464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            536096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            513541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            472310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            624234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           503299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           461047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           388057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           399095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           434046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           385411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            139473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            129276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            159392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            221558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            220351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            198724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            249011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           187658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           153591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           157413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           180685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           140148                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 249051983406                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                36231355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            384919564656                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34369.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53119.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5371853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1629240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7330406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2804190                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1682609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1810464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1168418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  768774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  340695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  278680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  235579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  203750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  172731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  141357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 118602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 134436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  75710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  39074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  27901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  21077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 118858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 153301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 168860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 177331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 186650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 189350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 192201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 196192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 187242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 184735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 180942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 175212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     13                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3014235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.650854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.162702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.209075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1061234     35.21%     35.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1152587     38.24%     73.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       291284      9.66%     83.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       162901      5.40%     88.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       119501      3.96%     92.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58942      1.96%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29837      0.99%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21545      0.71%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116404      3.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3014235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.734724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.567192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.321416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169558    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.306871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146049     86.13%     86.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3629      2.14%     88.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12548      7.40%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4388      2.59%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1717      1.01%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              647      0.38%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              309      0.18%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              140      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               63      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              463761344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5384640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177220544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               469145984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179468160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    459.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1021772527500                       # Total gap between requests
system.mem_ctrls.avgGap                     100820.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4130048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    102744256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       166976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     76648384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    280071680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177220544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4042042.472625113092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 100554920.080896779895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 163417.975749688834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75015114.494087994099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 274103745.510819554329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173444222.892743051052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1657998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1218314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4386953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2804190                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2556978937                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78301830639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    128123685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62899462993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 241033168402                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24362285636644                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39623.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47226.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49108.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51628.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54943.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8687815.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11082136800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5890272630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26185942860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7728105600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     80657363280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164618937780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     253734181440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       549896940390                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.179408                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 657916969365                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34119020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 329736549635                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10439601060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5548749195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25552432080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6726445020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     80657363280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     255481159200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     177218626560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       561624376395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.656949                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 457987977611                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34119020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 529665541389                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10286760702.380953                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47059150559.417290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 345859580500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   157684640000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 864087899000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13540975                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13540975                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13540975                       # number of overall hits
system.cpu1.icache.overall_hits::total       13540975                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13665                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13665                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13665                       # number of overall misses
system.cpu1.icache.overall_misses::total        13665                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    481678500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    481678500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    481678500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    481678500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13554640                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13554640                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13554640                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13554640                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35249.066959                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35249.066959                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35249.066959                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35249.066959                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11432                       # number of writebacks
system.cpu1.icache.writebacks::total            11432                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2201                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2201                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2201                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2201                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11464                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11464                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11464                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11464                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    392284000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    392284000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    392284000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    392284000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000846                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000846                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000846                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000846                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34218.771807                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34218.771807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34218.771807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34218.771807                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11432                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13540975                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13540975                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13665                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13665                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    481678500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    481678500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13554640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13554640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35249.066959                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35249.066959                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2201                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2201                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11464                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11464                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    392284000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    392284000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34218.771807                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34218.771807                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.195227                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13396632                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11432                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1171.853744                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        294018500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.195227                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27120744                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27120744                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16423919                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16423919                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16423919                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16423919                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3787646                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3787646                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3787646                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3787646                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 245936419586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 245936419586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 245936419586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 245936419586                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20211565                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20211565                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20211565                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20211565                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187400                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187400                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187400                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187400                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64931.205183                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64931.205183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64931.205183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64931.205183                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       763994                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       138211                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16069                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1307                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.544589                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   105.746748                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1781020                       # number of writebacks
system.cpu1.dcache.writebacks::total          1781020                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2704069                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2704069                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2704069                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2704069                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1083577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1083577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1083577                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1083577                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77536191897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77536191897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77536191897                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77536191897                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053612                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053612                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053612                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053612                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71555.774898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71555.774898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71555.774898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71555.774898                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1781020                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14713037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14713037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2186493                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2186493                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 130415844000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 130415844000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16899530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16899530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.129382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.129382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59646.129212                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59646.129212                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1636378                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1636378                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30165470000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30165470000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032552                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032552                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54834.843624                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54834.843624                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1710882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1710882                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1601153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1601153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 115520575586                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 115520575586                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3312035                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3312035                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.483435                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.483435                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72148.367824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72148.367824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1067691                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1067691                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       533462                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       533462                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47370721897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47370721897                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.161068                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.161068                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88798.680875                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88798.680875                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7436000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7436000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.371739                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.371739                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43485.380117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43485.380117                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3404500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3404500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097826                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097826                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 75655.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75655.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       783000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       783000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7118.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7118.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       674000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       674000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6127.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6127.272727                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103708                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103708                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707489                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707489                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62311697500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62311697500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390620                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390620                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88074.440027                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88074.440027                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707489                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707489                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61604208500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61604208500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390620                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390620                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87074.440027                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87074.440027                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.752418                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19317768                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1790970                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.786204                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        294030000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.752418                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929763                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929763                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45838320                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45838320                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1021772539000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53503979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9263472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51961159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8170014                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6719358                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             360                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            620                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4935320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4935320                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29758888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23745092                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89242238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80650688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        34360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5353946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175281232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3807668096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3440644928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1465344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228010624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7477788992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17713382                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180702976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         76134489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053411                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229467                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72147848     94.76%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3906840      5.13%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  79800      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           76134489                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116851913921                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40337447662                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44624026704                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2687867428                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          17316258                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1132041557500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 451557                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715244                       # Number of bytes of host memory used
host_op_rate                                   453741                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2796.14                       # Real time elapsed on the host
host_tick_rate                               39436135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1262618063                       # Number of instructions simulated
sim_ops                                    1268723182                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110269                       # Number of seconds simulated
sim_ticks                                110269018500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.459390                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16222901                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17737819                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1607230                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         24912851                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1418831                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1434411                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15580                       # Number of indirect misses.
system.cpu0.branchPred.lookups               31673532                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5917                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4410                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1044512                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20724122                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3773111                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2598899                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       10865634                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82479366                       # Number of instructions committed
system.cpu0.commit.committedOps              83774516                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    212100562                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.394975                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.272928                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    178627370     84.22%     84.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16273719      7.67%     91.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7105800      3.35%     95.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3835351      1.81%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1370307      0.65%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       725405      0.34%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       236490      0.11%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       153009      0.07%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3773111      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    212100562                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2455573                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78656801                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18880034                       # Number of loads committed
system.cpu0.commit.membars                    1943601                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1944084      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60891384     72.68%     75.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18884132     22.54%     97.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1969098      2.35%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83774516                       # Class of committed instruction
system.cpu0.commit.refs                      20853608                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82479366                       # Number of Instructions Simulated
system.cpu0.committedOps                     83774516                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.652075                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.652075                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            142715958                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               563199                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13177102                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             104449552                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                19456615                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 49825998                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1045280                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               112367                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1252686                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   31673532                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16569467                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    190673688                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               147787                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     113063844                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3216014                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144799                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          22014671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17641732                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.516883                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         214296537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.567848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.108324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               146172096     68.21%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                37781436     17.63%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21424067     10.00%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3666096      1.71%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  709572      0.33%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  720340      0.34%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3143865      1.47%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  675701      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3364      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           214296537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1404                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     918                       # number of floating regfile writes
system.cpu0.idleCycles                        4444962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1064207                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22505495                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.421326                       # Inst execution rate
system.cpu0.iew.exec_refs                    23551366                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2184269                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6609099                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21472228                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            694662                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2187597                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2332313                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94537029                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21367097                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           425978                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92161397                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                104317                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             23349347                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1045280                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23515859                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       274522                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           47572                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          528                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2812                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2592194                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       358739                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           528                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       341107                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        723100                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 65983356                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91014555                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.771285                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50892002                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.416083                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91087248                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119236814                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66557495                       # number of integer regfile writes
system.cpu0.ipc                              0.377063                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.377063                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1944465      2.10%      2.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66838590     72.19%     74.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28677      0.03%     74.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57238      0.06%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 51      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                553      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                45      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21532105     23.26%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2184805      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            357      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92587374                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1544                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3038                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1480                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1679                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     249553                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002695                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 194429     77.91%     77.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     77.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     91      0.04%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     77.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 49108     19.68%     97.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5843      2.34%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               34      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90890918                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         399746438                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91013075                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        105298370                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91849863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92587374                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2687166                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       10762516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            28637                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         88267                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4510367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    214296537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.432053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.901119                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          158360631     73.90%     73.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           32708668     15.26%     89.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16102604      7.51%     96.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3435883      1.60%     98.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2306037      1.08%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             541421      0.25%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             567110      0.26%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             161528      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112655      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      214296537                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.423273                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           953050                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          219824                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21472228                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2332313                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2066                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       218741499                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1797950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31219518                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             61017444                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                542121                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                20850890                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16376948                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                64963                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            126688513                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              97481933                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70900430                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 49452098                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                858171                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1045280                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18794835                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9882991                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1513                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       126687000                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      92933916                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1189674                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6949696                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1189549                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   302963558                       # The number of ROB reads
system.cpu0.rob.rob_writes                  191527965                       # The number of ROB writes
system.cpu0.timesIdled                         168190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  366                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.593726                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12674868                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13838140                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           638275                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17800083                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1039330                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1041239                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1909                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24026276                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1066                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1067                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           637124                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  19030849                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3383552                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2371089                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14678424                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            74498280                       # Number of instructions committed
system.cpu1.commit.committedOps              75682886                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    160000048                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.473018                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.389054                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    130821620     81.76%     81.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13053281      8.16%     89.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6623212      4.14%     94.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3970777      2.48%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1175403      0.73%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       299921      0.19%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       504757      0.32%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       167525      0.10%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3383552      2.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    160000048                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1684193                       # Number of function calls committed.
system.cpu1.commit.int_insts                 70765777                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16604930                       # Number of loads committed
system.cpu1.commit.membars                    1777030                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1777030      2.35%      2.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55841101     73.78%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16605997     21.94%     98.07% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1458582      1.93%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         75682886                       # Class of committed instruction
system.cpu1.commit.refs                      18064579                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   74498280                       # Number of Instructions Simulated
system.cpu1.committedOps                     75682886                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.181625                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.181625                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            109224238                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1215                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12084859                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92637748                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10507817                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40292559                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                637425                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1515                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1526721                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24026276                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14733929                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    146495604                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                86841                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      95702503                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1277152                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147829                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15054580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13714198                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.588840                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         162188760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.598206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.945035                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100129388     61.74%     61.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36238140     22.34%     84.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20853877     12.86%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3466963      2.14%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  146386      0.09%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  694143      0.43%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     304      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  659079      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     480      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           162188760                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         338534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              676761                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21298760                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.528446                       # Inst execution rate
system.cpu1.iew.exec_refs                    20784875                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1512139                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8026420                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20162641                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652655                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           156061                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1671677                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90274571                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19272736                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           545252                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85886869                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                141317                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12676772                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                637425                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12889046                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        64792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             675                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3557711                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       212028                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            35                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       394834                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        281927                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65471041                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85110465                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.748541                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49007765                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.523669                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85251653                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111772687                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62331705                       # number of integer regfile writes
system.cpu1.ipc                              0.458374                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.458374                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1777312      2.06%      2.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63715474     73.72%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 101      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19426937     22.48%     98.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1512201      1.75%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86432121                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     259100                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002998                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 237603     91.70%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21475      8.29%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   22      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84913909                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         335356480                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85110465                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        104866281                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87727822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86432121                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2546749                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14591685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            44378                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        175660                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6683084                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    162188760                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.532911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.030197                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          113191008     69.79%     69.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26618652     16.41%     86.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15246689      9.40%     95.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2717798      1.68%     97.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2444800      1.51%     98.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             757074      0.47%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             982343      0.61%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             135099      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              95297      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      162188760                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.531801                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           931446                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          228187                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20162641                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1671677                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    282                       # number of misc regfile reads
system.cpu1.numCycles                       162527294                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    57919473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               23149803                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54851526                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                623755                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11224933                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7785883                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                58725                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            119974502                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91538379                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66974653                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40798439                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                834120                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                637425                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10189710                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12123127                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       119974502                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      76188450                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            653976                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3869849                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        653958                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   246976688                       # The number of ROB reads
system.cpu1.rob.rob_writes                  182985675                       # The number of ROB writes
system.cpu1.timesIdled                           4165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3385463                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               460136                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3953003                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 81                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                191470                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4765030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9477461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       114807                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        81396                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3318494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2276367                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6639649                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2357763                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4741862                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       268618                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4444056                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              943                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1289                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20470                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4741863                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14239785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14239785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    321980288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321980288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1462                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4764787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4764787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4764787                       # Request fanout histogram
system.membus.respLayer1.occupancy        24726842906                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11585863116                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   110269018500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   110269018500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                108                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           54                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16648185.185185                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21145387.227767                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           54    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        47500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     54718000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             54                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   109370016500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    899002000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     16323296                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16323296                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     16323296                       # number of overall hits
system.cpu0.icache.overall_hits::total       16323296                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       246170                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        246170                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       246170                       # number of overall misses
system.cpu0.icache.overall_misses::total       246170                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5637796500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5637796500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5637796500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5637796500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16569466                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16569466                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16569466                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16569466                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014857                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014857                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22902.045335                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22902.045335                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22902.045335                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22902.045335                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1121                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.743590                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       213854                       # number of writebacks
system.cpu0.icache.writebacks::total           213854                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        32298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        32298                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        32298                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        32298                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       213872                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       213872                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       213872                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       213872                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4815879500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4815879500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4815879500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4815879500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012908                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012908                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012908                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012908                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22517.578271                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22517.578271                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22517.578271                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22517.578271                       # average overall mshr miss latency
system.cpu0.icache.replacements                213854                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     16323296                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16323296                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       246170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       246170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5637796500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5637796500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16569466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16569466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22902.045335                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22902.045335                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        32298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        32298                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       213872                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       213872                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4815879500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4815879500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012908                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22517.578271                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22517.578271                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16537438                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           213904                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            77.312430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33352804                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33352804                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17486321                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17486321                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17486321                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17486321                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3758996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3758996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3758996                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3758996                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 231740885019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 231740885019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 231740885019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 231740885019                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21245317                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21245317                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21245317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21245317                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.176933                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.176933                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.176933                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.176933                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61649.675876                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61649.675876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61649.675876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61649.675876                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17977394                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2402                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           341136                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.698613                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.787879                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1915710                       # number of writebacks
system.cpu0.dcache.writebacks::total          1915710                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1848736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1848736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1848736                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1848736                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1910260                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1910260                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1910260                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1910260                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 133715570023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 133715570023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 133715570023                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 133715570023                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089914                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089914                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089914                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69998.623236                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69998.623236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69998.623236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69998.623236                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1915710                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16581717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16581717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3344475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3344475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 209560016500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 209560016500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19926192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19926192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.167843                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.167843                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62658.568684                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62658.568684                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1487437                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1487437                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1857038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1857038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 131135235000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 131135235000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70615.267431                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70615.267431                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       904604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        904604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       414521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       414521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22180868519                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22180868519                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1319125                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1319125                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.314239                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.314239                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53509.637676                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53509.637676                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       361299                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       361299                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53222                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53222                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2580335023                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2580335023                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040346                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040346                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48482.488877                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48482.488877                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       651465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       651465                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        10895                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        10895                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    192316000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    192316000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       662360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       662360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.016449                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.016449                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17651.766866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17651.766866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         4566                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         4566                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6329                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6329                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    150555500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    150555500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23788.197188                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23788.197188                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       647499                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       647499                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2536                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2536                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     43512000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     43512000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       650035                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       650035                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003901                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003901                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17157.728707                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17157.728707                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2536                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2536                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     40977000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     40977000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003901                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003901                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 16158.123028                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16158.123028                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3712                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3712                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          698                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          698                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11191500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11191500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4410                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4410                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.158277                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.158277                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16033.667622                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16033.667622                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          698                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          698                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10493500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10493500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.158277                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.158277                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15033.667622                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15033.667622                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994292                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20710228                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1916733                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.804962                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994292                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999822                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47040945                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47040945                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              190245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              667495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1821                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              465930                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1325491                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             190245                       # number of overall hits
system.l2.overall_hits::.cpu0.data             667495                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1821                       # number of overall hits
system.l2.overall_hits::.cpu1.data             465930                       # number of overall hits
system.l2.overall_hits::total                 1325491                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             23619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1247247                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            714472                       # number of demand (read+write) misses
system.l2.demand_misses::total                1988239                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            23619                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1247247                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2901                       # number of overall misses
system.l2.overall_misses::.cpu1.data           714472                       # number of overall misses
system.l2.overall_misses::total               1988239                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2025868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 122757279976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    252943000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74518272359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     199554363335                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2025868000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 122757279976                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    252943000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74518272359                       # number of overall miss cycles
system.l2.overall_miss_latency::total    199554363335                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          213864                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1914742                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1180402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3313730                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         213864                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1914742                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1180402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3313730                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.110439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.651392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.614358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.605279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.600000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.110439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.651392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.614358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.605279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.600000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85772.810026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98422.589893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87191.658049                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104298.380285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100367.392117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85772.810026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98422.589893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87191.658049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104298.380285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100367.392117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             210807                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9384                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.464514                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2036140                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              268618                       # number of writebacks
system.l2.writebacks::total                    268618                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          69776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          20973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               91060                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         69776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         20973                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              91060                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        23408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1177471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       693499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1897179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        23408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1177471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       693499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2922316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4819495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1778022500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 106791165514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    220996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  66298086872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175088271386                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1778022500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 106791165514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    220996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  66298086872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 234410608303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 409498879689                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.109453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.614950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.593181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.587511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.572521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.109453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.614950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.593181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.587511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.454402                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75957.899009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90695.367881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78899.143163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95599.397940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92288.746284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75957.899009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90695.367881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78899.143163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95599.397940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80213.983807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84967.175957                       # average overall mshr miss latency
system.l2.replacements                        7004968                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       322635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           322635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       322635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       322635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2886563                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2886563                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2886563                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2886563                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2922316                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2922316                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 234410608303                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 234410608303                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80213.983807                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80213.983807                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                110                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       545000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       739500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1284500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.479592                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.512195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.497738                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11595.744681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 11738.095238                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11677.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       946500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1285000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2231500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.479592                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.504065                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.493213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20138.297872                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20725.806452                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20472.477064                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          1572                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1592                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          613                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              659                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     13140500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       295500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13436000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.280549                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.696970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.292759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21436.378467                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6423.913043                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 20388.467375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          613                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          659                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12422000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       927500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13349500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.280549                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.696970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.292759                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20264.274062                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20163.043478                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20257.207891                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43593                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          27524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          21218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48742                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2211366499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1740936499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3952302998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.523350                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.533880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.527882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80343.209526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82049.981101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81086.188462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14705                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13625                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28330                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        12819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1157710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    791469999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1949179999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.243744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.191053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.221065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90312.036820                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104236.796918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95491.867480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        190245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             192066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        23619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2025868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    252943000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2278811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       213864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         218586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.110439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.614358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.121325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85772.810026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87191.658049                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85928.016591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          211                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           311                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        23408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1778022500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    220996500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1999019000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.109453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.593181                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75957.899009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78899.143163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76272.234729                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       642427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       447405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1089832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1219723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       693254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1912977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 120545913477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  72777335860                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 193323249337                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1862150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1140659                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3002809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.655008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.607766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.637062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98830.565200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104979.323394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101058.846676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        55071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7348                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        62419                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1164652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       685906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1850558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 105633455514                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  65506616873                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 171140072387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.625434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.601324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.616276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90699.587099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95503.781674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92480.253192                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          333                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               333                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          223                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             223                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       338500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       338500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          556                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           556                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.401079                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.401079                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1517.937220                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1517.937220                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          222                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          222                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.399281                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.399281                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19153.153153                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19153.153153                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999104                       # Cycle average of tags in use
system.l2.tags.total_refs                     9299688                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7005366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.327509                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.239669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.562224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.835823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.037637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.296838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.284995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.169310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.078713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.457763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59213182                       # Number of tag accesses
system.l2.tags.data_accesses                 59213182                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1498112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      75410816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        179264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44389376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    183311168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          304788736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1498112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       179264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1677376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17191552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17191552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          23408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1178294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         693584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2864237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4762324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       268618                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             268618                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13585974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        683880359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1625697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        402555283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1662399561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2764046875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13585974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1625697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15211671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      155905550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            155905550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      155905550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13585974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       683880359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1625697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       402555283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1662399561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2919952425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    265125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     23409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1170466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    691141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2858890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002051899250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7798298                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             250753                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4762325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     268618                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4762325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   268618                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15618                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3493                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            197984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            196965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            198163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            426815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            584358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            522005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            413779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            410918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           315615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           262457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           213172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           206746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           206541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           206227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12505                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 152375295593                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23733535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            241376051843                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32101.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50851.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3849945                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  241499                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4762325                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               268618                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  781962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  853545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  573184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  480238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  376750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  314705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  258340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  214860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  176012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  146780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 131315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 163428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 114488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  59811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  42943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  18553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       920387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.501472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.936857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.684641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       114556     12.45%     12.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       378695     41.15%     53.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       122748     13.34%     66.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68794      7.47%     74.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47203      5.13%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33076      3.59%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23212      2.52%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16869      1.83%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115234     12.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       920387                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     306.891705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1552.936283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15252     98.61%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           34      0.22%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           19      0.12%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           12      0.08%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            2      0.01%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.01%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            4      0.03%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           18      0.12%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           13      0.08%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263           11      0.07%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287           13      0.08%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311           12      0.08%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            4      0.03%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            3      0.02%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            5      0.03%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            9      0.06%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           11      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            9      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            7      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           10      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            8      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15467                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.141269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.022164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.273068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10020     64.78%     64.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              544      3.52%     68.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2885     18.65%     86.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              799      5.17%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              281      1.82%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              189      1.22%     95.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              144      0.93%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              133      0.86%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              117      0.76%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               98      0.63%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               73      0.47%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               56      0.36%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               42      0.27%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               21      0.14%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               20      0.13%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               11      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                6      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                6      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                4      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15467                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              303789248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  999552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16967936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               304788800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17191552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2754.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       153.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2764.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    155.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  110269006500                       # Total gap between requests
system.mem_ctrls.avgGap                      21918.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1498176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     74909824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       179264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44233024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    182968960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16967936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13586554.232365820557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 679336997.998218297958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1625696.886020618724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 401137369.332801342010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1659296169.395032882690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 153877636.990121573210                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        23409                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1178294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       693584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2864237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       268618                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    809912364                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  58077032439                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    104110265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37578721637                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 144806275138                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2686127261200                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34598.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49289.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37168.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54180.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50556.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9999803.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3216320100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1709514675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15961148700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          626838480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8704531680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48675913800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1353059520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80247326955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        727.741373                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3082195928                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3682120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 103504702572                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3355243080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1783353990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17930325000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          757108800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8704531680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48789262860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1257607680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82577433090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        748.872478                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2835337629                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3682120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 103751560871                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                392                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          197                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    147235885.786802                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   276631953.873326                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          197    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    965282500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            197                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    81263549000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  29005469500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14729035                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14729035                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14729035                       # number of overall hits
system.cpu1.icache.overall_hits::total       14729035                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4894                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4894                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4894                       # number of overall misses
system.cpu1.icache.overall_misses::total         4894                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    294680000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    294680000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    294680000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    294680000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14733929                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14733929                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14733929                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14733929                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000332                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000332                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60212.505108                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60212.505108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60212.505108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60212.505108                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4722                       # number of writebacks
system.cpu1.icache.writebacks::total             4722                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          172                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4722                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4722                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4722                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4722                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    280221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    280221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    280221500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    280221500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000320                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000320                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000320                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000320                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59343.816180                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59343.816180                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59343.816180                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59343.816180                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4722                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14729035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14729035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    294680000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    294680000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14733929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14733929                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000332                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60212.505108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60212.505108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4722                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4722                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    280221500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    280221500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59343.816180                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59343.816180                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14889564                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4754                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3132.007573                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29472580                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29472580                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16313620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16313620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16313620                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16313620                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3056271                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3056271                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3056271                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3056271                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188375376499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188375376499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188375376499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188375376499                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19369891                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19369891                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19369891                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19369891                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.157785                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.157785                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.157785                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.157785                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61635.691501                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61635.691501                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61635.691501                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61635.691501                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4863359                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10464                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            74852                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            113                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.973000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.601770                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1179699                       # number of writebacks
system.cpu1.dcache.writebacks::total          1179699                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1881004                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1881004                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1881004                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1881004                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1175267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1175267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1175267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1175267                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  81950997000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  81950997000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  81950997000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81950997000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.060675                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060675                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.060675                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060675                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69729.684404                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69729.684404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69729.684404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69729.684404                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1179699                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15815642                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15815642                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2688377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2688377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 168044689000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 168044689000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18504019                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18504019                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62507.858459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62507.858459                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1552891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1552891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1135486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1135486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79953731000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79953731000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.061364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.061364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70413.665162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70413.665162                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       497978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        497978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       367894                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       367894                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  20330687499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  20330687499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       865872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       865872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424883                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424883                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55262.351381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55262.351381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       328113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       328113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39781                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39781                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1997266000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1997266000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 50206.530756                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50206.530756                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       584992                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       584992                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7922                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7922                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    203894500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    203894500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       592914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       592914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013361                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013361                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25737.755617                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25737.755617                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           88                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           88                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7834                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7834                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    188983000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    188983000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24123.436303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24123.436303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       592337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       592337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          356                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          356                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2910500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2910500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       592693                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       592693                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000601                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000601                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8175.561798                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8175.561798                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          355                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          355                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2564500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2564500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000599                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7223.943662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7223.943662                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       139500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       139500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       130500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          563                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          563                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6378000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6378000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1067                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1067                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.527648                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.527648                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11328.596803                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11328.596803                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          563                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          563                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      5815000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      5815000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.527648                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.527648                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10328.596803                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10328.596803                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.806447                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18677406                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1183250                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.784835                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.806447                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993951                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993951                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42296354                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42296354                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110269018500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3225227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       591253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2991347                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6736350                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4394882                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1045                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2881                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3926                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        218595                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3006633                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          556                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          556                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       641590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5753114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3544315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9953185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     27373888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    245148928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       604416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    151046272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424173504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11405538                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17462528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14723915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.173585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.393077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12249465     83.19%     83.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2393054     16.25%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  81396      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14723915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6635366873                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2878092919                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         320984646                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1776438098                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7139387                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
