// The functions of `src/internal/vg_dsa_probable_prime_2048.rs` of `verified-garbage-asm-riscv64`, as text: generated from
// Lean (`lean/VerifiedGarbage/TCB/Rust.lean`) with them, and not compiled.
// Each instruction the printer encodes is here as its text, and in
// `src/` as its machine code, which `lean/VerifiedGarbage/TCB/<ISA>/Encode.lean`
// gives.

vg_dsa_probable_prime_2048:
	.option push
	.option arch, +m, +c
	sd s0, 384(a0)
	sd s1, 392(a0)
	sd s2, 400(a0)
	sd s3, 408(a0)
	sd s4, 416(a0)
	sd s5, 424(a0)
	sd s6, 432(a0)
	sd s7, 440(a0)
	sd s8, 448(a0)
	sd s9, 456(a0)
	sd s10, 464(a0)
	sd s11, 472(a0)
	sd ra, 480(a0)
	sd a4, 488(a0)
	addi s6, a0, 512
	addi a7, s6, 256
	addi t0, zero, 32
	addi s5, zero, 272
	addi t1, zero, 984
	addi t2, zero, 0
	addi t3, zero, 64
	addi t4, zero, 1024
	addi t5, zero, 256
	addi t6, zero, 0
	addi t6, t6, -1
	srli t6, t6, 0
	sd t1, 0(s6)
	sd t0, 48(s6)
	sd t4, 128(s6)
	sd a2, 136(s6)
	sd a3, 144(s6)
	sd t2, 152(s6)
	sd t3, 168(s6)
	sd t6, 192(s6)
	sd t5, 216(s6)
	sd s5, 224(s6)
	addi t2, a7, 0
	sd t2, 64(s6)
	addi t2, a7, 0
	add t2, t2, s5
	sd t2, 72(s6)
	addi t2, a7, 0
	add t2, t2, s5
	add t2, t2, s5
	sd t2, 80(s6)
	addi t2, a7, 0
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	sd t2, 88(s6)
	addi t2, a7, 0
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	sd t2, 96(s6)
	addi t2, a7, 0
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	sd t2, 104(s6)
	addi t2, a7, 0
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	sd t2, 112(s6)
	addi t2, a7, 0
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	sd t2, 120(s6)
	addi s7, a0, 0
	addi s8, zero, 256
	addi t3, a7, 0
	addi t5, t0, 0
	addi s0, zero, 0
20:
	sd s0, 0(t3)
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 20b
	add t4, a7, s8
	addi t4, t4, -1
	addi a0, s7, 0
	addi t5, s8, 0
21:
	lbu s0, 0(a0)
	sb s0, 0(t4)
	addi a0, a0, 1
	addi t4, t4, -1
	addi t5, t5, -1
	bnez t5, 21b
	lla s9, {VG_RSA_KEYGEN_TRIAL32}
	ld s10, 128(s6)
22:
	ld s1, 0(s9)
	srli s2, s1, 32
	slli s1, s1, 32
	srli s1, s1, 32
	addi s0, zero, 0
	addi t3, a7, 0
	slli t5, t0, 1
23:
	lwu t2, 0(t3)
	add t2, t2, s0
	mul t4, t2, s2
	slli t4, t4, 32
	srli t4, t4, 32
	mul t4, t4, s1
	add t4, t4, t2
	srli s0, t4, 32
	addi t3, t3, 4
	addi t5, t5, -1
	bnez t5, 23b
	addi t2, zero, 1
	sltu t4, s0, t2
	xor t6, s0, s1
	sltu t6, t6, t2
	or a4, t4, t6
	addi s9, s9, 8
	addi s10, s10, -1
	addi t2, a4, -1
	and s10, s10, t2
	bnez s10, 22b
	beqz a4, 24f
	addi t2, zero, 2
	sd t2, 160(s6)
	j 25f
24:
	addi t2, zero, 248
	sd t2, 128(s6)
	addi a2, a7, 0
	add a2, a2, s5
	addi a5, a7, 0
	add a5, a5, s5
	add a5, a5, s5
	addi a6, a7, 0
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	addi t3, a2, 0
	addi t5, t0, 0
	addi s0, zero, 0
26:
	sd s0, 0(t3)
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 26b
	addi s0, zero, 1
	sd s0, 0(a2)
	slli a1, t0, 7
27:
	addi t3, a5, 0
	addi t4, a2, 0
	addi t5, t0, 0
	addi s4, zero, 0
28:
	ld s2, 0(t4)
	slli s3, s2, 1
	add s3, s3, s4
	srli s4, s2, 63
	sd s3, 0(t3)
	addi t3, t3, 8
	addi t4, t4, 8
	addi t5, t5, -1
	bnez t5, 28b
	sd s4, 0(t3)
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a7, 0
	addi t5, t0, 0
	addi s4, zero, 0
29:
	ld s2, 0(t3)
	ld s3, 0(a0)
	sltu s0, s2, s3
	sub s2, s2, s3
	sltu s1, s2, s4
	sub s2, s2, s4
	or s4, s0, s1
	sd s2, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 29b
	ld s2, 0(t3)
	sltu s0, s2, s4
	addi s1, zero, 0
	sub s4, s1, s0
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a2, 0
	addi t5, t0, 0
210:
	ld s2, 0(t4)
	ld s3, 0(t3)
	xor s3, s3, s2
	and s3, s3, s4
	xor s3, s3, s2
	sd s3, 0(a0)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 210b
	addi a1, a1, -1
	bnez a1, 27b
	ld s3, 0(a7)
	addi s0, s3, 0
	mul s1, s3, s0
	addi s2, zero, 2
	sub s1, s2, s1
	mul s0, s0, s1
	mul s1, s3, s0
	addi s2, zero, 2
	sub s1, s2, s1
	mul s0, s0, s1
	mul s1, s3, s0
	addi s2, zero, 2
	sub s1, s2, s1
	mul s0, s0, s1
	mul s1, s3, s0
	addi s2, zero, 2
	sub s1, s2, s1
	mul s0, s0, s1
	mul s1, s3, s0
	addi s2, zero, 2
	sub s1, s2, s1
	mul s0, s0, s1
	addi s1, zero, 0
	sub t1, s1, s0
	sd t1, 56(s6)
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	addi t5, t0, 0
	addi s0, zero, 0
211:
	sd s0, 0(t3)
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 211b
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	addi s0, zero, 1
	sd s0, 0(t3)
	addi a2, a7, 0
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	addi a3, a7, 0
	add a3, a3, s5
	addi a4, a7, 0
	add a4, a4, s5
	add a4, a4, s5
	add a4, a4, s5
	add a4, a4, s5
	add a4, a4, s5
	add a4, a4, s5
	add a4, a4, s5
	addi a5, a7, 0
	add a5, a5, s5
	add a5, a5, s5
	addi a6, a7, 0
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	addi a1, t0, 0
	addi t3, a5, 0
	addi t5, t0, 1
	addi s0, zero, 0
	addi a0, a7, 0
212:
	sd s0, 0(t3)
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 212b
213:
	ld t6, 0(a3)
	addi a3, a3, 8
	ld s3, 0(a4)
	ld s2, 0(a5)
	ld a6, 8(a4)
	ld a7, 8(a0)
	mul s0, t6, s3
	mulhu s3, t6, s3
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	mul t2, s2, t1
	ld s3, 0(a0)
	mul s1, t2, s3
	mulhu s3, t2, s3
	add s1, s1, s2
	sltu s4, s1, s2
	add s1, s3, s4
	addi t3, a5, 0
	addi t4, a4, 0
	addi t5, t0, -1
	andi t5, t5, 3
	beqz t5, 214f
216:
	ld s2, 8(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 16(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 16(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 0(t3)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 216b
	j 215f
214:
215:
	addi t5, t0, -1
	srli t5, t5, 2
	beqz t5, 217f
219:
	ld s2, 8(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 16(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 16(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 0(t3)
	ld s2, 16(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 24(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 24(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 8(t3)
	ld s2, 24(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 32(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 32(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 16(t3)
	ld s2, 32(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 40(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 40(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 24(t3)
	addi t3, t3, 32
	addi t4, t4, 32
	addi a0, a0, 32
	addi t5, t5, -1
	bnez t5, 219b
	j 218f
217:
218:
	ld s2, 8(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	add s0, s0, s1
	sltu s3, s0, s1
	add s4, s4, s3
	sd s0, 0(t3)
	sd s4, 8(t3)
	slli s2, t0, 3
	sub a0, a0, s2
	addi a0, a0, 8
	addi a1, a1, -1
	bnez a1, 213b
	slli s2, t0, 3
	addi s2, s2, 16
	add a6, a5, s2
	slli s3, s2, 1
	sub a7, a5, s3
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a7, 0
	addi t5, t0, 0
	addi s4, zero, 0
220:
	ld s2, 0(t3)
	ld s3, 0(a0)
	sltu s0, s2, s3
	sub s2, s2, s3
	sltu s1, s2, s4
	sub s2, s2, s4
	or s4, s0, s1
	sd s2, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 220b
	ld s2, 0(t3)
	sltu s0, s2, s4
	addi s1, zero, 0
	sub s4, s1, s0
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a2, 0
	addi t5, t0, 0
221:
	ld s2, 0(t4)
	ld s3, 0(t3)
	xor s3, s3, s2
	and s3, s3, s4
	xor s3, s3, s2
	sd s3, 0(a0)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 221b
	addi a5, a7, 0
	addi a6, a7, 0
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	addi t2, a7, 0
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	add t2, t2, s5
	addi a7, t2, 0
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a7, 0
	addi t5, t0, 0
	addi s4, zero, 0
222:
	ld s2, 0(t3)
	ld s3, 0(a0)
	sltu s0, s2, s3
	sub s2, s2, s3
	sltu s1, s2, s4
	sub s2, s2, s4
	or s4, s0, s1
	sd s2, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 222b
	ld s2, 0(t3)
	sltu s0, s2, s4
	addi s1, zero, 0
	sub s4, s1, s0
	addi a7, s6, 256
	addi s4, zero, -1
	addi a5, a7, 0
	add a5, a5, s5
	add a5, a5, s5
	add a5, a5, s5
	add a5, a5, s5
	add a5, a5, s5
	add a5, a5, s5
	addi a6, a7, 0
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	addi a2, a7, 0
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a2, 0
	addi t5, t0, 0
223:
	ld s2, 0(t4)
	ld s3, 0(t3)
	xor s3, s3, s2
	and s3, s3, s4
	xor s3, s3, s2
	sd s3, 0(a0)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 223b
	addi t3, a7, 0
	addi t5, t0, 0
	addi s0, zero, 0
	addi s1, zero, 1
224:
	ld s2, 0(t3)
	xor s2, s2, s1
	addi s1, zero, 0
	addi t2, zero, 0
	sltu t2, t2, s0
	addi t2, t2, -1
	and s2, s2, t2
	or s0, s0, s2
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 224b
	addi t2, zero, 0
	sub t2, t2, s0
	and s0, s0, t2
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	slli t2, t0, 3
	add t3, t3, t2
	sd s0, 0(t3)
	addi s3, zero, -1
	addi t3, a7, 0
	addi t4, a7, 0
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	ld s0, 0(t3)
	addi t3, t3, 8
	addi t5, t0, -1
225:
	ld s1, 0(t3)
	slli s2, s1, 63
	srli s4, s0, 1
	or s4, s4, s2
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi s0, s1, 0
	addi t5, t5, -1
	bnez t5, 225b
	srli s4, s0, 1
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	slli t2, t0, 3
	add t3, t3, t2
	ld t3, 0(t3)
	lui t4, 14
	addi t4, t4, -547
	slli t5, t4, 16
	or t4, t4, t5
	slli t5, t4, 32
	or t4, t4, t5
	and t3, t3, t4
	addi t2, zero, 0
	sltu s3, t2, t3
	sub s3, t2, s3
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	addi t4, a7, 0
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	ld s0, 0(t3)
	addi t3, t3, 8
	addi t5, t0, -1
226:
	ld s1, 0(t3)
	slli s2, s1, 63
	srli s4, s0, 1
	or s4, s4, s2
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi s0, s1, 0
	addi t5, t5, -1
	bnez t5, 226b
	srli s4, s0, 1
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	slli t2, t0, 3
	add t3, t3, t2
	ld t3, 0(t3)
	lui t4, 10
	addi t4, t4, -1639
	slli t5, t4, 16
	or t4, t4, t5
	slli t5, t4, 32
	or t4, t4, t5
	and t3, t3, t4
	addi t2, zero, 0
	sltu s3, t2, t3
	sub s3, t2, s3
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	addi t4, a7, 0
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	ld s0, 0(t3)
	addi t3, t3, 8
	addi t5, t0, -1
227:
	ld s1, 0(t3)
	slli s2, s1, 63
	srli s4, s0, 1
	or s4, s4, s2
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi s0, s1, 0
	addi t5, t5, -1
	bnez t5, 227b
	srli s4, s0, 1
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	slli t2, t0, 3
	add t3, t3, t2
	ld t3, 0(t3)
	lui t4, 1
	addi t4, t4, 273
	slli t5, t4, 16
	or t4, t4, t5
	slli t5, t4, 32
	or t4, t4, t5
	and t3, t3, t4
	addi t2, zero, 0
	sltu s3, t2, t3
	sub s3, t2, s3
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	addi t4, a7, 0
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	ld s0, 0(t3)
	addi t3, t3, 8
	addi t5, t0, -1
228:
	ld s1, 0(t3)
	slli s2, s1, 63
	srli s4, s0, 1
	or s4, s4, s2
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi s0, s1, 0
	addi t5, t5, -1
	bnez t5, 228b
	srli s4, s0, 1
	xor s4, s4, s0
	and s4, s4, s3
	xor s4, s4, s0
	sd s4, 0(t4)
	addi t2, zero, 0
	sd t2, 176(s6)
	sd t2, 32(s6)
	addi t2, zero, 4
	sd t2, 160(s6)
229:
	ld t2, 144(s6)
	ld t3, 152(s6)
	sub t2, t2, t3
	ld t3, 216(s6)
	sltu t4, t2, t3
	bnez t4, 230f
	ld s7, 136(s6)
	ld t2, 152(s6)
	add s7, s7, t2
	ld s8, 216(s6)
	add t2, t2, s8
	sd t2, 152(s6)
	addi a7, a7, 0
	add a7, a7, s5
	add a7, a7, s5
	add a7, a7, s5
	add a7, a7, s5
	addi t3, a7, 0
	addi t5, t0, 0
	addi s0, zero, 0
232:
	sd s0, 0(t3)
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 232b
	add t4, a7, s8
	addi t4, t4, -1
	addi a0, s7, 0
	addi t5, s8, 0
233:
	lbu s0, 0(a0)
	sb s0, 0(t4)
	addi a0, a0, 1
	addi t4, t4, -1
	addi t5, t5, -1
	bnez t5, 233b
	addi a7, s6, 256
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	ld t2, 128(s6)
	add t3, t3, t2
	ld t4, 192(s6)
	ld t2, 0(t3)
	and t2, t2, t4
	sd t2, 0(t3)
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	ld a3, 0(t3)
	srli a3, a3, 1
	addi t3, t3, 8
	addi t5, t0, -1
234:
	ld t2, 0(t3)
	or a3, a3, t2
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 234b
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	addi t4, a7, 0
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	add t4, t4, s5
	addi t5, t0, 0
235:
	ld s0, 0(t4)
	sd s0, 0(t3)
	addi t3, t3, 8
	addi t4, t4, 8
	addi t5, t5, -1
	bnez t5, 235b
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	ld t2, 0(t3)
	ori t2, t2, 1
	sd t2, 0(t3)
	slli t4, t0, 3
	add t3, t3, t4
	addi t2, zero, 0
	sd t2, 0(t3)
	addi a5, a7, 0
	add a5, a5, s5
	add a5, a5, s5
	add a5, a5, s5
	addi a6, a7, 0
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a7, 0
	addi t5, t0, 0
	addi s4, zero, 0
236:
	ld s2, 0(t3)
	ld s3, 0(a0)
	sltu s0, s2, s3
	sub s2, s2, s3
	sltu s1, s2, s4
	sub s2, s2, s4
	or s4, s0, s1
	sd s2, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 236b
	ld s2, 0(t3)
	sltu s0, s2, s4
	addi s1, zero, 0
	sub s4, s1, s0
	beqz a3, 237f
	beqz s4, 239f
	ld t2, 32(s6)
	addi t2, t2, 1
	sd t2, 32(s6)
	j 240f
239:
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	ld t2, 0(t3)
	ori t2, t2, 2
	sd t2, 0(t3)
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	ld t2, 128(s6)
	add t3, t3, t2
	ld t4, 192(s6)
	srli t4, t4, 1
	ld t2, 0(t3)
	and t2, t2, t4
	sd t2, 0(t3)
240:
	j 238f
237:
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	ld t2, 0(t3)
	ori t2, t2, 2
	sd t2, 0(t3)
	addi t3, a7, 0
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	add t3, t3, s5
	ld t2, 128(s6)
	add t3, t3, t2
	ld t4, 192(s6)
	srli t4, t4, 1
	ld t2, 0(t3)
	and t2, t2, t4
	sd t2, 0(t3)
238:
	addi a2, a7, 0
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	add a2, a2, s5
	addi a3, a7, 0
	add a3, a3, s5
	add a3, a3, s5
	add a3, a3, s5
	add a3, a3, s5
	addi a4, a7, 0
	add a4, a4, s5
	addi a5, a7, 0
	add a5, a5, s5
	add a5, a5, s5
	addi a6, a7, 0
	add a6, a6, s5
	add a6, a6, s5
	add a6, a6, s5
	addi a1, t0, 0
	addi t3, a5, 0
	addi t5, t0, 1
	addi s0, zero, 0
	addi a0, a7, 0
241:
	sd s0, 0(t3)
	addi t3, t3, 8
	addi t5, t5, -1
	bnez t5, 241b
242:
	ld t6, 0(a3)
	addi a3, a3, 8
	ld s3, 0(a4)
	ld s2, 0(a5)
	ld a6, 8(a4)
	ld a7, 8(a0)
	mul s0, t6, s3
	mulhu s3, t6, s3
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	mul t2, s2, t1
	ld s3, 0(a0)
	mul s1, t2, s3
	mulhu s3, t2, s3
	add s1, s1, s2
	sltu s4, s1, s2
	add s1, s3, s4
	addi t3, a5, 0
	addi t4, a4, 0
	addi t5, t0, -1
	andi t5, t5, 3
	beqz t5, 243f
245:
	ld s2, 8(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 16(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 16(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 0(t3)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 245b
	j 244f
243:
244:
	addi t5, t0, -1
	srli t5, t5, 2
	beqz t5, 246f
248:
	ld s2, 8(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 16(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 16(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 0(t3)
	ld s2, 16(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 24(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 24(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 8(t3)
	ld s2, 24(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 32(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 32(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 16(t3)
	ld s2, 32(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	mul s2, t6, a6
	mulhu s3, t6, a6
	ld a6, 40(t4)
	add s3, s3, s4
	add s2, s2, s0
	sltu s4, s2, s0
	add s0, s3, s4
	add s1, s1, s2
	sltu s4, s1, s2
	mul s2, t2, a7
	mulhu s3, t2, a7
	ld a7, 40(a0)
	add s3, s3, s4
	add s2, s2, s1
	sltu s4, s2, s1
	add s1, s3, s4
	sd s2, 24(t3)
	addi t3, t3, 32
	addi t4, t4, 32
	addi a0, a0, 32
	addi t5, t5, -1
	bnez t5, 248b
	j 247f
246:
247:
	ld s2, 8(t3)
	add s0, s0, s2
	sltu s4, s0, s2
	add s0, s0, s1
	sltu s3, s0, s1
	add s4, s4, s3
	sd s0, 0(t3)
	sd s4, 8(t3)
	slli s2, t0, 3
	sub a0, a0, s2
	addi a0, a0, 8
	addi a1, a1, -1
	bnez a1, 242b
	slli s2, t0, 3
	addi s2, s2, 16
	add a6, a5, s2
	slli s3, s2, 1
	sub a7, a5, s3
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a7, 0
	addi t5, t0, 0
	addi s4, zero, 0
249:
	ld s2, 0(t3)
	ld s3, 0(a0)
	sltu s0, s2, s3
	sub s2, s2, s3
	sltu s1, s2, s4
	sub s2, s2, s4
	or s4, s0, s1
	sd s2, 0(t4)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 249b
	ld s2, 0(t3)
	sltu s0, s2, s4
	addi s1, zero, 0
	sub s4, s1, s0
	addi t3, a5, 0
	addi t4, a6, 0
	addi a0, a2, 0
	addi t5, t0, 0
250:
	ld s2, 0(t4)
	ld s3, 0(t3)
	xor s3, s3, s2
	and s3, s3, s4
	xor s3, s3, s2
	sd s3, 0(a0)
	addi t3, t3, 8
	addi t4, t4, 8
	addi a0, a0, 8
	addi t5, t5, -1
	bnez t5, 250b
	addi a0, s6, 0
	ld a1, 0(s6)
	call {vg_miller_rabin_round}
	slli a0, a0, 32
	srli a0, a0, 32
	addi a7, s6, 256
	ld t0, 48(s6)
	ld t1, 56(s6)
	beqz a0, 251f
	ld t2, 176(s6)
	addi t2, t2, 1
	sd t2, 176(s6)
	addi t3, zero, 16
	sltu t5, t2, t3
	xori t5, t5, 1
	ld t2, 32(s6)
	ld t3, 168(s6)
	sltu t4, t2, t3
	xori t4, t4, 1
	and t4, t4, t5
	addi t3, zero, 3
	mul t4, t4, t3
	addi t3, zero, 4
	sub t4, t3, t4
	sd t4, 160(s6)
	j 252f
251:
	addi t2, zero, 2
	sd t2, 160(s6)
252:
	j 231f
230:
	addi t2, zero, 0
	sd t2, 160(s6)
231:
	ld t2, 160(s6)
	addi t2, t2, -4
	beqz t2, 229b
25:
	ld a0, 160(s6)
	ld t2, 152(s6)
	addi t3, s6, -512
	ld s0, 384(t3)
	ld s1, 392(t3)
	ld s2, 400(t3)
	ld s3, 408(t3)
	ld s4, 416(t3)
	ld s5, 424(t3)
	ld s6, 432(t3)
	ld s7, 440(t3)
	ld s8, 448(t3)
	ld s9, 456(t3)
	ld s10, 464(t3)
	ld s11, 472(t3)
	ld ra, 480(t3)
	ld a4, 488(t3)
	beqz a0, 253f
	sd t2, 0(a4)
	j 254f
253:
254:
	ret
	.option pop
