// Seed: 1634191285
module module_0;
  id_1(
      .id_0(-1), .id_1(1), .id_2(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_16;
  assign id_8 = 1 * -1;
  module_0 modCall_1 ();
  generate
    assign id_7 = id_1;
    begin : LABEL_0
      wire id_17;
    end
    wire id_18;
  endgenerate
  wire id_19;
endmodule
