Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Tue Jun 20 21:49:48 2023
| Host             : ubuntu running 64-bit Ubuntu 22.04.2 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k420tffg901-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.229        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.933        |
| Device Static (W)        | 0.296        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 90.8         |
| Junction Temperature (C) | 34.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.318 |       44 |       --- |             --- |
| Slice Logic              |     0.321 |   116017 |       --- |             --- |
|   LUT as Logic           |     0.310 |    70259 |    260600 |           26.96 |
|   Register               |     0.006 |    33691 |    521200 |            6.46 |
|   CARRY4                 |     0.004 |     1745 |     74650 |            2.34 |
|   LUT as Shift Register  |    <0.001 |     2791 |    108600 |            2.57 |
|   F7/F8 Muxes            |    <0.001 |      157 |    298600 |            0.05 |
|   LUT as Distributed RAM |    <0.001 |      381 |    108600 |            0.35 |
|   Others                 |     0.000 |     2115 |       --- |             --- |
| Signals                  |     0.495 |    95629 |       --- |             --- |
| Block RAM                |     0.349 |      135 |       835 |           16.17 |
| MMCM                     |     0.171 |        2 |         8 |           25.00 |
| PLL                      |     0.631 |        5 |         8 |           62.50 |
| I/O                      |    <0.001 |       16 |       373 |            4.29 |
| GTX                      |     2.590 |        8 |        28 |           28.57 |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.296 |          |           |                 |
| Total                    |     5.229 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.078 |       1.915 |      0.163 |
| Vccaux    |       1.800 |     0.450 |       0.410 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.028 |       0.020 |      0.008 |
| MGTAVcc   |       1.000 |     1.333 |       1.324 |      0.009 |
| MGTAVtt   |       1.200 |     0.741 |       0.734 |      0.008 |
| MGTVccaux |       1.800 |     0.031 |       0.031 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                       | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| PCIE_CLK_P                                                                                 | PCIE_CLK_P                                                                                                                                                   |            10.0 |
| SFP_GTREFCLK_P[0]                                                                          | SFP_GTREFCLK_P[0]                                                                                                                                            |             6.4 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                         |            33.0 |
| gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK            | gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out                                                                              |             3.1 |
| gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK            | gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out                                                                              |             3.1 |
| gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gtxe2_i/RXOUTCLK            | gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt1_gtwizard_0_i/gt1_rxoutclk_out                                                                              |             3.1 |
| gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gtxe2_i/RXOUTCLK            | gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt2_gtwizard_0_i/gt2_rxoutclk_out                                                                              |             3.1 |
| gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gtxe2_i/RXOUTCLK            | gtx_wrapper_inst/gtwizard_0/inst/gtwizard_0_i/gt3_gtwizard_0_i/gt3_rxoutclk_out                                                                              |             3.1 |
| mmcm_clkfb                                                                                 | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_clkfb                                                              |            10.0 |
| mmcm_out0                                                                                  | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out0                                                               |             8.0 |
| mmcm_out1                                                                                  | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out1                                                               |             4.0 |
| mmcm_out2                                                                                  | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out2                                                               |             4.0 |
| mmcm_out3                                                                                  | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out3                                                               |             8.0 |
| mmcm_out4                                                                                  | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_pipe_clock_inst/mmcm_out4                                                               |            20.0 |
| pll_clkfb                                                                                  | gtx_wrapper_inst/gtwizard_usrclk_0/pll_clkfb                                                                                                                 |             3.1 |
| pll_clkfb_1                                                                                | gtx_wrapper_inst/gtwizard_usrclk_1/pll_clkfb                                                                                                                 |             3.1 |
| pll_clkfb_2                                                                                | gtx_wrapper_inst/gtwizard_usrclk_2/pll_clkfb                                                                                                                 |             3.1 |
| pll_clkfb_3                                                                                | gtx_wrapper_inst/gtwizard_usrclk_3/pll_clkfb                                                                                                                 |             3.1 |
| pll_clkfb_4                                                                                | gtx_wrapper_inst/gtwizard_usrclk_4/pll_clkfb                                                                                                                 |             3.1 |
| pll_out0                                                                                   | gtx_wrapper_inst/gtwizard_usrclk_0/pll_out0                                                                                                                  |             3.1 |
| pll_out0_1                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_1/pll_out0                                                                                                                  |             3.1 |
| pll_out0_2                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_2/pll_out0                                                                                                                  |             3.1 |
| pll_out0_3                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_3/pll_out0                                                                                                                  |             3.1 |
| pll_out0_4                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_4/pll_out0                                                                                                                  |             3.1 |
| pll_out1                                                                                   | gtx_wrapper_inst/gtwizard_usrclk_0/pll_out1                                                                                                                  |             6.2 |
| pll_out1_1                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_1/pll_out1                                                                                                                  |             6.2 |
| pll_out1_2                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_2/pll_out1                                                                                                                  |             6.2 |
| pll_out1_3                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_3/pll_out1                                                                                                                  |             6.2 |
| pll_out1_4                                                                                 | gtx_wrapper_inst/gtwizard_usrclk_4/pll_out1                                                                                                                  |             6.2 |
| startupEosClk_x0y0                                                                         | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/pcie_7x_0_fast_cfg_init_cntr_i/startup_eos                          |          1000.0 |
| txoutclk_x0y0                                                                              | eth_virtio_wrapper_inst/pcie_axi_wrapper_inst/pcie_wrapper_inst/pcie_7x_0_inst/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| top                                           |     4.933 |
|   dbg_hub                                     |     0.004 |
|     inst                                      |     0.004 |
|       BSCANID.u_xsdbm_id                      |     0.004 |
|   eth_virtio_wrapper_inst                     |     2.001 |
|     eth_virtio_completer_inst                 |     0.037 |
|     eth_virtio_vq_inst                        |     0.296 |
|       axis_arb_demux_inst                     |     0.003 |
|       axis_arb_mux_inst                       |     0.006 |
|       eth_virtio_cmd_rx_inst                  |     0.016 |
|       eth_virtio_tlp_rc_inst                  |     0.013 |
|       eth_virtio_tlp_rq_inst                  |     0.008 |
|       eth_virtio_vq_packed_cx_inst            |     0.004 |
|       genblk1[0].eth_virtio_pkt_rx_inst       |     0.017 |
|       genblk1[0].eth_virtio_vq_packed_rx_inst |     0.021 |
|       genblk1[2].eth_virtio_pkt_rx_inst       |     0.014 |
|       genblk1[2].eth_virtio_vq_packed_rx_inst |     0.020 |
|       genblk1[4].eth_virtio_pkt_rx_inst       |     0.016 |
|       genblk1[4].eth_virtio_vq_packed_rx_inst |     0.020 |
|       genblk1[6].eth_virtio_pkt_rx_inst       |     0.014 |
|       genblk1[6].eth_virtio_vq_packed_rx_inst |     0.020 |
|       genblk2[1].eth_virtio_pkt_tx_inst       |     0.025 |
|       genblk2[1].eth_virtio_vq_packed_tx_inst |     0.005 |
|       genblk2[3].eth_virtio_pkt_tx_inst       |     0.016 |
|       genblk2[3].eth_virtio_vq_packed_tx_inst |     0.005 |
|       genblk2[5].eth_virtio_pkt_tx_inst       |     0.015 |
|       genblk2[5].eth_virtio_vq_packed_tx_inst |     0.006 |
|       genblk2[7].eth_virtio_pkt_tx_inst       |     0.024 |
|       genblk2[7].eth_virtio_vq_packed_tx_inst |     0.006 |
|     pcie_axi_wrapper_inst                     |     1.668 |
|       axis_arb_mux_inst                       |     0.005 |
|       axis_fifo_inst                          |     0.009 |
|       pcie_config_space_inst                  |     0.002 |
|       pcie_us_axi_master_inst                 |     0.121 |
|       pcie_wrapper_inst                       |     1.528 |
|   genblk1[0].mac_adapter_inst                 |     0.223 |
|     eth_mac_10g_fifo_inst                     |     0.192 |
|       eth_mac_10g_inst                        |     0.152 |
|       rx_fifo                                 |     0.017 |
|       tx_fifo                                 |     0.023 |
|     eth_phy_10g_inst                          |     0.029 |
|       eth_phy_10g_rx_inst                     |     0.015 |
|       eth_phy_10g_tx_inst                     |     0.014 |
|   genblk1[1].mac_adapter_inst                 |     0.118 |
|     eth_mac_10g_fifo_inst                     |     0.107 |
|       eth_mac_10g_inst                        |     0.087 |
|       tx_fifo                                 |     0.020 |
|     eth_phy_10g_inst                          |     0.010 |
|       eth_phy_10g_tx_inst                     |     0.009 |
|   genblk1[2].mac_adapter_inst                 |     0.121 |
|     eth_mac_10g_fifo_inst                     |     0.109 |
|       eth_mac_10g_inst                        |     0.089 |
|       tx_fifo                                 |     0.020 |
|     eth_phy_10g_inst                          |     0.011 |
|       eth_phy_10g_tx_inst                     |     0.010 |
|   genblk1[3].mac_adapter_inst                 |     0.116 |
|     eth_mac_10g_fifo_inst                     |     0.106 |
|       eth_mac_10g_inst                        |     0.087 |
|       tx_fifo                                 |     0.019 |
|     eth_phy_10g_inst                          |     0.008 |
|       eth_phy_10g_tx_inst                     |     0.008 |
|   gtx_wrapper_inst                            |     2.036 |
|     gtwizard_0                                |     1.379 |
|       inst                                    |     1.379 |
|     gtwizard_usrclk_0                         |     0.130 |
|     gtwizard_usrclk_1                         |     0.131 |
|     gtwizard_usrclk_2                         |     0.130 |
|     gtwizard_usrclk_3                         |     0.130 |
|     gtwizard_usrclk_4                         |     0.132 |
|   ila_0_inst                                  |     0.117 |
|     inst                                      |     0.117 |
|       ila_core_inst                           |     0.117 |
|   ila_cache_inst                              |     0.128 |
|   mmcm_wrapper_inst                           |     0.063 |
+-----------------------------------------------+-----------+


