
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003636                       # Number of seconds simulated
sim_ticks                                  3636005646                       # Number of ticks simulated
final_tick                               575167043322                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 344875                       # Simulator instruction rate (inst/s)
host_op_rate                                   443802                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291848                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926472                       # Number of bytes of host memory used
host_seconds                                 12458.58                       # Real time elapsed on the host
sim_insts                                  4296654604                       # Number of instructions simulated
sim_ops                                    5529145763                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       340864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       222464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       156544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       335616                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1076224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       342272                       # Number of bytes written to this memory
system.physmem.bytes_written::total            342272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2663                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1738                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1223                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2622                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8408                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2674                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2674                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1478546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     93746829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1443342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61183623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1443342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     43053839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1337732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     92303487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               295990740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1478546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1443342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1443342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1337732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5702961                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94134067                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94134067                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94134067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1478546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     93746829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1443342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61183623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1443342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     43053839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1337732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     92303487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              390124807                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8719439                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854789                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488594                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189307                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1438098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383999                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200639                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5749                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15858451                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854789                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584638                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876134                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        429789                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721556                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7974618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.291437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.282490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4616597     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601258      7.54%     65.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293986      3.69%     69.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221440      2.78%     71.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180799      2.27%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160916      2.02%     76.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54745      0.69%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195479      2.45%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649398     20.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7974618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.327405                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.818747                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624675                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       406165                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244705                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16227                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682845                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312782                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2846                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17725581                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4450                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682845                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776290                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         217369                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44470                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107884                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145753                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17166522                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71002                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62274                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22734039                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78161978                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78161978                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7830589                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2172                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1165                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           368492                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7646                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       135794                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16140582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13776147                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18488                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4657673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12611310                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7974618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727499                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859798                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2912189     36.52%     36.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1697397     21.28%     57.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       824676     10.34%     68.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       992640     12.45%     80.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756462      9.49%     90.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476514      5.98%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207350      2.60%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60160      0.75%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47230      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7974618                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58546     72.88%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12452     15.50%     88.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9332     11.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806367     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109442      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360615     17.14%     96.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       498727      3.62%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13776147                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.579935                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80330                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005831                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35625726                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20800535                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13292681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13856477                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22706                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737435                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155438                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682845                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         148057                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7968                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16142756                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625513                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595195                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1158                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4184                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111142                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207119                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13473414                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258517                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302729                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2743503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017168                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            484986                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.545216                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13318067                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13292681                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997324                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19703807                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.524488                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405877                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4772702                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187545                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7291773                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.559317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.284872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3455786     47.39%     47.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532883     21.02%     68.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       839775     11.52%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305729      4.19%     84.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260209      3.57%     87.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115304      1.58%     89.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278344      3.82%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76800      1.05%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       426943      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7291773                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       426943                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23007612                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32969498                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 744821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871944                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871944                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146863                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146863                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62389523                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17442020                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18291090                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8719439                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3103708                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2528009                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205994                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1256383                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1202285                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330185                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9025                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3188834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16934948                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3103708                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1532470                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3546439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1110340                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        625384                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1564521                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88900                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8262071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.539451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.361679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4715632     57.08%     57.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          247792      3.00%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          255620      3.09%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          408204      4.94%     68.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          191553      2.32%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          271770      3.29%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          181906      2.20%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135773      1.64%     77.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1853821     22.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8262071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355953                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.942206                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3359729                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       581578                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3392136                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28265                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        900359                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526946                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1029                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20226895                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3901                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        900359                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3529495                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106862                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       257595                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3248606                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       219150                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19495598                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        126058                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        65197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27304031                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90867605                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90867605                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16618157                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10685856                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3344                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1710                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           581203                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1816917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       935525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10024                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       323788                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18269215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14491991                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25804                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6320492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19504830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8262071                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754039                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2965023     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1754193     21.23%     57.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1154468     13.97%     71.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       772697      9.35%     80.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       708132      8.57%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396227      4.80%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       357171      4.32%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79198      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74962      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8262071                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108987     77.64%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16003     11.40%     89.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15379     10.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12098155     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192720      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1434958      9.90%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       764524      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14491991                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.662033                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             140369                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009686                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37412226                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24593177                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14077024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14632360                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20418                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729698                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247444                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        900359                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64739                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12782                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18272576                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43954                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1816917                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       935525                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122922                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240240                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14228374                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1338627                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263617                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2076034                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2023112                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            737407                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.631799                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14087733                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14077024                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9238229                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26269772                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.614441                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351668                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9683096                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11921427                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6351172                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3331                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207857                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7361712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.619382                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.164856                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2914329     39.59%     39.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2040462     27.72%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       810458     11.01%     78.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       406413      5.52%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       375259      5.10%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       170239      2.31%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186431      2.53%     93.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94975      1.29%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       363146      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7361712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9683096                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11921427                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1775300                       # Number of memory references committed
system.switch_cpus1.commit.loads              1087219                       # Number of loads committed
system.switch_cpus1.commit.membars               1659                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1721212                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10739418                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245686                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       363146                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25270996                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37446552                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 457368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9683096                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11921427                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9683096                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.900480                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.900480                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.110518                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.110518                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63871590                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19526476                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18620467                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3318                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8719439                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3111216                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2535706                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210834                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1273334                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1213900                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          328290                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9334                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3257964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16968971                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3111216                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1542190                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3762647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1082468                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        736065                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1596705                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86045                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8626410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.432924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.301467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4863763     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          389228      4.51%     60.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          389669      4.52%     65.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          485694      5.63%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          148276      1.72%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          189232      2.19%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          158469      1.84%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          144961      1.68%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1857118     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8626410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356814                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.946108                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3417719                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       709008                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3596345                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33937                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        869400                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525450                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20228629                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        869400                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3572660                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49416                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       480909                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3473119                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       180897                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19532421                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        111258                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49494                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27427622                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91000332                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91000332                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17031518                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10396087                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3639                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1947                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           500580                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1807197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       936268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8426                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       285757                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18358668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14785337                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30845                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6116821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18470619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8626410                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.713962                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905410                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3238629     37.54%     37.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1737418     20.14%     57.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1160935     13.46%     71.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       805947      9.34%     80.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       802235      9.30%     89.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       386617      4.48%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       365528      4.24%     98.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59793      0.69%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69308      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8626410                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93783     75.46%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15664     12.60%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14834     11.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12357302     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       185164      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1690      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1462309      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       778872      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14785337                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.695675                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             124281                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008406                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38352210                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24479261                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14374913                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14909618                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18284                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       695778                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       230606                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        869400                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26993                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4237                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18362321                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        39840                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1807197                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       936268                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1930                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       127511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       246991                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14532324                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1366134                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       253013                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2118896                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2075774                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            752762                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.666658                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14391680                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14374913                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9333071                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26334560                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.648605                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354404                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9906363                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12211444                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6150921                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212343                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7757010                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.574246                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145369                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3216866     41.47%     41.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2045119     26.36%     67.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832493     10.73%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       452706      5.84%     84.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       395677      5.10%     89.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       161386      2.08%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181176      2.34%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       106169      1.37%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       365418      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7757010                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9906363                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12211444                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1817078                       # Number of memory references committed
system.switch_cpus2.commit.loads              1111416                       # Number of loads committed
system.switch_cpus2.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1771896                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10992957                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       252417                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       365418                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25753788                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37594963                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  93029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9906363                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12211444                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9906363                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.880186                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.880186                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.136124                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.136124                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65231957                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19978544                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18688115                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3448                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8719439                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2892654                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2353524                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194554                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1198495                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1118298                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305218                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8619                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2886167                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15964095                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2892654                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1423516                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3512936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1043544                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        868136                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1413620                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83158                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8112570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.434284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.283047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4599634     56.70%     56.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          308168      3.80%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          248739      3.07%     63.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          603719      7.44%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          159725      1.97%     72.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219056      2.70%     75.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151373      1.87%     77.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88170      1.09%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1733986     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8112570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.331748                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.830863                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3012425                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       855999                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3377104                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21981                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        845055                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       493302                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19114703                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1463                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        845055                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3233245                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114385                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       422367                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3173751                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       323762                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18437178                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          378                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130881                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104397                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25790954                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86074873                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86074873                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15818122                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9972827                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3947                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2399                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           906159                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1731739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898934                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18077                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       317127                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17406317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13813168                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28620                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5991258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18429997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          802                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8112570                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.702687                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3012901     37.14%     37.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1676866     20.67%     57.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1097925     13.53%     71.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811466     10.00%     81.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       702840      8.66%     90.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       366292      4.52%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       314307      3.87%     98.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62392      0.77%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67581      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8112570                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81956     69.75%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17802     15.15%     84.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17739     15.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11482651     83.13%     83.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192662      1.39%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1542      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1380175      9.99%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       756138      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13813168                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.584181                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117501                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008506                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35885027                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23401707                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13456989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13930669                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53290                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       684306                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          362                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227441                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        845055                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          66481                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7939                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17410270                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1731739                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898934                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2380                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110725                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       228616                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13592327                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1291905                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       220841                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2028876                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1916179                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            736971                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.558853                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13466317                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13456989                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8750281                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24861362                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.543332                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351963                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9268622                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11391763                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6018618                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3150                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197756                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7267515                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.567491                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.126803                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2991806     41.17%     41.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1935824     26.64%     67.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       781295     10.75%     78.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       449377      6.18%     84.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       358660      4.94%     89.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150421      2.07%     91.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       177683      2.44%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87217      1.20%     95.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       335232      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7267515                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9268622                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11391763                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1718926                       # Number of memory references committed
system.switch_cpus3.commit.loads              1047433                       # Number of loads committed
system.switch_cpus3.commit.membars               1566                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1633966                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10267566                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232232                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       335232                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24342508                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35666432                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 606869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9268622                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11391763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9268622                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.940748                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.940748                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.062984                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.062984                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61146508                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18590016                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17631311                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3144                       # number of misc regfile writes
system.l20.replacements                          2708                       # number of replacements
system.l20.tagsinuse                      1023.500650                       # Cycle average of tags in use
system.l20.total_refs                           19873                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3732                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.325027                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.411677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.645807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   710.915955                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           291.527211                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009191                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.011373                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.694254                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.284695                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999512                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2746                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2749                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             592                       # number of Writeback hits
system.l20.Writeback_hits::total                  592                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2770                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2773                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2770                       # number of overall hits
system.l20.overall_hits::total                   2773                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2663                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2705                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2663                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2705                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2663                       # number of overall misses
system.l20.overall_misses::total                 2705                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13688561                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    427553557                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      441242118                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13688561                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    427553557                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       441242118                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13688561                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    427553557                       # number of overall miss cycles
system.l20.overall_miss_latency::total      441242118                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5409                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5454                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          592                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              592                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5433                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5478                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5433                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5478                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.492328                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.495966                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.490153                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.493793                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.490153                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.493793                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 325918.119048                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160553.344724                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 163120.930869                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 325918.119048                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160553.344724                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 163120.930869                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 325918.119048                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160553.344724                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 163120.930869                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 351                       # number of writebacks
system.l20.writebacks::total                      351                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2663                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2705                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2663                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2705                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2663                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2705                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13208610                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    397132950                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    410341560                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13208610                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    397132950                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    410341560                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13208610                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    397132950                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    410341560                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.492328                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.495966                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.490153                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.493793                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.490153                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.493793                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 314490.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149129.909876                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151697.434381                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 314490.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149129.909876                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151697.434381                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 314490.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149129.909876                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151697.434381                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1783                       # number of replacements
system.l21.tagsinuse                      1022.882469                       # Cycle average of tags in use
system.l21.total_refs                           52896                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2807                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.844318                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            9.834301                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.465049                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   572.472977                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           424.110141                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009604                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.016079                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.559056                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.414170                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998909                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2554                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2556                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             930                       # number of Writeback hits
system.l21.Writeback_hits::total                  930                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2606                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2608                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2606                       # number of overall hits
system.l21.overall_hits::total                   2608                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1738                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1779                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1738                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1779                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1738                       # number of overall misses
system.l21.overall_misses::total                 1779                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     16082925                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    288047386                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      304130311                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     16082925                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    288047386                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       304130311                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     16082925                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    288047386                       # number of overall miss cycles
system.l21.overall_miss_latency::total      304130311                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4292                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4335                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          930                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              930                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4344                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4387                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4344                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4387                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.404939                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.410381                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.400092                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.405516                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.400092                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.405516                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 392266.463415                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 165734.974684                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 170955.767847                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 392266.463415                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 165734.974684                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 170955.767847                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 392266.463415                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 165734.974684                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 170955.767847                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 599                       # number of writebacks
system.l21.writebacks::total                      599                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1738                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1779                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1738                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1779                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1738                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1779                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     15613766                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    267965326                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    283579092                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     15613766                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    267965326                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    283579092                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     15613766                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    267965326                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    283579092                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.404939                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.410381                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.400092                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.405516                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.400092                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.405516                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 380823.560976                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154180.279632                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 159403.649241                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 380823.560976                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154180.279632                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 159403.649241                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 380823.560976                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154180.279632                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 159403.649241                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1265                       # number of replacements
system.l22.tagsinuse                      1023.004473                       # Cycle average of tags in use
system.l22.total_refs                           64221                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2289                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.056356                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           11.218584                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    20.656799                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   453.639241                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           537.489851                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010956                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.020173                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.443007                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.524892                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999028                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2524                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2525                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             842                       # number of Writeback hits
system.l22.Writeback_hits::total                  842                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           36                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   36                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2560                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2561                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2560                       # number of overall hits
system.l22.overall_hits::total                   2561                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1223                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1264                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1223                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1264                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1223                       # number of overall misses
system.l22.overall_misses::total                 1264                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     22138494                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    205342342                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      227480836                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     22138494                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    205342342                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       227480836                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     22138494                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    205342342                       # number of overall miss cycles
system.l22.overall_miss_latency::total      227480836                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3747                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3789                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          842                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              842                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           36                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               36                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3783                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3825                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3783                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3825                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.326394                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.333597                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.323288                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.330458                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.323288                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.330458                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 539963.268293                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167900.524939                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 179969.015823                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 539963.268293                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167900.524939                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 179969.015823                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 539963.268293                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167900.524939                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 179969.015823                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 536                       # number of writebacks
system.l22.writebacks::total                      536                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1223                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1264                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1223                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1264                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1223                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1264                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21672329                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    191371528                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    213043857                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21672329                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    191371528                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    213043857                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21672329                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    191371528                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    213043857                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.326394                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.333597                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.323288                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.330458                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.323288                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.330458                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 528593.390244                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156477.128373                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 168547.355222                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 528593.390244                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156477.128373                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 168547.355222                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 528593.390244                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156477.128373                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 168547.355222                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2669                       # number of replacements
system.l23.tagsinuse                      1022.988558                       # Cycle average of tags in use
system.l23.total_refs                           35040                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3693                       # Sample count of references to valid blocks.
system.l23.avg_refs                          9.488221                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           15.290966                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.358479                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   702.238979                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           296.100134                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.014933                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.009139                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.685780                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.289160                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999012                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2557                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2558                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1718                       # number of Writeback hits
system.l23.Writeback_hits::total                 1718                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           49                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2606                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2607                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2606                       # number of overall hits
system.l23.overall_hits::total                   2607                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2622                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2660                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2622                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2660                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2622                       # number of overall misses
system.l23.overall_misses::total                 2660                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     19073436                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    416473010                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      435546446                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     19073436                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    416473010                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       435546446                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     19073436                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    416473010                       # number of overall miss cycles
system.l23.overall_miss_latency::total      435546446                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5179                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5218                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1718                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1718                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5228                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5267                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5228                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5267                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.506275                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.509774                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.501530                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.505031                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.501530                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.505031                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 501932.526316                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 158837.913806                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 163739.265414                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 501932.526316                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 158837.913806                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 163739.265414                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 501932.526316                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 158837.913806                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 163739.265414                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1188                       # number of writebacks
system.l23.writebacks::total                     1188                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2622                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2660                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2622                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2660                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2622                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2660                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18639697                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    386510969                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    405150666                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18639697                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    386510969                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    405150666                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18639697                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    386510969                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    405150666                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.506275                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.509774                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.501530                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.505031                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.501530                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.505031                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 490518.342105                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147410.743326                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 152312.280451                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 490518.342105                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 147410.743326                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 152312.280451                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 490518.342105                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 147410.743326                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 152312.280451                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.833561                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754022                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779314.426288                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.588791                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.244770                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066649                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825713                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892361                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721501                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721501                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721501                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721501                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721501                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     15896776                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     15896776                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     15896776                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     15896776                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     15896776                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     15896776                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721556                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721556                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721556                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721556                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 289032.290909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 289032.290909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 289032.290909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 289032.290909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 289032.290909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 289032.290909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13884536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13884536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13884536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13884536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13884536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13884536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 308545.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 308545.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 308545.244444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 308545.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 308545.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 308545.244444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5433                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249502                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5689                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39242.310072                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.942072                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.057928                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784930                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215070                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055034                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055034                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1133                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1133                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492622                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492622                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492622                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492622                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19075                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19143                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19143                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19143                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19143                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2296561230                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2296561230                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2043296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2043296                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2298604526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2298604526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2298604526                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2298604526                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074109                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074109                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511765                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511765                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511765                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511765                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009197                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007621                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007621                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007621                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 120396.394758                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 120396.394758                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30048.470588                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30048.470588                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120075.459750                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120075.459750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120075.459750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120075.459750                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          592                       # number of writebacks
system.cpu0.dcache.writebacks::total              592                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13666                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13666                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13710                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13710                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13710                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5409                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5409                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5433                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5433                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    453097727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    453097727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       454356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       454356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    453552083                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    453552083                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    453552083                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    453552083                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83767.374191                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83767.374191                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18931.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18931.500000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83480.965029                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83480.965029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83480.965029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83480.965029                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.633879                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086340494                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2151169.295050                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.633879                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065118                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805503                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1564468                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1564468                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1564468                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1564468                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1564468                       # number of overall hits
system.cpu1.icache.overall_hits::total        1564468                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     21583614                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21583614                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     21583614                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21583614                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     21583614                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21583614                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1564521                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1564521                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1564521                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1564521                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1564521                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1564521                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       407238                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       407238                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       407238                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       407238                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       407238                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       407238                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     16218763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     16218763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     16218763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     16218763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     16218763                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     16218763                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 377180.534884                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 377180.534884                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 377180.534884                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 377180.534884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 377180.534884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 377180.534884                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4344                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166190019                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4600                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36128.265000                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.539465                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.460535                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873201                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126799                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1047550                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1047550                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       684571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684571                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1661                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1659                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1659                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1732121                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1732121                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1732121                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1732121                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10898                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10898                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11063                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11063                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11063                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11063                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1053992029                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1053992029                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5340678                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5340678                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1059332707                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1059332707                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1059332707                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1059332707                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1058448                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1058448                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1743184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1743184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1743184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1743184                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010296                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010296                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006346                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006346                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006346                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006346                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96714.262158                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96714.262158                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32367.745455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32367.745455                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95754.560879                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95754.560879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95754.560879                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95754.560879                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          930                       # number of writebacks
system.cpu1.dcache.writebacks::total              930                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6606                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6606                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6719                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6719                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6719                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6719                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4292                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4292                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4344                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4344                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    311324938                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    311324938                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1145436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1145436                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    312470374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    312470374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    312470374                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    312470374                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004055                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004055                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72536.099254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72536.099254                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22027.615385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22027.615385                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71931.485727                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71931.485727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71931.485727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71931.485727                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.194934                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089557959                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2136388.154902                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.194934                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059607                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809607                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1596650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1596650                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1596650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1596650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1596650                       # number of overall hits
system.cpu2.icache.overall_hits::total        1596650                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     31171407                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     31171407                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     31171407                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     31171407                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     31171407                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     31171407                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1596705                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1596705                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1596705                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1596705                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1596705                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1596705                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 566752.854545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 566752.854545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 566752.854545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 566752.854545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 566752.854545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 566752.854545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       241175                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 120587.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     22227691                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     22227691                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     22227691                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     22227691                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     22227691                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     22227691                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 529230.738095                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 529230.738095                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 529230.738095                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 529230.738095                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 529230.738095                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 529230.738095                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3783                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161294662                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4039                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39934.306016                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.384914                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.615086                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864785                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135215                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1070809                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1070809                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       701958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        701958                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1874                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1874                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1724                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1772767                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1772767                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1772767                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1772767                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7484                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7484                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          147                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7631                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7631                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7631                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7631                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    537804858                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    537804858                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4648974                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4648974                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    542453832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    542453832                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    542453832                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    542453832                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1078293                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1078293                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       702105                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       702105                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1780398                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1780398                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1780398                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1780398                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006941                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006941                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000209                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004286                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004286                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004286                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004286                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 71860.617050                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 71860.617050                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31625.673469                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31625.673469                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 71085.549993                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71085.549993                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 71085.549993                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71085.549993                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          842                       # number of writebacks
system.cpu2.dcache.writebacks::total              842                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3737                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3737                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          111                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3848                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3848                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3848                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3848                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3747                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3747                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           36                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           36                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3783                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3783                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3783                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3783                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    229938980                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    229938980                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       821502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       821502                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    230760482                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    230760482                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    230760482                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    230760482                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002125                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002125                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002125                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002125                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 61366.154257                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 61366.154257                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 22819.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22819.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 60999.334391                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 60999.334391                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 60999.334391                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 60999.334391                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.192612                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086499484                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2117932.717349                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.192612                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059604                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819219                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1413568                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1413568                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1413568                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1413568                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1413568                       # number of overall hits
system.cpu3.icache.overall_hits::total        1413568                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     31935058                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     31935058                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     31935058                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     31935058                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     31935058                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     31935058                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1413620                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1413620                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1413620                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1413620                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1413620                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1413620                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 614135.730769                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 614135.730769                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 614135.730769                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 614135.730769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 614135.730769                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 614135.730769                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     19203357                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     19203357                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     19203357                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     19203357                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     19203357                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     19203357                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 492393.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 492393.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 492393.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 492393.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 492393.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 492393.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5228                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170678378                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5484                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31122.971918                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.014749                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.985251                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882870                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117130                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       979749                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         979749                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       667761                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        667761                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1806                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1572                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1572                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1647510                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1647510                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1647510                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1647510                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13521                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13521                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          428                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          428                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13949                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13949                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13949                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13949                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1506277678                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1506277678                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     40487736                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     40487736                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1546765414                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1546765414                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1546765414                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1546765414                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       993270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       993270                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       668189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       668189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1661459                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1661459                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1661459                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1661459                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013613                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013613                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000641                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000641                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008396                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008396                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008396                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008396                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111402.831004                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111402.831004                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 94597.514019                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 94597.514019                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110887.190049                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110887.190049                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110887.190049                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110887.190049                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       259505                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       259505                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1718                       # number of writebacks
system.cpu3.dcache.writebacks::total             1718                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8342                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8342                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          379                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          379                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8721                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8721                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8721                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8721                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5179                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5179                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5228                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5228                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5228                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5228                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    443278593                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    443278593                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1069630                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1069630                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    444348223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    444348223                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    444348223                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    444348223                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005214                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005214                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003147                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003147                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003147                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003147                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 85591.541417                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85591.541417                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21829.183673                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21829.183673                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 84993.921767                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84993.921767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 84993.921767                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84993.921767                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
