// Seed: 50154404
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3
    , id_5
);
  assign id_5 = id_2 ==? -1'd0;
endmodule
module module_1 #(
    parameter id_10 = 32'd41,
    parameter id_2  = 32'd69,
    parameter id_6  = 32'd26
) (
    input tri1 id_0,
    input wire id_1,
    input uwire _id_2,
    output logic id_3
    , id_12,
    output tri0 id_4,
    input wire id_5,
    input wire _id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wor _id_10
);
  logic [-1 'h0 : ~^  id_10] id_13;
  ;
  wire id_14;
  always @(id_9) id_3 <= id_12;
  wire id_15;
  wire [~  id_2 : id_6] id_16;
  logic id_17;
  wire id_18;
  ;
  logic id_19 = 1;
  wire  \id_20 ;
  ;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
