// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VVexRiscv.h for the primary calling header

#include "VVexRiscv__pch.h"
#include "VVexRiscv_VexRiscv.h"

VL_ATTR_COLD void VVexRiscv_VexRiscv___ctor_var_reset(VVexRiscv_VexRiscv* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      VVexRiscv_VexRiscv___ctor_var_reset\n"); );
    VVexRiscv__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelf->iBus_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->iBus_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->iBus_cmd_payload_pc = VL_RAND_RESET_I(32);
    vlSelf->iBus_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->iBus_rsp_payload_error = VL_RAND_RESET_I(1);
    vlSelf->iBus_rsp_payload_inst = VL_RAND_RESET_I(32);
    vlSelf->dBus_cmd_valid = VL_RAND_RESET_I(1);
    vlSelf->dBus_cmd_ready = VL_RAND_RESET_I(1);
    vlSelf->dBus_cmd_payload_wr = VL_RAND_RESET_I(1);
    vlSelf->dBus_cmd_payload_mask = VL_RAND_RESET_I(4);
    vlSelf->dBus_cmd_payload_address = VL_RAND_RESET_I(32);
    vlSelf->dBus_cmd_payload_data = VL_RAND_RESET_I(32);
    vlSelf->dBus_cmd_payload_size = VL_RAND_RESET_I(2);
    vlSelf->dBus_rsp_ready = VL_RAND_RESET_I(1);
    vlSelf->dBus_rsp_error = VL_RAND_RESET_I(1);
    vlSelf->dBus_rsp_data = VL_RAND_RESET_I(32);
    vlSelf->clk = VL_RAND_RESET_I(1);
    vlSelf->reset = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_history_spinal_port1 = VL_RAND_RESET_Q(56);
    vlSelf->__PVT__RegFilePlugin_regFile_spinal_port0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__RegFilePlugin_regFile_spinal_port1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz___05Fzz_decode_SRC_LESS_UNSIGNED_51 = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz___05Fzz_decode_SRC_LESS_UNSIGNED_60 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__decode_BRANCH_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_SHIFT_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_ALU_BITWISE_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_SRC_LESS_UNSIGNED = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_ALU_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_BYPASSABLE_EXECUTE_STAGE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_RS2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_RS1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_SRC2_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_SRC1_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_SRC_USE_SUB_LESS = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_SRC_LESS = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_INSTRUCTION_ANTICIPATED = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_REGFILE_WRITE_VALID = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_decode_RS2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_decode_RS2_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_decode_RS2_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_arbitration_haltByOther = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_arbitration_removeIt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_arbitration_isStuck = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_arbitration_haltItself = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_arbitration_removeIt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_arbitration_isValid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_arbitration_isStuck = VL_RAND_RESET_I(1);
    vlSelf->__PVT__memory_arbitration_haltItself = VL_RAND_RESET_I(1);
    vlSelf->__PVT__memory_arbitration_flushNext = VL_RAND_RESET_I(1);
    vlSelf->__PVT__memory_arbitration_isValid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__writeBack_arbitration_isValid = VL_RAND_RESET_I(1);
    vlSelf->lastStageInstruction = VL_RAND_RESET_I(32);
    vlSelf->lastStagePc = VL_RAND_RESET_I(32);
    vlSelf->lastStageIsValid = VL_RAND_RESET_I(1);
    vlSelf->lastStageIsFiring = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_incomingInstruction = VL_RAND_RESET_I(1);
    vlSelf->__PVT__BranchPlugin_jumpInterface_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_SimdAddPlugin_rd = VL_RAND_RESET_I(32);
    vlSelf->IBusSimplePlugin_fetchPc_pcReg = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_correction = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_correctionReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_output_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_booted = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_inc = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_predictionPcLoad_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_fetchPc_flushed = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_iBusRsp_stages_0_input_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_iBusRsp_stages_1_output_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_iBusRsp_stages_1_halt = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_payload = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_iBusRsp_readyForError = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_iBusRsp_output_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_IBusSimplePlugin_injector_decodeInput_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_IBusSimplePlugin_injector_decodeInput_payload_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_error = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_injector_nextPcCalc_valids_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_injector_nextPcCalc_valids_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_injector_nextPcCalc_valids_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_injector_nextPcCalc_valids_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_injector_nextPcCalc_valids_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_injector_nextPcCalc_valids_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_injector_formal_rawInDecode = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_predictor_historyWrite_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish = VL_RAND_RESET_I(2);
    vlSelf->__PVT__IBusSimplePlugin_predictor_writeLast_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_writeLast_payload_address = VL_RAND_RESET_I(8);
    vlSelf->__PVT__IBusSimplePlugin_predictor_writeLast_payload_data_source = VL_RAND_RESET_I(22);
    vlSelf->__PVT__IBusSimplePlugin_predictor_writeLast_payload_data_branchWish = VL_RAND_RESET_I(2);
    vlSelf->__PVT__IBusSimplePlugin_predictor_writeLast_payload_data_target = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_predictor_buffer_pcCorrected = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_line_source = VL_RAND_RESET_I(22);
    vlSelf->__PVT__IBusSimplePlugin_predictor_line_branchWish = VL_RAND_RESET_I(2);
    vlSelf->__PVT__IBusSimplePlugin_predictor_line_target = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_predictor_buffer_hazard_regNextWhen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_fetchContext_hazard = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_fetchContext_hit = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContext_hazard = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContext_hit = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContext_line_source = VL_RAND_RESET_I(22);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContext_line_branchWish = VL_RAND_RESET_I(2);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContext_line_target = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hazard = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hit = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_source = VL_RAND_RESET_I(22);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_branchWish = VL_RAND_RESET_I(2);
    vlSelf->__PVT__IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_target = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_pending_value = VL_RAND_RESET_I(3);
    vlSelf->__PVT__IBusSimplePlugin_pending_next = VL_RAND_RESET_I(3);
    vlSelf->__PVT__IBusSimplePlugin_cmdFork_enterTheMarket = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_cmdFork_cmdKeep = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_cmdFork_cmdFired = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_output_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_output_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_discardCounter = VL_RAND_RESET_I(3);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_fetchRsp_rsp_error = VL_RAND_RESET_I(1);
    vlSelf->__PVT__writeBack_DBusSimplePlugin_rspShifted = VL_RAND_RESET_I(32);
    vlSelf->lastStageRegFileWrite_valid = VL_RAND_RESET_I(1);
    vlSelf->lastStageRegFileWrite_payload_address = VL_RAND_RESET_I(5);
    vlSelf->lastStageRegFileWrite_payload_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_SrcPlugin_addSub = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_execute_FullBarrelShifterPlugin_reversed = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_FullBarrelShifterPlugin_reversed = VL_RAND_RESET_I(32);
    vlSelf->__PVT___zz_decode_RS2_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__HazardSimplePlugin_src0Hazard = VL_RAND_RESET_I(1);
    vlSelf->__PVT__HazardSimplePlugin_src1Hazard = VL_RAND_RESET_I(1);
    vlSelf->__PVT__HazardSimplePlugin_writeBackWrites_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__HazardSimplePlugin_writeBackBuffer_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__HazardSimplePlugin_writeBackBuffer_payload_address = VL_RAND_RESET_I(5);
    vlSelf->__PVT__HazardSimplePlugin_writeBackBuffer_payload_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__when_HazardSimplePlugin_l48_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__when_HazardSimplePlugin_l51_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__when_HazardSimplePlugin_l45_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__when_HazardSimplePlugin_l48_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__when_HazardSimplePlugin_l51_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__when_HazardSimplePlugin_l45_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_BranchPlugin_eq = VL_RAND_RESET_I(1);
    vlSelf->__PVT___zz_execute_BRANCH_DO = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_BranchPlugin_branchAdder = VL_RAND_RESET_I(32);
    vlSelf->__PVT__memory_BranchPlugin_predictionMissmatch = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_PC = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_PC = VL_RAND_RESET_I(32);
    vlSelf->__PVT__memory_to_writeBack_PC = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_to_execute_INSTRUCTION = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_INSTRUCTION = VL_RAND_RESET_I(32);
    vlSelf->__PVT__memory_to_writeBack_INSTRUCTION = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_to_execute_FORMAL_PC_NEXT = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_FORMAL_PC_NEXT = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_to_execute_PREDICTION_CONTEXT_hazard = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_PREDICTION_CONTEXT_hit = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_PREDICTION_CONTEXT_line_source = VL_RAND_RESET_I(22);
    vlSelf->__PVT__decode_to_execute_PREDICTION_CONTEXT_line_branchWish = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_to_execute_PREDICTION_CONTEXT_line_target = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_PREDICTION_CONTEXT_hazard = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_PREDICTION_CONTEXT_hit = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_PREDICTION_CONTEXT_line_source = VL_RAND_RESET_I(22);
    vlSelf->__PVT__execute_to_memory_PREDICTION_CONTEXT_line_branchWish = VL_RAND_RESET_I(2);
    vlSelf->__PVT__execute_to_memory_PREDICTION_CONTEXT_line_target = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_to_execute_IS_SIMD_ADD = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_REGFILE_WRITE_VALID = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_REGFILE_WRITE_VALID = VL_RAND_RESET_I(1);
    vlSelf->__PVT__memory_to_writeBack_REGFILE_WRITE_VALID = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_BYPASSABLE_EXECUTE_STAGE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_BYPASSABLE_MEMORY_STAGE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_BYPASSABLE_MEMORY_STAGE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_IS_SPHERE_VOLUME = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_IS_SPHERE_VOLUME = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_SRC_USE_SUB_LESS = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_MEMORY_ENABLE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_MEMORY_ENABLE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__memory_to_writeBack_MEMORY_ENABLE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_MEMORY_STORE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_MEMORY_STORE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_ALU_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_to_execute_SRC_LESS_UNSIGNED = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_ALU_BITWISE_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_to_execute_SHIFT_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__execute_to_memory_SHIFT_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_to_execute_BRANCH_CTRL = VL_RAND_RESET_I(2);
    vlSelf->__PVT__decode_to_execute_RS1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_to_execute_RS2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_to_execute_SRC2_FORCE_ZERO = VL_RAND_RESET_I(1);
    vlSelf->__PVT__decode_to_execute_SRC1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_to_execute_SRC2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_SPHERE_VOLUME = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_MEMORY_ADDRESS_LOW = VL_RAND_RESET_I(2);
    vlSelf->__PVT__memory_to_writeBack_MEMORY_ADDRESS_LOW = VL_RAND_RESET_I(2);
    vlSelf->__PVT__execute_to_memory_REGFILE_WRITE_DATA = VL_RAND_RESET_I(32);
    vlSelf->__PVT__memory_to_writeBack_REGFILE_WRITE_DATA = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_SHIFT_RIGHT = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_BRANCH_DO = VL_RAND_RESET_I(1);
    vlSelf->__PVT__execute_to_memory_BRANCH_CALC = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_NEXT_PC1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__execute_to_memory_TARGET_MISSMATCH1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__memory_to_writeBack_MEMORY_READ_DATA = VL_RAND_RESET_I(32);
    vlSelf->__PVT__decode_BRANCH_CTRL_string = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(72, vlSelf->__PVT__decode_SHIFT_CTRL_string);
    vlSelf->__PVT__execute_BRANCH_CTRL_string = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(72, vlSelf->__PVT__memory_SHIFT_CTRL_string);
    VL_RAND_RESET_W(72, vlSelf->__PVT__execute_SHIFT_CTRL_string);
    vlSelf->__PVT__decode_SRC2_CTRL_string = VL_RAND_RESET_I(24);
    VL_RAND_RESET_W(96, vlSelf->__PVT__decode_SRC1_CTRL_string);
    VL_RAND_RESET_W(72, vlSelf->__PVT__decode_to_execute_SHIFT_CTRL_string);
    VL_RAND_RESET_W(72, vlSelf->__PVT__execute_to_memory_SHIFT_CTRL_string);
    vlSelf->__PVT__decode_to_execute_BRANCH_CTRL_string = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 256; ++__Vi0) {
        vlSelf->__PVT__IBusSimplePlugin_predictor_history[__Vi0] = VL_RAND_RESET_Q(56);
    }
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->RegFilePlugin_regFile[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__VdfgRegularize_h16d7421c_0_14 = VL_RAND_RESET_I(1);
    vlSelf->__VdfgRegularize_h16d7421c_0_15 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo_io_pop_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo_io_pop_payload_error = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo_io_pop_payload_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT___zz_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__logic_ptr_doPush = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__logic_ptr_doPop = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__logic_ptr_empty = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__logic_ptr_push = VL_RAND_RESET_I(2);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__logic_ptr_pop = VL_RAND_RESET_I(2);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__logic_ptr_wentUp = VL_RAND_RESET_I(1);
    vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__io_push_fire = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__IBusSimplePlugin_rspJoin_rspBuffer_c__DOT__fifo__DOT__logic_ram[__Vi0] = VL_RAND_RESET_Q(33);
    }
}
