(edif digital_clock
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 5 31 16 10 25)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure digital_clock.ngc digital_clock.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
              (property PIN_BUSNAME (string "out<1:20>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library digital_clock_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell digital_clock
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port reset
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port (array (rename pins "pins<0:7>") 8)
              (direction OUTPUT))
            (port (array (rename digs "digs<0:3>") 4)
              (direction OUTPUT))
            (designator "xc6slx4-2-tqg144")
            (property TYPE (string "digital_clock") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:pins<0:7>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:digs<0:3>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "digital_clock_digital_clock") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "20:OUTPUT:out<1:20>") (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename digs_0_renamed_0 "digs_0")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename digs_1_renamed_1 "digs_1")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename digs_2_renamed_2 "digs_2")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename digs_3_renamed_3 "digs_3")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename pins_1_renamed_4 "pins_1")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance count_clk_0
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_1
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_2
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_3
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_4
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_5
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_6
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_7
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_8
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_9
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_10
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_11
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_12
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_13
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_14
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_15
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_16
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_17
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_18
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_19
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_20
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance count_clk_21
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_0__ "Mcount_count_clk_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_0__ "Mcount_count_clk_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_1__ "Mcount_count_clk_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_1__ "Mcount_count_clk_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_2__ "Mcount_count_clk_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_2__ "Mcount_count_clk_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_3__ "Mcount_count_clk_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_3__ "Mcount_count_clk_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_4__ "Mcount_count_clk_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_4__ "Mcount_count_clk_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_5__ "Mcount_count_clk_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_5__ "Mcount_count_clk_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_6__ "Mcount_count_clk_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_6__ "Mcount_count_clk_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_7__ "Mcount_count_clk_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_7__ "Mcount_count_clk_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_8__ "Mcount_count_clk_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_8__ "Mcount_count_clk_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_9__ "Mcount_count_clk_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_9__ "Mcount_count_clk_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_10__ "Mcount_count_clk_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_10__ "Mcount_count_clk_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_11__ "Mcount_count_clk_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_11__ "Mcount_count_clk_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_12__ "Mcount_count_clk_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_12__ "Mcount_count_clk_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_13__ "Mcount_count_clk_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_13__ "Mcount_count_clk_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_14__ "Mcount_count_clk_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_14__ "Mcount_count_clk_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_15__ "Mcount_count_clk_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_15__ "Mcount_count_clk_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_16__ "Mcount_count_clk_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_16__ "Mcount_count_clk_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_17__ "Mcount_count_clk_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_17__ "Mcount_count_clk_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_18__ "Mcount_count_clk_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_18__ "Mcount_count_clk_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_19__ "Mcount_count_clk_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_19__ "Mcount_count_clk_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_20__ "Mcount_count_clk_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_20__ "Mcount_count_clk_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_21__ "Mcount_count_clk_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_21__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_20__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_20__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_19__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_19__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_18__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_18__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_17__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_17__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_16__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_16__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_15__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_15__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_14__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_14__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_13__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_13__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_12__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_12__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_11__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_11__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_10__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_10__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_9__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_9__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_8__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_8__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_7__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_7__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_20__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_19__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_18__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_17__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_17__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_16__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_15__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_15__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_14__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_14__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_13__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_13__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_12__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_12__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_11__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_10__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_10__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_9__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_9__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_8__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_8__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5 "PWR_4_o_count_clk[21]_equal_15_o<21>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6 "PWR_4_o_count_clk[21]_equal_15_o<21>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7 "PWR_4_o_count_clk[21]_equal_15_o<21>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000008") (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_4_renamed_8 "PWR_4_o_count_clk[21]_equal_15_o<21>4")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_1_21 "count_clk[21]_PWR_4_o_div_18/o<1>21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFAAA8") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_1_22 "count_clk[21]_PWR_4_o_div_18/o<1>22")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF88808080") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9 "count_clk[21]_PWR_4_o_div_18/o<0>21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFAAA8") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10 "count_clk[21]_PWR_4_o_div_18/o<0>22")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA88888880") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11 "count_clk[21]_PWR_4_o_div_18/o<0>23")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12 "count_clk[21]_PWR_4_o_div_18/o<0>24")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFAAA8") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_25 "count_clk[21]_PWR_4_o_div_18/o<0>25")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF88808080") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13 "count_clk[21]_PWR_4_o_div_18/o<2>21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFAAA8") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_2_22 "count_clk[21]_PWR_4_o_div_18/o<2>22")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA88888880") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_2_23 "count_clk[21]_PWR_4_o_div_18/o<2>23")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___count_clk[21]_PWR_4_o_div_18/o<2>23") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_14 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pins_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pins_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pins_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pins_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pins_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pins_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pins_6_OBUF_renamed_15 "pins_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pins_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance digs_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance digs_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance digs_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance digs_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_1__rt_renamed_16 "Mcount_count_clk_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_2__rt_renamed_17 "Mcount_count_clk_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_3__rt_renamed_18 "Mcount_count_clk_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_4__rt_renamed_19 "Mcount_count_clk_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_5__rt_renamed_20 "Mcount_count_clk_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_6__rt_renamed_21 "Mcount_count_clk_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_7__rt_renamed_22 "Mcount_count_clk_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_8__rt_renamed_23 "Mcount_count_clk_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_9__rt_renamed_24 "Mcount_count_clk_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_10__rt_renamed_25 "Mcount_count_clk_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_11__rt_renamed_26 "Mcount_count_clk_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_12__rt_renamed_27 "Mcount_count_clk_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_13__rt_renamed_28 "Mcount_count_clk_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_14__rt_renamed_29 "Mcount_count_clk_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_15__rt_renamed_30 "Mcount_count_clk_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_16__rt_renamed_31 "Mcount_count_clk_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_17__rt_renamed_32 "Mcount_count_clk_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_18__rt_renamed_33 "Mcount_count_clk_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_19__rt_renamed_34 "Mcount_count_clk_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_cy_20__rt_renamed_35 "Mcount_count_clk_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__rt_renamed_36 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__rt_renamed_37 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__rt_renamed_38 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__rt_renamed_39 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__rt_renamed_40 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_xor_21__rt_renamed_41 "Mcount_count_clk_xor<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__rt_renamed_42 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_01
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_110
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_22
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_31
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_41
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_51
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_61
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_71
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_81
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_91
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_101
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_111
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_121
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_131
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_211
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7FFF0000") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_201
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7F00FF00") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_191
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "70F0F0F0") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_181
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7F00FF00") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_171
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7F00FF00") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_161
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4CCCCCCC") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_151
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mcount_count_clk_eqn_141
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_2611_SW0 "count_clk[21]_PWR_4_o_div_18/o<0>2611_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___count_clk[21]_PWR_4_o_div_18/o<0>2611_SW0") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_2611 "count_clk[21]_PWR_4_o_div_18/o<0>2611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA40404040404040") (owner "Xilinx"))
            )
            (instance Mram__n011521
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Mram__n011521") (owner "Xilinx"))
              (property INIT (string "1110") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703131_renamed_43 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703131")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___count_clk[21]_PWR_4_o_div_18/o<2>23") (owner "Xilinx"))
              (property INIT (string "AA2AAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n17031311 "count_clk[21]_PWR_4_o_div_18/Mmux_n17031311")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA2AAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n17031111 "count_clk[21]_PWR_4_o_div_18/Mmux_n17031111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA2AAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n17031011 "count_clk[21]_PWR_4_o_div_18/Mmux_n17031011")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA2AAAAA") (owner "Xilinx"))
            )
            (instance Mram__n011541
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___count_clk[21]_PWR_4_o_div_18/o<0>2611_SW0") (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44 "count_clk[21]_PWR_4_o_div_18/Mmux_n170323")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45 "count_clk[21]_PWR_4_o_div_18/Mmux_n170371")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703911 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703911")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703711 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703231 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703231")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_o_0_2221 "count_clk[21]_PWR_4_o_div_18/o<0>2221")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFDFDFDA8") (owner "Xilinx"))
            )
            (instance Mram__n011531
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Mram__n011521") (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n170351 "count_clk[21]_PWR_4_o_div_18/Mmux_n170351")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n170361 "count_clk[21]_PWR_4_o_div_18/Mmux_n170361")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n170381 "count_clk[21]_PWR_4_o_div_18/Mmux_n170381")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703141 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703211 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703211")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703221 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703221")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAA2AAAAAAA") (owner "Xilinx"))
            )
            (instance Mram__n011512
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0888888888888888") (owner "Xilinx"))
            )
            (instance Mram__n0115111
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0444444444444444") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<21>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<16>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<14>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<13>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<12>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<11>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<8>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15555555D5555555") (owner "Xilinx"))
            )
            (instance (rename count_clk_19_1_renamed_54 "count_clk_19_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename count_clk_20_1_renamed_55 "count_clk_20_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_4_1 "PWR_4_o_count_clk[21]_equal_15_o<21>4_1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename count_clk_18_1_renamed_56 "count_clk_18_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_2_1 "PWR_4_o_count_clk[21]_equal_15_o<21>2_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename count_clk_19_2_renamed_57 "count_clk_19_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_1_1 "PWR_4_o_count_clk[21]_equal_15_o<21>1_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename PWR_4_o_count_clk_21__equal_15_o_21_3_1 "PWR_4_o_count_clk[21]_equal_15_o<21>3_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000008") (owner "Xilinx"))
            )
            (instance (rename count_clk_20_2_renamed_58 "count_clk_20_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_59 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_BUFG_renamed_60 "reset_IBUF_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_count_clk_lut_0__INV_0 "Mcount_count_clk_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_7__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<7>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_17__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<17>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_15__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<15>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_14__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<14>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_13__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<13>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_12__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<12>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_10__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<10>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_9__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_8__INV_0 "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<8>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance reset_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pins_1_1_renamed_61 "pins_1_1")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename pins_1_2_renamed_62 "pins_1_2")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename pins_1_3_renamed_63 "pins_1_3")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename pins_1_4_renamed_64 "pins_1_4")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename pins_1_5_renamed_65 "pins_1_5")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (net reset_IBUF_BUFG
              (joined
                (portRef G (instanceRef digs_0_renamed_0))
                (portRef G (instanceRef digs_1_renamed_1))
                (portRef G (instanceRef digs_2_renamed_2))
                (portRef G (instanceRef digs_3_renamed_3))
                (portRef O (instanceRef reset_IBUF_BUFG_renamed_60))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef count_clk_0))
                (portRef C (instanceRef count_clk_1))
                (portRef C (instanceRef count_clk_2))
                (portRef C (instanceRef count_clk_3))
                (portRef C (instanceRef count_clk_4))
                (portRef C (instanceRef count_clk_5))
                (portRef C (instanceRef count_clk_6))
                (portRef C (instanceRef count_clk_7))
                (portRef C (instanceRef count_clk_8))
                (portRef C (instanceRef count_clk_9))
                (portRef C (instanceRef count_clk_10))
                (portRef C (instanceRef count_clk_11))
                (portRef C (instanceRef count_clk_12))
                (portRef C (instanceRef count_clk_13))
                (portRef C (instanceRef count_clk_14))
                (portRef C (instanceRef count_clk_15))
                (portRef C (instanceRef count_clk_16))
                (portRef C (instanceRef count_clk_17))
                (portRef C (instanceRef count_clk_18))
                (portRef C (instanceRef count_clk_19))
                (portRef C (instanceRef count_clk_20))
                (portRef C (instanceRef count_clk_21))
                (portRef C (instanceRef count_clk_19_1_renamed_54))
                (portRef C (instanceRef count_clk_20_1_renamed_55))
                (portRef C (instanceRef count_clk_18_1_renamed_56))
                (portRef C (instanceRef count_clk_19_2_renamed_57))
                (portRef C (instanceRef count_clk_20_2_renamed_58))
                (portRef O (instanceRef clk_BUFGP_renamed_59))
              )
            )
            (net (rename count_clk_21_ "count_clk<21>")
              (joined
                (portRef Q (instanceRef count_clk_21))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_22))
                (portRef I0 (instanceRef Mcount_count_clk_xor_21__rt_renamed_41))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__rt_renamed_42))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703141))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_1))
              )
            )
            (net (rename count_clk_20_ "count_clk<20>")
              (joined
                (portRef Q (instanceRef count_clk_20))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_23))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__rt_renamed_36))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703131_renamed_43))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031311))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031111))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031011))
                (portRef I0 (instanceRef Mram__n011541))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703911))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703711))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703231))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170351))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170361))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170381))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703141))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703211))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703221))
                (portRef I2 (instanceRef Mram__n011512))
                (portRef I2 (instanceRef Mram__n0115111))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53))
              )
            )
            (net (rename count_clk_19_ "count_clk<19>")
              (joined
                (portRef Q (instanceRef count_clk_19))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_23))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__rt_renamed_37))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611_SW0))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703131_renamed_43))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031311))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031111))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031011))
                (portRef I1 (instanceRef Mram__n011541))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703911))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703711))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703231))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170351))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170361))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170381))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703141))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703211))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703221))
                (portRef I3 (instanceRef Mram__n011512))
                (portRef I3 (instanceRef Mram__n0115111))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53))
              )
            )
            (net (rename count_clk_18_ "count_clk<18>")
              (joined
                (portRef Q (instanceRef count_clk_18))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_23))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__rt_renamed_38))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611_SW0))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703131_renamed_43))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031311))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031111))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031011))
                (portRef I2 (instanceRef Mram__n011541))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703911))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703711))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703231))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170351))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170361))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170381))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703141))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703211))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703221))
                (portRef I4 (instanceRef Mram__n011512))
                (portRef I4 (instanceRef Mram__n0115111))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53))
              )
            )
            (net (rename count_clk_17_ "count_clk<17>")
              (joined
                (portRef Q (instanceRef count_clk_17))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_renamed_8))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_22))
                (portRef I0 (instanceRef Mcount_count_clk_cy_17__rt_renamed_32))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703911))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_1))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_17__INV_0))
              )
            )
            (net (rename count_clk_16_ "count_clk<16>")
              (joined
                (portRef Q (instanceRef count_clk_16))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_22))
                (portRef I0 (instanceRef Mcount_count_clk_cy_16__rt_renamed_31))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__rt_renamed_39))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170381))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47))
                (portRef I5 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5))
                (portRef I5 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_1))
              )
            )
            (net (rename count_clk_15_ "count_clk<15>")
              (joined
                (portRef Q (instanceRef count_clk_15))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_renamed_8))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_22))
                (portRef I0 (instanceRef Mcount_count_clk_cy_15__rt_renamed_30))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703711))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_1))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_15__INV_0))
              )
            )
            (net (rename count_clk_14_ "count_clk<14>")
              (joined
                (portRef Q (instanceRef count_clk_14))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_renamed_8))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_22))
                (portRef I0 (instanceRef Mcount_count_clk_cy_14__rt_renamed_29))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170361))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_1))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_14__INV_0))
              )
            )
            (net (rename count_clk_13_ "count_clk<13>")
              (joined
                (portRef Q (instanceRef count_clk_13))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_renamed_8))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13))
                (portRef I0 (instanceRef Mcount_count_clk_cy_13__rt_renamed_28))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170351))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_1))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_13__INV_0))
              )
            )
            (net (rename count_clk_12_ "count_clk<12>")
              (joined
                (portRef Q (instanceRef count_clk_12))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13))
                (portRef I0 (instanceRef Mcount_count_clk_cy_12__rt_renamed_27))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2221))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_12__INV_0))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_1))
              )
            )
            (net (rename count_clk_11_ "count_clk<11>")
              (joined
                (portRef Q (instanceRef count_clk_11))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13))
                (portRef I0 (instanceRef Mcount_count_clk_cy_11__rt_renamed_26))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__rt_renamed_40))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2221))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51))
                (portRef I4 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5))
                (portRef I4 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_1))
              )
            )
            (net (rename count_clk_10_ "count_clk<10>")
              (joined
                (portRef Q (instanceRef count_clk_10))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13))
                (portRef I0 (instanceRef Mcount_count_clk_cy_10__rt_renamed_25))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703231))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_10__INV_0))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_1))
              )
            )
            (net (rename count_clk_9_ "count_clk<9>")
              (joined
                (portRef Q (instanceRef count_clk_9))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13))
                (portRef I0 (instanceRef Mcount_count_clk_cy_9__rt_renamed_24))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703221))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_9__INV_0))
                (portRef I4 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7))
                (portRef I4 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_1))
              )
            )
            (net (rename count_clk_8_ "count_clk<8>")
              (joined
                (portRef Q (instanceRef count_clk_8))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13))
                (portRef I0 (instanceRef Mcount_count_clk_cy_8__rt_renamed_23))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703211))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_8__INV_0))
                (portRef I5 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7))
                (portRef I5 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_1))
              )
            )
            (net (rename count_clk_7_ "count_clk<7>")
              (joined
                (portRef Q (instanceRef count_clk_7))
                (portRef I4 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_21))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12))
                (portRef I0 (instanceRef Mcount_count_clk_cy_7__rt_renamed_22))
                (portRef I4 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_1))
                (portRef I (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_7__INV_0))
              )
            )
            (net (rename count_clk_6_ "count_clk<6>")
              (joined
                (portRef Q (instanceRef count_clk_6))
                (portRef I5 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12))
                (portRef I0 (instanceRef Mcount_count_clk_cy_6__rt_renamed_21))
                (portRef I5 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_1))
              )
            )
            (net (rename count_clk_5_ "count_clk<5>")
              (joined
                (portRef Q (instanceRef count_clk_5))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6))
                (portRef I0 (instanceRef Mcount_count_clk_cy_5__rt_renamed_20))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_1))
              )
            )
            (net (rename count_clk_4_ "count_clk<4>")
              (joined
                (portRef Q (instanceRef count_clk_4))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6))
                (portRef I0 (instanceRef Mcount_count_clk_cy_4__rt_renamed_19))
                (portRef I3 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_1))
              )
            )
            (net (rename count_clk_3_ "count_clk<3>")
              (joined
                (portRef Q (instanceRef count_clk_3))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6))
                (portRef I0 (instanceRef Mcount_count_clk_cy_3__rt_renamed_18))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_1))
              )
            )
            (net (rename count_clk_2_ "count_clk<2>")
              (joined
                (portRef Q (instanceRef count_clk_2))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6))
                (portRef I0 (instanceRef Mcount_count_clk_cy_2__rt_renamed_17))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_1))
              )
            )
            (net (rename count_clk_1_ "count_clk<1>")
              (joined
                (portRef Q (instanceRef count_clk_1))
                (portRef I0 (instanceRef Mcount_count_clk_cy_1__rt_renamed_16))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_1))
              )
            )
            (net (rename count_clk_0_ "count_clk<0>")
              (joined
                (portRef Q (instanceRef count_clk_0))
                (portRef I (instanceRef Mcount_count_clk_lut_0__INV_0))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_1))
              )
            )
            (net pins_1
              (joined
                (portRef Q (instanceRef pins_1_renamed_4))
                (portRef I (instanceRef pins_5_OBUF))
              )
            )
            (net pins_6_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef Mcount_count_clk_cy_0__))
                (portRef CI (instanceRef Mcount_count_clk_xor_0__))
                (portRef DI (instanceRef Mcount_count_clk_cy_1__))
                (portRef DI (instanceRef Mcount_count_clk_cy_2__))
                (portRef DI (instanceRef Mcount_count_clk_cy_3__))
                (portRef DI (instanceRef Mcount_count_clk_cy_4__))
                (portRef DI (instanceRef Mcount_count_clk_cy_5__))
                (portRef DI (instanceRef Mcount_count_clk_cy_6__))
                (portRef DI (instanceRef Mcount_count_clk_cy_7__))
                (portRef DI (instanceRef Mcount_count_clk_cy_8__))
                (portRef DI (instanceRef Mcount_count_clk_cy_9__))
                (portRef DI (instanceRef Mcount_count_clk_cy_10__))
                (portRef DI (instanceRef Mcount_count_clk_cy_11__))
                (portRef DI (instanceRef Mcount_count_clk_cy_12__))
                (portRef DI (instanceRef Mcount_count_clk_cy_13__))
                (portRef DI (instanceRef Mcount_count_clk_cy_14__))
                (portRef DI (instanceRef Mcount_count_clk_cy_15__))
                (portRef DI (instanceRef Mcount_count_clk_cy_16__))
                (portRef DI (instanceRef Mcount_count_clk_cy_17__))
                (portRef DI (instanceRef Mcount_count_clk_cy_18__))
                (portRef DI (instanceRef Mcount_count_clk_cy_19__))
                (portRef DI (instanceRef Mcount_count_clk_cy_20__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_8__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_8__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_7__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_7__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_10__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_15__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_17__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_18__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_19__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_20__))
                (portRef I (instanceRef pins_6_OBUF_renamed_15))
                (portRef I (instanceRef pins_7_OBUF))
              )
            )
            (net digs_0
              (joined
                (portRef Q (instanceRef digs_0_renamed_0))
                (portRef I (instanceRef digs_0_OBUF))
              )
            )
            (net digs_1
              (joined
                (portRef Q (instanceRef digs_1_renamed_1))
                (portRef I (instanceRef digs_1_OBUF))
              )
            )
            (net digs_2
              (joined
                (portRef Q (instanceRef digs_2_renamed_2))
                (portRef I (instanceRef digs_2_OBUF))
              )
            )
            (net digs_3
              (joined
                (portRef Q (instanceRef digs_3_renamed_3))
                (portRef I (instanceRef digs_3_OBUF))
              )
            )
            (net (rename n0043_1_ "n0043<1>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_1_22))
                (portRef I0 (instanceRef Mram__n011521))
                (portRef I0 (instanceRef Mram__n011512))
                (portRef I1 (instanceRef Mram__n0115111))
              )
            )
            (net (rename n0043_2_ "n0043<2>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_2_23))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611))
                (portRef I1 (instanceRef Mram__n011521))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2221))
                (portRef I3 (instanceRef Mram__n011531))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef Mcount_count_clk_cy_0__))
                (portRef D (instanceRef pins_1_renamed_4))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_8__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_9__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_10__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_12__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_13__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_14__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_15__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_17__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_7__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_8__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_9__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_11__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_12__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_13__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_14__))
                (portRef DI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_16__))
                (portRef D (instanceRef pins_1_1_renamed_61))
                (portRef D (instanceRef pins_1_2_renamed_62))
                (portRef D (instanceRef pins_1_3_renamed_63))
                (portRef D (instanceRef pins_1_4_renamed_64))
                (portRef D (instanceRef pins_1_5_renamed_65))
              )
            )
            (net reset_inv
              (joined
                (portRef CLR (instanceRef pins_1_renamed_4))
                (portRef CLR (instanceRef count_clk_0))
                (portRef CLR (instanceRef count_clk_1))
                (portRef CLR (instanceRef count_clk_2))
                (portRef CLR (instanceRef count_clk_3))
                (portRef CLR (instanceRef count_clk_4))
                (portRef CLR (instanceRef count_clk_5))
                (portRef CLR (instanceRef count_clk_6))
                (portRef CLR (instanceRef count_clk_7))
                (portRef CLR (instanceRef count_clk_8))
                (portRef CLR (instanceRef count_clk_9))
                (portRef CLR (instanceRef count_clk_10))
                (portRef CLR (instanceRef count_clk_11))
                (portRef CLR (instanceRef count_clk_12))
                (portRef CLR (instanceRef count_clk_13))
                (portRef CLR (instanceRef count_clk_14))
                (portRef CLR (instanceRef count_clk_15))
                (portRef CLR (instanceRef count_clk_16))
                (portRef CLR (instanceRef count_clk_17))
                (portRef CLR (instanceRef count_clk_18))
                (portRef CLR (instanceRef count_clk_19))
                (portRef CLR (instanceRef count_clk_20))
                (portRef CLR (instanceRef count_clk_21))
                (portRef CLR (instanceRef count_clk_19_1_renamed_54))
                (portRef CLR (instanceRef count_clk_20_1_renamed_55))
                (portRef CLR (instanceRef count_clk_18_1_renamed_56))
                (portRef CLR (instanceRef count_clk_19_2_renamed_57))
                (portRef CLR (instanceRef count_clk_20_2_renamed_58))
                (portRef O (instanceRef reset_inv1_INV_0))
                (portRef CLR (instanceRef pins_1_1_renamed_61))
                (portRef CLR (instanceRef pins_1_2_renamed_62))
                (portRef CLR (instanceRef pins_1_3_renamed_63))
                (portRef CLR (instanceRef pins_1_4_renamed_64))
                (portRef CLR (instanceRef pins_1_5_renamed_65))
              )
            )
            (net (rename Result_0_ "Result<0>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_0__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_01))
              )
            )
            (net Mcount_count_clk_eqn_0
              (joined
                (portRef D (instanceRef count_clk_0))
                (portRef O (instanceRef Mcount_count_clk_eqn_01))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_1__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_110))
              )
            )
            (net Mcount_count_clk_eqn_1
              (joined
                (portRef D (instanceRef count_clk_1))
                (portRef O (instanceRef Mcount_count_clk_eqn_110))
              )
            )
            (net (rename Result_2_ "Result<2>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_2__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_22))
              )
            )
            (net Mcount_count_clk_eqn_2
              (joined
                (portRef D (instanceRef count_clk_2))
                (portRef O (instanceRef Mcount_count_clk_eqn_22))
              )
            )
            (net (rename Result_3_ "Result<3>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_3__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_31))
              )
            )
            (net Mcount_count_clk_eqn_3
              (joined
                (portRef D (instanceRef count_clk_3))
                (portRef O (instanceRef Mcount_count_clk_eqn_31))
              )
            )
            (net (rename Result_4_ "Result<4>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_4__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_41))
              )
            )
            (net Mcount_count_clk_eqn_4
              (joined
                (portRef D (instanceRef count_clk_4))
                (portRef O (instanceRef Mcount_count_clk_eqn_41))
              )
            )
            (net (rename Result_5_ "Result<5>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_5__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_51))
              )
            )
            (net Mcount_count_clk_eqn_5
              (joined
                (portRef D (instanceRef count_clk_5))
                (portRef O (instanceRef Mcount_count_clk_eqn_51))
              )
            )
            (net (rename Result_6_ "Result<6>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_6__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_61))
              )
            )
            (net Mcount_count_clk_eqn_6
              (joined
                (portRef D (instanceRef count_clk_6))
                (portRef O (instanceRef Mcount_count_clk_eqn_61))
              )
            )
            (net (rename Result_7_ "Result<7>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_7__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_71))
              )
            )
            (net Mcount_count_clk_eqn_7
              (joined
                (portRef D (instanceRef count_clk_7))
                (portRef O (instanceRef Mcount_count_clk_eqn_71))
              )
            )
            (net (rename Result_8_ "Result<8>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_8__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_81))
              )
            )
            (net Mcount_count_clk_eqn_8
              (joined
                (portRef D (instanceRef count_clk_8))
                (portRef O (instanceRef Mcount_count_clk_eqn_81))
              )
            )
            (net (rename Result_9_ "Result<9>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_9__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_91))
              )
            )
            (net Mcount_count_clk_eqn_9
              (joined
                (portRef D (instanceRef count_clk_9))
                (portRef O (instanceRef Mcount_count_clk_eqn_91))
              )
            )
            (net (rename Result_10_ "Result<10>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_10__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_101))
              )
            )
            (net Mcount_count_clk_eqn_10
              (joined
                (portRef D (instanceRef count_clk_10))
                (portRef O (instanceRef Mcount_count_clk_eqn_101))
              )
            )
            (net (rename Result_11_ "Result<11>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_11__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_111))
              )
            )
            (net Mcount_count_clk_eqn_11
              (joined
                (portRef D (instanceRef count_clk_11))
                (portRef O (instanceRef Mcount_count_clk_eqn_111))
              )
            )
            (net (rename Result_12_ "Result<12>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_12__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_121))
              )
            )
            (net Mcount_count_clk_eqn_12
              (joined
                (portRef D (instanceRef count_clk_12))
                (portRef O (instanceRef Mcount_count_clk_eqn_121))
              )
            )
            (net (rename Result_13_ "Result<13>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_13__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_131))
              )
            )
            (net Mcount_count_clk_eqn_13
              (joined
                (portRef D (instanceRef count_clk_13))
                (portRef O (instanceRef Mcount_count_clk_eqn_131))
              )
            )
            (net (rename Result_14_ "Result<14>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_14__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_141))
              )
            )
            (net Mcount_count_clk_eqn_14
              (joined
                (portRef D (instanceRef count_clk_14))
                (portRef O (instanceRef Mcount_count_clk_eqn_141))
              )
            )
            (net (rename Result_15_ "Result<15>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_15__))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_151))
              )
            )
            (net Mcount_count_clk_eqn_15
              (joined
                (portRef D (instanceRef count_clk_15))
                (portRef O (instanceRef Mcount_count_clk_eqn_151))
              )
            )
            (net (rename Result_16_ "Result<16>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_16__))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_161))
              )
            )
            (net Mcount_count_clk_eqn_16
              (joined
                (portRef D (instanceRef count_clk_16))
                (portRef O (instanceRef Mcount_count_clk_eqn_161))
              )
            )
            (net (rename Result_17_ "Result<17>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_17__))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_171))
              )
            )
            (net Mcount_count_clk_eqn_17
              (joined
                (portRef D (instanceRef count_clk_17))
                (portRef O (instanceRef Mcount_count_clk_eqn_171))
              )
            )
            (net (rename Result_18_ "Result<18>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_18__))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_181))
              )
            )
            (net Mcount_count_clk_eqn_18
              (joined
                (portRef D (instanceRef count_clk_18))
                (portRef O (instanceRef Mcount_count_clk_eqn_181))
                (portRef D (instanceRef count_clk_18_1_renamed_56))
              )
            )
            (net (rename Result_19_ "Result<19>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_19__))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_191))
              )
            )
            (net Mcount_count_clk_eqn_19
              (joined
                (portRef D (instanceRef count_clk_19))
                (portRef O (instanceRef Mcount_count_clk_eqn_191))
                (portRef D (instanceRef count_clk_19_1_renamed_54))
                (portRef D (instanceRef count_clk_19_2_renamed_57))
              )
            )
            (net (rename Result_20_ "Result<20>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_20__))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_201))
              )
            )
            (net Mcount_count_clk_eqn_20
              (joined
                (portRef D (instanceRef count_clk_20))
                (portRef O (instanceRef Mcount_count_clk_eqn_201))
                (portRef D (instanceRef count_clk_20_1_renamed_55))
                (portRef D (instanceRef count_clk_20_2_renamed_58))
              )
            )
            (net (rename Result_21_ "Result<21>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_21__))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_211))
              )
            )
            (net Mcount_count_clk_eqn_21
              (joined
                (portRef D (instanceRef count_clk_21))
                (portRef O (instanceRef Mcount_count_clk_eqn_211))
              )
            )
            (net Mram__n0115
              (joined
                (portRef D (instanceRef digs_3_renamed_3))
                (portRef O (instanceRef Mram__n011512))
              )
            )
            (net Mram__n01151
              (joined
                (portRef D (instanceRef digs_2_renamed_2))
                (portRef O (instanceRef Mram__n0115111))
              )
            )
            (net Mram__n01152
              (joined
                (portRef D (instanceRef digs_1_renamed_1))
                (portRef O (instanceRef Mram__n011521))
              )
            )
            (net Mram__n01153
              (joined
                (portRef D (instanceRef digs_0_renamed_0))
                (portRef O (instanceRef Mram__n011531))
              )
            )
            (net Mram__n01154
              (joined
                (portRef G (instanceRef pins_1_renamed_4))
                (portRef O (instanceRef Mram__n011541))
                (portRef G (instanceRef pins_1_1_renamed_61))
                (portRef G (instanceRef pins_1_2_renamed_62))
                (portRef G (instanceRef pins_1_3_renamed_63))
                (portRef G (instanceRef pins_1_4_renamed_64))
                (portRef G (instanceRef pins_1_5_renamed_65))
              )
            )
            (net (rename Mcount_count_clk_lut_0_ "Mcount_count_clk_lut<0>")
              (joined
                (portRef S (instanceRef Mcount_count_clk_cy_0__))
                (portRef LI (instanceRef Mcount_count_clk_xor_0__))
                (portRef O (instanceRef Mcount_count_clk_lut_0__INV_0))
              )
            )
            (net (rename Mcount_count_clk_cy_0_ "Mcount_count_clk_cy<0>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_0__))
                (portRef CI (instanceRef Mcount_count_clk_cy_1__))
                (portRef CI (instanceRef Mcount_count_clk_xor_1__))
              )
            )
            (net (rename Mcount_count_clk_cy_1_ "Mcount_count_clk_cy<1>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_1__))
                (portRef CI (instanceRef Mcount_count_clk_cy_2__))
                (portRef CI (instanceRef Mcount_count_clk_xor_2__))
              )
            )
            (net (rename Mcount_count_clk_cy_2_ "Mcount_count_clk_cy<2>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_2__))
                (portRef CI (instanceRef Mcount_count_clk_cy_3__))
                (portRef CI (instanceRef Mcount_count_clk_xor_3__))
              )
            )
            (net (rename Mcount_count_clk_cy_3_ "Mcount_count_clk_cy<3>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_3__))
                (portRef CI (instanceRef Mcount_count_clk_cy_4__))
                (portRef CI (instanceRef Mcount_count_clk_xor_4__))
              )
            )
            (net (rename Mcount_count_clk_cy_4_ "Mcount_count_clk_cy<4>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_4__))
                (portRef CI (instanceRef Mcount_count_clk_cy_5__))
                (portRef CI (instanceRef Mcount_count_clk_xor_5__))
              )
            )
            (net (rename Mcount_count_clk_cy_5_ "Mcount_count_clk_cy<5>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_5__))
                (portRef CI (instanceRef Mcount_count_clk_cy_6__))
                (portRef CI (instanceRef Mcount_count_clk_xor_6__))
              )
            )
            (net (rename Mcount_count_clk_cy_6_ "Mcount_count_clk_cy<6>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_6__))
                (portRef CI (instanceRef Mcount_count_clk_cy_7__))
                (portRef CI (instanceRef Mcount_count_clk_xor_7__))
              )
            )
            (net (rename Mcount_count_clk_cy_7_ "Mcount_count_clk_cy<7>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_7__))
                (portRef CI (instanceRef Mcount_count_clk_cy_8__))
                (portRef CI (instanceRef Mcount_count_clk_xor_8__))
              )
            )
            (net (rename Mcount_count_clk_cy_8_ "Mcount_count_clk_cy<8>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_8__))
                (portRef CI (instanceRef Mcount_count_clk_cy_9__))
                (portRef CI (instanceRef Mcount_count_clk_xor_9__))
              )
            )
            (net (rename Mcount_count_clk_cy_9_ "Mcount_count_clk_cy<9>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_9__))
                (portRef CI (instanceRef Mcount_count_clk_cy_10__))
                (portRef CI (instanceRef Mcount_count_clk_xor_10__))
              )
            )
            (net (rename Mcount_count_clk_cy_10_ "Mcount_count_clk_cy<10>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_10__))
                (portRef CI (instanceRef Mcount_count_clk_cy_11__))
                (portRef CI (instanceRef Mcount_count_clk_xor_11__))
              )
            )
            (net (rename Mcount_count_clk_cy_11_ "Mcount_count_clk_cy<11>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_11__))
                (portRef CI (instanceRef Mcount_count_clk_cy_12__))
                (portRef CI (instanceRef Mcount_count_clk_xor_12__))
              )
            )
            (net (rename Mcount_count_clk_cy_12_ "Mcount_count_clk_cy<12>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_12__))
                (portRef CI (instanceRef Mcount_count_clk_cy_13__))
                (portRef CI (instanceRef Mcount_count_clk_xor_13__))
              )
            )
            (net (rename Mcount_count_clk_cy_13_ "Mcount_count_clk_cy<13>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_13__))
                (portRef CI (instanceRef Mcount_count_clk_cy_14__))
                (portRef CI (instanceRef Mcount_count_clk_xor_14__))
              )
            )
            (net (rename Mcount_count_clk_cy_14_ "Mcount_count_clk_cy<14>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_14__))
                (portRef CI (instanceRef Mcount_count_clk_cy_15__))
                (portRef CI (instanceRef Mcount_count_clk_xor_15__))
              )
            )
            (net (rename Mcount_count_clk_cy_15_ "Mcount_count_clk_cy<15>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_15__))
                (portRef CI (instanceRef Mcount_count_clk_cy_16__))
                (portRef CI (instanceRef Mcount_count_clk_xor_16__))
              )
            )
            (net (rename Mcount_count_clk_cy_16_ "Mcount_count_clk_cy<16>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_16__))
                (portRef CI (instanceRef Mcount_count_clk_cy_17__))
                (portRef CI (instanceRef Mcount_count_clk_xor_17__))
              )
            )
            (net (rename Mcount_count_clk_cy_17_ "Mcount_count_clk_cy<17>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_17__))
                (portRef CI (instanceRef Mcount_count_clk_cy_18__))
                (portRef CI (instanceRef Mcount_count_clk_xor_18__))
              )
            )
            (net (rename Mcount_count_clk_cy_18_ "Mcount_count_clk_cy<18>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_18__))
                (portRef CI (instanceRef Mcount_count_clk_cy_19__))
                (portRef CI (instanceRef Mcount_count_clk_xor_19__))
              )
            )
            (net (rename Mcount_count_clk_cy_19_ "Mcount_count_clk_cy<19>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_19__))
                (portRef CI (instanceRef Mcount_count_clk_cy_20__))
                (portRef CI (instanceRef Mcount_count_clk_xor_20__))
              )
            )
            (net (rename Mcount_count_clk_cy_20_ "Mcount_count_clk_cy<20>")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_20__))
                (portRef CI (instanceRef Mcount_count_clk_xor_21__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_0_261 "count_clk[21]_PWR_4_o_div_18/o<0>261")
              (joined
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_22))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_25))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_0_222 "count_clk[21]_PWR_4_o_div_18/o<0>222")
              (joined
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_21))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2221))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<21>")
              (joined
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_21__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_20_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<20>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_20__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_21__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_19_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<19>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_19__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_20__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_20__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_18_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<18>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_18__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_19__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_19__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_17_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<17>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_17__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_18__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_18__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_16_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<16>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_16__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_17__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_17__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<16>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_16__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_16__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_15_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<15>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_15__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_16__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_16__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_14_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<14>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_14__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_15__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_15__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<14>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_14__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_14__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_13_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<13>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_13__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_14__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_14__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<13>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_13__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_13__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_12_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<12>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_12__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_13__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_13__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<12>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_12__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_12__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_11_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<11>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_11__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_12__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_12__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<11>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_11__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_11__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_10_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<10>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_10__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_11__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_11__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_9_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<9>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_9__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_10__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_10__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<9>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_9__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_9__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_8_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<8>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_8__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_9__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_9__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<8>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_8__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_8__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_7_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_cy<7>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_7__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_8__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_8__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_7__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_GND_9_o_add_43_OUT[21:0]_lut<7>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_7__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_7__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_7__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<20>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<19>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_20__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<18>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_19__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_17_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<17>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_17__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_18__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_17__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<17>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_17__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_17__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_17__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<16>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_17__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_17__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_15_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<15>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_15__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_16__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_15__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<15>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_15__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_15__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_15__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_14_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<14>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_14__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_15__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_15__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_14__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<14>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_14__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_14__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_14__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_13_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<13>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_13__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_14__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_14__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_13__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<13>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_13__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_13__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_13__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_12_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<12>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_12__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_13__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_13__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_12__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<12>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_12__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_12__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_12__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<11>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_12__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_12__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_10_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<10>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_10__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_11__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_10__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<10>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_10__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_10__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_10__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_9_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<9>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_9__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_10__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_10__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_9__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<9>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_9__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_9__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_9__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_8_ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<8>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_8__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_9__))
                (portRef CI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_9__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_8__ "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_lut<8>")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_8__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_8__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__lut_8__INV_0))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___7_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<7>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_7__))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___8_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<8>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_8__))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___9_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<9>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_9__))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___10_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<10>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_10__))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___11_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<11>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_11__))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___12_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<12>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_12__))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___13_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<13>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_13__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___14_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<14>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_14__))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___15_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<15>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_15__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___16_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<16>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_16__))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___17_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<17>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_17__))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___18_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<18>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_18__))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___19_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<19>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_19__))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___20_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<20>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_20__))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__GND_9_o_add_43_OUT_21_0___21_ "count_clk[21]_PWR_4_o_div_18/a[21]_GND_9_o_add_43_OUT[21:0]<21>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_21__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_8__ "count_clk[21]_PWR_4_o_div_18/n1703<8>")
              (joined
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_21))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703211))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_9__ "count_clk[21]_PWR_4_o_div_18/n1703<9>")
              (joined
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_21))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703221))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_10__ "count_clk[21]_PWR_4_o_div_18/n1703<10>")
              (joined
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_21))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_13__ "count_clk[21]_PWR_4_o_div_18/n1703<13>")
              (joined
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2221))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170351))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_14__ "count_clk[21]_PWR_4_o_div_18/n1703<14>")
              (joined
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_21))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_25))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170361))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_15__ "count_clk[21]_PWR_4_o_div_18/n1703<15>")
              (joined
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_22))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_25))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_16__ "count_clk[21]_PWR_4_o_div_18/n1703<16>")
              (joined
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_22))
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_25))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170381))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_20__ "count_clk[21]_PWR_4_o_div_18/n1703<20>")
              (joined
                (portRef I0 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_22))
                (portRef I3 (instanceRef Mram__n011521))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703131_renamed_43))
                (portRef I0 (instanceRef Mram__n011531))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_n1703_21__ "count_clk[21]_PWR_4_o_div_18/n1703<21>")
              (joined
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_22))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_25))
                (portRef I1 (instanceRef Mram__n011531))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703141))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___8_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<8>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_8__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703211))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___9_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<9>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_9__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703221))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___10_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<10>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_10__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703231))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___11_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<11>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_11__))
                (portRef I2 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2221))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___12_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<12>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_12__))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2221))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___13_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<13>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_13__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170351))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___14_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<14>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_14__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170361))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___15_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<15>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_15__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703711))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___16_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<16>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_16__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170381))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___17_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<17>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_17__))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703911))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___18_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<18>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_18__))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031011))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___19_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<19>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_19__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031111))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___20_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<20>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_20__))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703131_renamed_43))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031311))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_a_21__b_19__add_41_OUT_21_0___21_ "count_clk[21]_PWR_4_o_div_18/a[21]_b[19]_add_41_OUT[21:0]<21>")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703141))
                (portRef I5 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_ "PWR_4_o_count_clk[21]_equal_15_o<21>")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_01))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_110))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_22))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_31))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_41))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_51))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_61))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_71))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_81))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_91))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_101))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_111))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_1 "PWR_4_o_count_clk[21]_equal_15_o<21>1")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_renamed_6))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_01))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_110))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_22))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_31))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_41))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_51))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_61))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_71))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_81))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_91))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_101))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_111))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_2 "PWR_4_o_count_clk[21]_equal_15_o<21>2")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_renamed_7))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_01))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_110))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_22))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_31))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_41))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_51))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_61))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_71))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_81))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_91))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_101))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_111))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_3 "PWR_4_o_count_clk[21]_equal_15_o<21>3")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_renamed_8))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_01))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_110))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_22))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_31))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_41))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_51))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_61))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_71))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_81))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_91))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_101))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_111))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_1_2 "count_clk[21]_PWR_4_o_div_18/o<1>2")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_1_21))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_1_22))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_0_2 "count_clk[21]_PWR_4_o_div_18/o<0>2")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_21_renamed_9))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_0_21 "count_clk[21]_PWR_4_o_div_18/o<0>21")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_22_renamed_10))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_0_22 "count_clk[21]_PWR_4_o_div_18/o<0>22")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_23_renamed_11))
                (portRef I1 (instanceRef Mram__n011512))
                (portRef I0 (instanceRef Mram__n0115111))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_0_23 "count_clk[21]_PWR_4_o_div_18/o<0>23")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_24_renamed_12))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_25))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_0_24 "count_clk[21]_PWR_4_o_div_18/o<0>24")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_25))
                (portRef I2 (instanceRef Mram__n011521))
                (portRef I2 (instanceRef Mram__n011531))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_2_2 "count_clk[21]_PWR_4_o_div_18/o<2>2")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_2_21_renamed_13))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_22))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_o_2_21 "count_clk[21]_PWR_4_o_div_18/o<2>21")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_2_22))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_o_2_23))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703131_renamed_43))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031311))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031111))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031011))
                (portRef I3 (instanceRef Mram__n011541))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170323_renamed_44))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170371_renamed_45))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703911))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703711))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703231))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170351))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170361))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n170381))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703141))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703211))
                (portRef I4 (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703221))
                (portRef I5 (instanceRef Mram__n011512))
                (portRef I5 (instanceRef Mram__n0115111))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_21___renamed_46))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_16___renamed_47))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_14___renamed_48))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_13___renamed_49))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_12___renamed_50))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_11___renamed_51))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_9___renamed_52))
                (portRef I3 (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__lut_8___renamed_53))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_14))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_59))
              )
            )
            (net (rename pins_0_ "pins<0>")
              (joined
                (portRef (member pins 0))
                (portRef O (instanceRef pins_0_OBUF))
              )
            )
            (net (rename pins_1_ "pins<1>")
              (joined
                (portRef (member pins 1))
                (portRef O (instanceRef pins_1_OBUF))
              )
            )
            (net (rename pins_2_ "pins<2>")
              (joined
                (portRef (member pins 2))
                (portRef O (instanceRef pins_2_OBUF))
              )
            )
            (net (rename pins_3_ "pins<3>")
              (joined
                (portRef (member pins 3))
                (portRef O (instanceRef pins_3_OBUF))
              )
            )
            (net (rename pins_4_ "pins<4>")
              (joined
                (portRef (member pins 4))
                (portRef O (instanceRef pins_4_OBUF))
              )
            )
            (net (rename pins_5_ "pins<5>")
              (joined
                (portRef (member pins 5))
                (portRef O (instanceRef pins_5_OBUF))
              )
            )
            (net (rename pins_6_ "pins<6>")
              (joined
                (portRef (member pins 6))
                (portRef O (instanceRef pins_6_OBUF_renamed_15))
              )
            )
            (net (rename pins_7_ "pins<7>")
              (joined
                (portRef (member pins 7))
                (portRef O (instanceRef pins_7_OBUF))
              )
            )
            (net (rename digs_0_ "digs<0>")
              (joined
                (portRef (member digs 0))
                (portRef O (instanceRef digs_0_OBUF))
              )
            )
            (net (rename digs_1_ "digs<1>")
              (joined
                (portRef (member digs 1))
                (portRef O (instanceRef digs_1_OBUF))
              )
            )
            (net (rename digs_2_ "digs<2>")
              (joined
                (portRef (member digs 2))
                (portRef O (instanceRef digs_2_OBUF))
              )
            )
            (net (rename digs_3_ "digs<3>")
              (joined
                (portRef (member digs 3))
                (portRef O (instanceRef digs_3_OBUF))
              )
            )
            (net (rename Mcount_count_clk_cy_1__rt "Mcount_count_clk_cy<1>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_1__rt_renamed_16))
                (portRef S (instanceRef Mcount_count_clk_cy_1__))
                (portRef LI (instanceRef Mcount_count_clk_xor_1__))
              )
            )
            (net (rename Mcount_count_clk_cy_2__rt "Mcount_count_clk_cy<2>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_2__rt_renamed_17))
                (portRef S (instanceRef Mcount_count_clk_cy_2__))
                (portRef LI (instanceRef Mcount_count_clk_xor_2__))
              )
            )
            (net (rename Mcount_count_clk_cy_3__rt "Mcount_count_clk_cy<3>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_3__rt_renamed_18))
                (portRef S (instanceRef Mcount_count_clk_cy_3__))
                (portRef LI (instanceRef Mcount_count_clk_xor_3__))
              )
            )
            (net (rename Mcount_count_clk_cy_4__rt "Mcount_count_clk_cy<4>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_4__rt_renamed_19))
                (portRef S (instanceRef Mcount_count_clk_cy_4__))
                (portRef LI (instanceRef Mcount_count_clk_xor_4__))
              )
            )
            (net (rename Mcount_count_clk_cy_5__rt "Mcount_count_clk_cy<5>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_5__rt_renamed_20))
                (portRef S (instanceRef Mcount_count_clk_cy_5__))
                (portRef LI (instanceRef Mcount_count_clk_xor_5__))
              )
            )
            (net (rename Mcount_count_clk_cy_6__rt "Mcount_count_clk_cy<6>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_6__rt_renamed_21))
                (portRef S (instanceRef Mcount_count_clk_cy_6__))
                (portRef LI (instanceRef Mcount_count_clk_xor_6__))
              )
            )
            (net (rename Mcount_count_clk_cy_7__rt "Mcount_count_clk_cy<7>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_7__rt_renamed_22))
                (portRef S (instanceRef Mcount_count_clk_cy_7__))
                (portRef LI (instanceRef Mcount_count_clk_xor_7__))
              )
            )
            (net (rename Mcount_count_clk_cy_8__rt "Mcount_count_clk_cy<8>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_8__rt_renamed_23))
                (portRef S (instanceRef Mcount_count_clk_cy_8__))
                (portRef LI (instanceRef Mcount_count_clk_xor_8__))
              )
            )
            (net (rename Mcount_count_clk_cy_9__rt "Mcount_count_clk_cy<9>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_9__rt_renamed_24))
                (portRef S (instanceRef Mcount_count_clk_cy_9__))
                (portRef LI (instanceRef Mcount_count_clk_xor_9__))
              )
            )
            (net (rename Mcount_count_clk_cy_10__rt "Mcount_count_clk_cy<10>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_10__rt_renamed_25))
                (portRef S (instanceRef Mcount_count_clk_cy_10__))
                (portRef LI (instanceRef Mcount_count_clk_xor_10__))
              )
            )
            (net (rename Mcount_count_clk_cy_11__rt "Mcount_count_clk_cy<11>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_11__rt_renamed_26))
                (portRef S (instanceRef Mcount_count_clk_cy_11__))
                (portRef LI (instanceRef Mcount_count_clk_xor_11__))
              )
            )
            (net (rename Mcount_count_clk_cy_12__rt "Mcount_count_clk_cy<12>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_12__rt_renamed_27))
                (portRef S (instanceRef Mcount_count_clk_cy_12__))
                (portRef LI (instanceRef Mcount_count_clk_xor_12__))
              )
            )
            (net (rename Mcount_count_clk_cy_13__rt "Mcount_count_clk_cy<13>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_13__rt_renamed_28))
                (portRef S (instanceRef Mcount_count_clk_cy_13__))
                (portRef LI (instanceRef Mcount_count_clk_xor_13__))
              )
            )
            (net (rename Mcount_count_clk_cy_14__rt "Mcount_count_clk_cy<14>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_14__rt_renamed_29))
                (portRef S (instanceRef Mcount_count_clk_cy_14__))
                (portRef LI (instanceRef Mcount_count_clk_xor_14__))
              )
            )
            (net (rename Mcount_count_clk_cy_15__rt "Mcount_count_clk_cy<15>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_15__rt_renamed_30))
                (portRef S (instanceRef Mcount_count_clk_cy_15__))
                (portRef LI (instanceRef Mcount_count_clk_xor_15__))
              )
            )
            (net (rename Mcount_count_clk_cy_16__rt "Mcount_count_clk_cy<16>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_16__rt_renamed_31))
                (portRef S (instanceRef Mcount_count_clk_cy_16__))
                (portRef LI (instanceRef Mcount_count_clk_xor_16__))
              )
            )
            (net (rename Mcount_count_clk_cy_17__rt "Mcount_count_clk_cy<17>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_17__rt_renamed_32))
                (portRef S (instanceRef Mcount_count_clk_cy_17__))
                (portRef LI (instanceRef Mcount_count_clk_xor_17__))
              )
            )
            (net (rename Mcount_count_clk_cy_18__rt "Mcount_count_clk_cy<18>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_18__rt_renamed_33))
                (portRef S (instanceRef Mcount_count_clk_cy_18__))
                (portRef LI (instanceRef Mcount_count_clk_xor_18__))
              )
            )
            (net (rename Mcount_count_clk_cy_19__rt "Mcount_count_clk_cy<19>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_19__rt_renamed_34))
                (portRef S (instanceRef Mcount_count_clk_cy_19__))
                (portRef LI (instanceRef Mcount_count_clk_xor_19__))
              )
            )
            (net (rename Mcount_count_clk_cy_20__rt "Mcount_count_clk_cy<20>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_cy_20__rt_renamed_35))
                (portRef S (instanceRef Mcount_count_clk_cy_20__))
                (portRef LI (instanceRef Mcount_count_clk_xor_20__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703131 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703131")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_20__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_20__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031311))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703111 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703111")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_19__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_19__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031111))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Mmux_n1703101 "count_clk[21]_PWR_4_o_div_18/Mmux_n1703101")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_18__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_18__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n17031011))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Mmux_n170391 "count_clk[21]_PWR_4_o_div_18/Mmux_n170391")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_17__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_17__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703911))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Mmux_n170371 "count_clk[21]_PWR_4_o_div_18/Mmux_n170371")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_15__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_15__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703711))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Mmux_n170323 "count_clk[21]_PWR_4_o_div_18/Mmux_n170323")
              (joined
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__cy_10__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__GND_9_o_add_43_OUT_21_0__xor_10__))
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Mmux_n1703231))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__rt "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<20>_rt")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__rt_renamed_36))
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_20__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_20__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__rt "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<19>_rt")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__rt_renamed_37))
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_19__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_19__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__rt "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<18>_rt")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__rt_renamed_38))
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_18__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_18__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__rt "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<16>_rt")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__rt_renamed_39))
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_16__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_16__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__rt "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_cy<11>_rt")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__rt_renamed_40))
                (portRef S (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__cy_11__))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_11__))
              )
            )
            (net (rename Mcount_count_clk_xor_21__rt "Mcount_count_clk_xor<21>_rt")
              (joined
                (portRef O (instanceRef Mcount_count_clk_xor_21__rt_renamed_41))
                (portRef LI (instanceRef Mcount_count_clk_xor_21__))
              )
            )
            (net (rename count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__rt "count_clk[21]_PWR_4_o_div_18/Madd_a[21]_b[19]_add_41_OUT[21:0]_xor<21>_rt")
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__rt_renamed_42))
                (portRef LI (instanceRef count_clk_21__PWR_4_o_div_18_Madd_a_21__b_19__add_41_OUT_21_0__xor_21__))
              )
            )
            (net N54
              (joined
                (portRef O (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611_SW0))
                (portRef I1 (instanceRef count_clk_21__PWR_4_o_div_18_o_0_2611))
              )
            )
            (net count_clk_19_1
              (joined
                (portRef Q (instanceRef count_clk_19_1_renamed_54))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5))
                (portRef I1 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_1))
              )
            )
            (net count_clk_20_1
              (joined
                (portRef Q (instanceRef count_clk_20_1_renamed_55))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5))
                (portRef I0 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_1))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_4 "PWR_4_o_count_clk[21]_equal_15_o<21>4")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_4_1))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_121))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_131))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_211))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_201))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_191))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_181))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_171))
                (portRef I0 (instanceRef Mcount_count_clk_eqn_161))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_151))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_141))
              )
            )
            (net count_clk_18_1
              (joined
                (portRef Q (instanceRef count_clk_18_1_renamed_56))
                (portRef I0 (instanceRef Mcount_count_clk_cy_18__rt_renamed_33))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_renamed_5))
                (portRef I2 (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_1))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_21 "PWR_4_o_count_clk[21]_equal_15_o<21>21")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_2_1))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_121))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_131))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_181))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_171))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_151))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_141))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_211))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_201))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_191))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_161))
              )
            )
            (net count_clk_19_2
              (joined
                (portRef Q (instanceRef count_clk_19_2_renamed_57))
                (portRef I0 (instanceRef Mcount_count_clk_cy_19__rt_renamed_34))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_11 "PWR_4_o_count_clk[21]_equal_15_o<21>11")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_1_1))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_121))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_131))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_211))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_201))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_191))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_181))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_171))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_161))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_151))
                (portRef I4 (instanceRef Mcount_count_clk_eqn_141))
              )
            )
            (net (rename PWR_4_o_count_clk_21__equal_15_o_21_31 "PWR_4_o_count_clk[21]_equal_15_o<21>31")
              (joined
                (portRef O (instanceRef PWR_4_o_count_clk_21__equal_15_o_21_3_1))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_121))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_131))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_191))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_151))
                (portRef I3 (instanceRef Mcount_count_clk_eqn_141))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_211))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_201))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_181))
                (portRef I1 (instanceRef Mcount_count_clk_eqn_171))
                (portRef I2 (instanceRef Mcount_count_clk_eqn_161))
              )
            )
            (net count_clk_20_2
              (joined
                (portRef Q (instanceRef count_clk_20_2_renamed_58))
                (portRef I0 (instanceRef Mcount_count_clk_cy_20__rt_renamed_35))
              )
            )
            (net reset_IBUF
              (joined
                (portRef O (instanceRef reset_IBUF_renamed_14))
                (portRef I (instanceRef reset_IBUF_BUFG_renamed_60))
                (portRef I (instanceRef reset_inv1_INV_0))
              )
            )
            (net pins_1_1
              (joined
                (portRef Q (instanceRef pins_1_1_renamed_61))
                (portRef I (instanceRef pins_0_OBUF))
              )
            )
            (net pins_1_2
              (joined
                (portRef Q (instanceRef pins_1_2_renamed_62))
                (portRef I (instanceRef pins_1_OBUF))
              )
            )
            (net pins_1_3
              (joined
                (portRef Q (instanceRef pins_1_3_renamed_63))
                (portRef I (instanceRef pins_2_OBUF))
              )
            )
            (net pins_1_4
              (joined
                (portRef Q (instanceRef pins_1_4_renamed_64))
                (portRef I (instanceRef pins_3_OBUF))
              )
            )
            (net pins_1_5
              (joined
                (portRef Q (instanceRef pins_1_5_renamed_65))
                (portRef I (instanceRef pins_4_OBUF))
              )
            )
          )
      )
    )
  )

  (design digital_clock
    (cellRef digital_clock
      (libraryRef digital_clock_lib)
    )
    (property PART (string "xc6slx4-2-tqg144") (owner "Xilinx"))
  )
)

