<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/mengcheng/Documents/litedescore/src/counter.v<br>
/home/mengcheng/Documents/litedescore/src/DES_top.v<br>
/home/mengcheng/Documents/litedescore/src/keygen.v<br>
/home/mengcheng/Documents/litedescore/src/mux.v<br>
/home/mengcheng/Documents/litedescore/src/Round.v<br>
/home/mengcheng/Documents/litedescore/src/s_box.v<br>
/home/mengcheng/Documents/litedescore/src/sbox1_lut.v<br>
/home/mengcheng/Documents/litedescore/src/sbox2_lut.v<br>
/home/mengcheng/Documents/litedescore/src/sbox3_lut.v<br>
/home/mengcheng/Documents/litedescore/src/sbox4_lut.v<br>
/home/mengcheng/Documents/litedescore/src/sbox5_lut.v<br>
/home/mengcheng/Documents/litedescore/src/sbox6_lut.v<br>
/home/mengcheng/Documents/litedescore/src/sbox7_lut.v<br>
/home/mengcheng/Documents/litedescore/src/sbox8_lut.v<br>
/home/mengcheng/Documents/litedescore/src/extension.v<br>
/home/mengcheng/Documents/litedescore/src/round_p.v<br>
/home/mengcheng/Documents/litedescore/src/Permutation_init.v<br>
/home/mengcheng/Documents/litedescore/src/Permutation_inverse.v<br>
/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v<br>
/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 20:34:02 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>sipeed_tang_primer_20k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.901s, Elapsed time = 0h 0m 0.901s, Peak memory usage = 183.465MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.372s, Elapsed time = 0h 0m 0.372s, Peak memory usage = 183.715MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.151s, Elapsed time = 0h 0m 0.151s, Peak memory usage = 183.840MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.526s, Elapsed time = 0h 0m 0.526s, Peak memory usage = 183.840MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.557s, Elapsed time = 0h 0m 0.557s, Peak memory usage = 184.465MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.067s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 184.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.039s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 184.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.019s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 184.715MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.906s, Elapsed time = 0h 0m 0.906s, Peak memory usage = 184.715MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.096s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 184.715MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.173s, Elapsed time = 0h 0m 0.173s, Peak memory usage = 184.715MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 27s, Elapsed time = 0h 0m 27s, Peak memory usage = 218.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.72s, Elapsed time = 0h 0m 0.72s, Peak memory usage = 218.941MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 220.504MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 32s, Elapsed time = 0h 0m 32s, Peak memory usage = 220.504MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>86</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>82</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3835</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>388</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1237</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>82</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>819</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1099</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLC</td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>7504</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>527</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2549</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>4428</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>768</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>768</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>400</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>376</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU54D</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>10720(7552 LUT, 768 ALU, 400 RAM16) / 20736</td>
<td>52%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3835 / 16173</td>
<td>24%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>64 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3771 / 16173</td>
<td>24%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>46 / 46</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27_ibuf/I </td>
</tr>
<tr>
<td>DES_top/mux_inst/dat_valid_status</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>DES_top/mux_inst/dat_valid_status_s/F </td>
</tr>
<tr>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.5</td>
<td>0.000</td>
<td>37.037</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>CLKDIV_1/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.0</td>
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.0</td>
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.0</td>
<td>0.000</td>
<td>10.417</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.0</td>
<td>0.000</td>
<td>15.625</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD3 </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.0</td>
<td>0.000</td>
<td>10.417</td>
<td>rPLL/CLKOUT</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>268.168(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLKDIV_1/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>76.886(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>1030.927(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>577.367(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>146.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DES_top/mux_inst/dat_valid_status[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DES_top/mux_inst/dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>145.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_32_s0/G</td>
</tr>
<tr>
<td>145.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_32_s0/Q</td>
</tr>
<tr>
<td>146.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19371_s18/I1</td>
</tr>
<tr>
<td>146.735</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19371_s18/F</td>
</tr>
<tr>
<td>147.209</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19371_s14/I2</td>
</tr>
<tr>
<td>147.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19371_s14/F</td>
</tr>
<tr>
<td>148.136</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19371_s12/I3</td>
</tr>
<tr>
<td>148.507</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19371_s12/F</td>
</tr>
<tr>
<td>148.981</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.174</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>4073</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>146.534</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/CLK</td>
</tr>
<tr>
<td>146.499</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td>146.464</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.379, 39.321%; route: 1.896, 54.064%; tC2Q: 0.232, 6.615%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>146.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_43_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DES_top/mux_inst/dat_valid_status[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DES_top/mux_inst/dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>145.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_43_s0/G</td>
</tr>
<tr>
<td>145.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_43_s0/Q</td>
</tr>
<tr>
<td>146.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19350_s11/I1</td>
</tr>
<tr>
<td>146.735</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19350_s11/F</td>
</tr>
<tr>
<td>147.209</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19350_s10/I2</td>
</tr>
<tr>
<td>147.662</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19350_s10/F</td>
</tr>
<tr>
<td>148.136</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19350_s8/I3</td>
</tr>
<tr>
<td>148.507</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19350_s8/F</td>
</tr>
<tr>
<td>148.981</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.174</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>4073</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>146.534</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/CLK</td>
</tr>
<tr>
<td>146.499</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td>146.464</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.379, 39.321%; route: 1.896, 54.064%; tC2Q: 0.232, 6.615%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>146.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DES_top/mux_inst/dat_valid_status[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DES_top/mux_inst/dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>145.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_3_s0/G</td>
</tr>
<tr>
<td>145.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_3_s0/Q</td>
</tr>
<tr>
<td>146.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19366_s11/I0</td>
</tr>
<tr>
<td>146.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19366_s11/F</td>
</tr>
<tr>
<td>147.171</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19366_s10/I2</td>
</tr>
<tr>
<td>147.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19366_s10/F</td>
</tr>
<tr>
<td>148.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19366_s8/I3</td>
</tr>
<tr>
<td>148.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19366_s8/F</td>
</tr>
<tr>
<td>148.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.174</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>4073</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>146.534</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0/CLK</td>
</tr>
<tr>
<td>146.499</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0</td>
</tr>
<tr>
<td>146.464</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.341, 38.657%; route: 1.896, 54.655%; tC2Q: 0.232, 6.688%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>146.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DES_top/mux_inst/dat_valid_status[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DES_top/mux_inst/dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>145.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_4_s0/G</td>
</tr>
<tr>
<td>145.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_4_s0/Q</td>
</tr>
<tr>
<td>146.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19364_s11/I0</td>
</tr>
<tr>
<td>146.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19364_s11/F</td>
</tr>
<tr>
<td>147.171</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19364_s10/I2</td>
</tr>
<tr>
<td>147.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19364_s10/F</td>
</tr>
<tr>
<td>148.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19364_s8/I3</td>
</tr>
<tr>
<td>148.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19364_s8/F</td>
</tr>
<tr>
<td>148.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.174</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>4073</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>146.534</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0/CLK</td>
</tr>
<tr>
<td>146.499</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0</td>
</tr>
<tr>
<td>146.464</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.341, 38.657%; route: 1.896, 54.655%; tC2Q: 0.232, 6.688%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>146.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DES_top/mux_inst/dat_valid_status[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>DES_top/mux_inst/dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>145.474</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_5_s0/G</td>
</tr>
<tr>
<td>145.706</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>DES_top/dout_5_s0/Q</td>
</tr>
<tr>
<td>146.180</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19362_s11/I0</td>
</tr>
<tr>
<td>146.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19362_s11/F</td>
</tr>
<tr>
<td>147.171</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19362_s10/I2</td>
</tr>
<tr>
<td>147.624</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19362_s10/F</td>
</tr>
<tr>
<td>148.098</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n19362_s8/I3</td>
</tr>
<tr>
<td>148.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n19362_s8/F</td>
</tr>
<tr>
<td>148.943</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.174</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>4073</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>146.534</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/CLK</td>
</tr>
<tr>
<td>146.499</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td>146.464</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.341, 38.657%; route: 1.896, 54.655%; tC2Q: 0.232, 6.688%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
