{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 400.0000"
  ],
  "cts__clock__skew__hold": 13.0884,
  "cts__clock__skew__hold__post_repair": 13.2429,
  "cts__clock__skew__hold__pre_repair": 13.2429,
  "cts__clock__skew__setup": 13.0884,
  "cts__clock__skew__setup__post_repair": 13.2429,
  "cts__clock__skew__setup__pre_repair": 13.2429,
  "cts__cpu__total": 303.8,
  "cts__design__core__area": 5609.7,
  "cts__design__core__area__post_repair": 5609.7,
  "cts__design__core__area__pre_repair": 5609.7,
  "cts__design__die__area": 6253.65,
  "cts__design__die__area__post_repair": 6253.65,
  "cts__design__die__area__pre_repair": 6253.65,
  "cts__design__instance__area": 2858.54,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 2546.28,
  "cts__design__instance__area__pre_repair": 2546.28,
  "cts__design__instance__area__stdcell": 2858.54,
  "cts__design__instance__area__stdcell__post_repair": 2546.28,
  "cts__design__instance__area__stdcell__pre_repair": 2546.28,
  "cts__design__instance__count": 25327,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 22198,
  "cts__design__instance__count__pre_repair": 22198,
  "cts__design__instance__count__setup_buffer": 2743,
  "cts__design__instance__count__stdcell": 25327,
  "cts__design__instance__count__stdcell__post_repair": 22198,
  "cts__design__instance__count__stdcell__pre_repair": 22198,
  "cts__design__instance__displacement__max": 4.989,
  "cts__design__instance__displacement__mean": 0.125,
  "cts__design__instance__displacement__total": 3184.55,
  "cts__design__instance__utilization": 0.509571,
  "cts__design__instance__utilization__post_repair": 0.453907,
  "cts__design__instance__utilization__pre_repair": 0.453907,
  "cts__design__instance__utilization__stdcell": 0.509571,
  "cts__design__instance__utilization__stdcell__post_repair": 0.453907,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.453907,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__mem__peak": 774196.0,
  "cts__power__internal__total": 0.0293747,
  "cts__power__internal__total__post_repair": 0.0296236,
  "cts__power__internal__total__pre_repair": 0.0296236,
  "cts__power__leakage__total": 3.01054e-06,
  "cts__power__leakage__total__post_repair": 2.68569e-06,
  "cts__power__leakage__total__pre_repair": 2.68569e-06,
  "cts__power__switching__total": 0.0445796,
  "cts__power__switching__total__post_repair": 0.0500935,
  "cts__power__switching__total__pre_repair": 0.0500935,
  "cts__power__total": 0.0739573,
  "cts__power__total__post_repair": 0.0797198,
  "cts__power__total__pre_repair": 0.0797198,
  "cts__route__wirelength__estimated": 93682.8,
  "cts__runtime__total": "13:55.96",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.596765,
  "cts__timing__drv__max_cap_limit__post_repair": 0.596737,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.596737,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.364565,
  "cts__timing__drv__max_slew_limit__post_repair": 0.367496,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.367496,
  "cts__timing__drv__setup_violation_count": 122,
  "cts__timing__drv__setup_violation_count__post_repair": 373,
  "cts__timing__drv__setup_violation_count__pre_repair": 373,
  "cts__timing__setup__tns": -2189.29,
  "cts__timing__setup__tns__post_repair": -25988.3,
  "cts__timing__setup__tns__pre_repair": -25988.3,
  "cts__timing__setup__ws": -41.7653,
  "cts__timing__setup__ws__post_repair": -156.173,
  "cts__timing__setup__ws__pre_repair": -156.173,
  "design__io__hpwl": 10575239,
  "detailedplace__cpu__total": 12.7,
  "detailedplace__design__core__area": 5609.7,
  "detailedplace__design__die__area": 6253.65,
  "detailedplace__design__instance__area": 2530.24,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 2530.24,
  "detailedplace__design__instance__count": 22160,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 22160,
  "detailedplace__design__instance__displacement__max": 4.29,
  "detailedplace__design__instance__displacement__mean": 0.242,
  "detailedplace__design__instance__displacement__total": 5381.45,
  "detailedplace__design__instance__utilization": 0.451048,
  "detailedplace__design__instance__utilization__stdcell": 0.451048,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 265208.0,
  "detailedplace__power__internal__total": 0.0284773,
  "detailedplace__power__leakage__total": 2.66899e-06,
  "detailedplace__power__switching__total": 0.0492949,
  "detailedplace__power__total": 0.0777749,
  "detailedplace__route__wirelength__estimated": 78262.9,
  "detailedplace__runtime__total": "0:14.39",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.596737,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.367496,
  "detailedplace__timing__drv__setup_violation_count": 386,
  "detailedplace__timing__setup__tns": -32785.4,
  "detailedplace__timing__setup__ws": -162.744,
  "detailedroute__cpu__total": 2837.43,
  "detailedroute__mem__peak": 6655652.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 8420,
  "detailedroute__route__drc_errors__iter:2": 252,
  "detailedroute__route__drc_errors__iter:3": 113,
  "detailedroute__route__drc_errors__iter:4": 9,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 24894,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 229068,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 229068,
  "detailedroute__route__wirelength": 111938,
  "detailedroute__route__wirelength__iter:1": 112866,
  "detailedroute__route__wirelength__iter:2": 112057,
  "detailedroute__route__wirelength__iter:3": 111935,
  "detailedroute__route__wirelength__iter:4": 111939,
  "detailedroute__route__wirelength__iter:5": 111938,
  "detailedroute__runtime__total": "3:02.71",
  "fillcell__cpu__total": 2.09,
  "fillcell__mem__peak": 234032.0,
  "fillcell__runtime__total": "0:02.53",
  "finish__clock__skew__hold": 17.6435,
  "finish__clock__skew__setup": 15.8357,
  "finish__cpu__total": 49.57,
  "finish__design__core__area": 5609.7,
  "finish__design__die__area": 6253.65,
  "finish__design__instance__area": 2905.21,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 2905.21,
  "finish__design__instance__count": 25462,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 25462,
  "finish__design__instance__utilization": 0.517891,
  "finish__design__instance__utilization__stdcell": 0.517891,
  "finish__design__io": 388,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.509151,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.508974,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.606234,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.599668,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.163766,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.599668,
  "finish__mem__peak": 952184.0,
  "finish__power__internal__total": 0.037063,
  "finish__power__leakage__total": 3.08136e-06,
  "finish__power__switching__total": 0.0571312,
  "finish__power__total": 0.0941973,
  "finish__runtime__total": "0:53.81",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.583282,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.000801095,
  "finish__timing__drv__setup_violation_count": 103,
  "finish__timing__setup__tns": -6830.43,
  "finish__timing__setup__ws": -105.933,
  "finish__timing__wns_percent_delay": -18.630839,
  "finish_merge__cpu__total": 4.77,
  "finish_merge__mem__peak": 445748.0,
  "finish_merge__runtime__total": "0:05.43",
  "floorplan__cpu__total": 5.57,
  "floorplan__design__core__area": 5609.7,
  "floorplan__design__die__area": 6253.65,
  "floorplan__design__instance__area": 2145.88,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 2145.88,
  "floorplan__design__instance__count": 20922,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 20922,
  "floorplan__design__instance__utilization": 0.382531,
  "floorplan__design__instance__utilization__stdcell": 0.382531,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 241540.0,
  "floorplan__power__internal__total": 0.0264525,
  "floorplan__power__leakage__total": 2.19552e-06,
  "floorplan__power__switching__total": 0.0327607,
  "floorplan__power__total": 0.0592153,
  "floorplan__runtime__total": "0:06.71",
  "floorplan__timing__setup__tns": -195040,
  "floorplan__timing__setup__ws": -1721.17,
  "floorplan_io__cpu__total": 1.84,
  "floorplan_io__mem__peak": 192488.0,
  "floorplan_io__runtime__total": "0:02.35",
  "floorplan_macro__cpu__total": 1.74,
  "floorplan_macro__mem__peak": 193040.0,
  "floorplan_macro__runtime__total": "0:02.29",
  "floorplan_pdn__cpu__total": 2.03,
  "floorplan_pdn__mem__peak": 195604.0,
  "floorplan_pdn__runtime__total": "0:02.31",
  "floorplan_tap__cpu__total": 1.78,
  "floorplan_tap__mem__peak": 179500.0,
  "floorplan_tap__runtime__total": "0:02.15",
  "floorplan_tdms__cpu__total": 1.71,
  "floorplan_tdms__mem__peak": 191640.0,
  "floorplan_tdms__runtime__total": "0:02.03",
  "globalplace__cpu__total": 1841.96,
  "globalplace__design__core__area": 5609.7,
  "globalplace__design__die__area": 6253.65,
  "globalplace__design__instance__area": 2170.17,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 2170.17,
  "globalplace__design__instance__count": 21755,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 21755,
  "globalplace__design__instance__utilization": 0.386861,
  "globalplace__design__instance__utilization__stdcell": 0.386861,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 375000.0,
  "globalplace__power__internal__total": 0.0269477,
  "globalplace__power__leakage__total": 2.19552e-06,
  "globalplace__power__switching__total": 0.0413335,
  "globalplace__power__total": 0.0682835,
  "globalplace__runtime__total": "1:55.76",
  "globalplace__timing__setup__tns": -426231,
  "globalplace__timing__setup__ws": -2961.14,
  "globalplace_io__cpu__total": 1.71,
  "globalplace_io__mem__peak": 195248.0,
  "globalplace_io__runtime__total": "0:01.96",
  "globalplace_skip_io__cpu__total": 7.28,
  "globalplace_skip_io__mem__peak": 221584.0,
  "globalplace_skip_io__runtime__total": "0:07.67",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 14.0736,
  "globalroute__clock__skew__setup": 14.0736,
  "globalroute__cpu__total": 52.71,
  "globalroute__design__core__area": 5609.7,
  "globalroute__design__die__area": 6253.65,
  "globalroute__design__instance__area": 2905.21,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 2905.21,
  "globalroute__design__instance__count": 25462,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 113,
  "globalroute__design__instance__count__stdcell": 25462,
  "globalroute__design__instance__displacement__max": 2.376,
  "globalroute__design__instance__displacement__mean": 0.012,
  "globalroute__design__instance__displacement__total": 311.634,
  "globalroute__design__instance__utilization": 0.517891,
  "globalroute__design__instance__utilization__stdcell": 0.517891,
  "globalroute__design__io": 388,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 567548.0,
  "globalroute__power__internal__total": 0.0366184,
  "globalroute__power__leakage__total": 3.08038e-06,
  "globalroute__power__switching__total": 0.0571357,
  "globalroute__power__total": 0.0937572,
  "globalroute__route__wirelength__estimated": 95294.1,
  "globalroute__runtime__total": "1:02.36",
  "globalroute__timing__clock__slack": -54.256,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.598133,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.320623,
  "globalroute__timing__drv__setup_violation_count": 230,
  "globalroute__timing__setup__tns": -7099.29,
  "globalroute__timing__setup__ws": -54.2562,
  "placeopt__cpu__total": 21.07,
  "placeopt__design__core__area": 5609.7,
  "placeopt__design__core__area__pre_opt": 5609.7,
  "placeopt__design__die__area": 6253.65,
  "placeopt__design__die__area__pre_opt": 6253.65,
  "placeopt__design__instance__area": 2530.24,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 2170.17,
  "placeopt__design__instance__area__stdcell": 2530.24,
  "placeopt__design__instance__area__stdcell__pre_opt": 2170.17,
  "placeopt__design__instance__count": 22160,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 21755,
  "placeopt__design__instance__count__stdcell": 22160,
  "placeopt__design__instance__count__stdcell__pre_opt": 21755,
  "placeopt__design__instance__utilization": 0.451048,
  "placeopt__design__instance__utilization__pre_opt": 0.386861,
  "placeopt__design__instance__utilization__stdcell": 0.451048,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.386861,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 276140.0,
  "placeopt__power__internal__total": 0.0282083,
  "placeopt__power__internal__total__pre_opt": 0.0269477,
  "placeopt__power__leakage__total": 2.68229e-06,
  "placeopt__power__leakage__total__pre_opt": 2.19552e-06,
  "placeopt__power__switching__total": 0.0489985,
  "placeopt__power__switching__total__pre_opt": 0.0413335,
  "placeopt__power__total": 0.0772095,
  "placeopt__power__total__pre_opt": 0.0682835,
  "placeopt__runtime__total": "0:23.00",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.601676,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.413565,
  "placeopt__timing__drv__setup_violation_count": 387,
  "placeopt__timing__setup__tns": -33060,
  "placeopt__timing__setup__tns__pre_opt": -426231,
  "placeopt__timing__setup__ws": -166.474,
  "placeopt__timing__setup__ws__pre_opt": -2961.14,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2023-12-05 17:04",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11366-g7ca052e63",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "3fb524c891360ae7b02ccd8237dd8764245475ef",
  "run__flow__scripts_commit": "3fb524c891360ae7b02ccd8237dd8764245475ef",
  "run__flow__uuid": "0566cb0c-ce0c-47ee-888a-d040c7c4787d",
  "run__flow__variant": "base",
  "synth__cpu__total": 104.29,
  "synth__design__instance__area__stdcell": 2254.82616,
  "synth__design__instance__count__stdcell": 22286.0,
  "synth__mem__peak": 694900.0,
  "synth__runtime__total": "1:47.71",
  "total_time": "0:23:51.130000"
}