#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241618f5f80 .scope module, "nand_gate_tb" "nand_gate_tb" 2 1;
 .timescale 0 0;
v00000241618f62a0_0 .var "t_a", 0 0;
v00000241618f6340_0 .net "t_x", 0 0, L_000002416186e4c0;  1 drivers
S_00000241618f6110 .scope module, "gate1" "nand_gate" 2 4, 3 1 0, S_00000241618f5f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_000002416186e4c0 .functor NAND 1, v00000241618f62a0_0, v00000241618f62a0_0, C4<1>, C4<1>;
v000002416186e420_0 .net "i1", 0 0, v00000241618f62a0_0;  1 drivers
v00000241618c2e40_0 .net "i2", 0 0, v00000241618f62a0_0;  alias, 1 drivers
v00000241618c3380_0 .net "o1", 0 0, L_000002416186e4c0;  alias, 1 drivers
    .scope S_00000241618f5f80;
T_0 ;
    %vpi_call 2 7 "$display", "implementation of NAND gate as NOT gate " {0 0 0};
    %vpi_call 2 8 "$display", "Input | output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241618f62a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 10 "$display", "%d     %d", v00000241618f62a0_0, v00000241618f6340_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241618f62a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 12 "$display", "%d     %d", v00000241618f62a0_0, v00000241618f6340_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nandasnot_tb.v";
    "nand.v";
