{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1434, "design__instance__area": 12001.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0009889245266094804, "power__switching__total": 0.0004160943499300629, "power__leakage__total": 1.351699552287755e-08, "power__total": 0.0014050323516130447, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2700903743772065, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2683766340679272, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3114893431354187, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.014156787254285, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.311489, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 11.842916, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2790048548944017, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.27732780745712404, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8625999048094751, "timing__setup__ws__corner:nom_ss_100C_1v60": 6.368523222369129, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.8626, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.017971, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.265993901100664, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26423741720372784, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10683071396557353, "timing__setup__ws__corner:nom_ff_n40C_1v95": 9.984006792788746, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.106831, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.876277, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2639300797062439, "clock__skew__worst_setup": 0.26268440943738447, "timing__hold__ws": 0.10634082804210276, "timing__setup__ws": 6.298807875789133, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.106341, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.946913, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 168.235 178.955", "design__core__bbox": "5.52 10.88 162.38 165.92", "design__io": 46, "design__die__area": 30106.5, "design__core__area": 24319.6, "design__instance__count__stdcell": 1434, "design__instance__area__stdcell": 12001.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.493492, "design__instance__utilization__stdcell": 0.493492, "design__instance__count__class:inverter": 22, "design__instance__count__class:sequential_cell": 194, "design__instance__count__class:multi_input_combinational_cell": 514, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 1629, "design__instance__count__class:tap_cell": 354, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 2142666, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 19873.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 318, "design__instance__count__class:clock_buffer": 17, "design__instance__count__class:clock_inverter": 15, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 126, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1088, "route__net__special": 2, "route__drc_errors__iter:1": 393, "route__wirelength__iter:1": 21802, "route__drc_errors__iter:2": 100, "route__wirelength__iter:2": 21536, "route__drc_errors__iter:3": 111, "route__wirelength__iter:3": 21513, "route__drc_errors__iter:4": 9, "route__wirelength__iter:4": 21501, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 21489, "route__drc_errors": 0, "route__wirelength": 21489, "route__vias": 7167, "route__vias__singlecut": 7167, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 274.82, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2675958697037781, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2663826734593074, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3107666434370996, "timing__setup__ws__corner:min_tt_025C_1v80": 9.056434081227694, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.310767, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 11.880948, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2755215855672779, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.27433686654419426, "timing__hold__ws__corner:min_ss_100C_1v60": 0.857307693546018, "timing__setup__ws__corner:min_ss_100C_1v60": 6.450399064126373, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.857308, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.085701, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2639300797062439, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26268440943738447, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10642348414862378, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.013592016785685, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.106423, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.901555, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.27362832218983946, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2705218070567776, "timing__hold__ws__corner:max_tt_025C_1v80": 0.31100012334578153, "timing__setup__ws__corner:max_tt_025C_1v80": 8.971331487180422, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.311, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 11.803157, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2834669523788694, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2804139499971079, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8670597818478308, "timing__setup__ws__corner:max_ss_100C_1v60": 6.298807875789133, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.86706, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.946913, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2690681642539484, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2658970063834495, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10634082804210276, "timing__setup__ws__corner:max_ff_n40C_1v95": 9.953129269154594, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.106341, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.850161, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79848, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.00152275, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00131456, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000303965, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.00131456, "design_powergrid__voltage__worst": 0.00131456, "design_powergrid__voltage__worst__net:VPWR": 1.79848, "design_powergrid__drop__worst": 0.00152275, "design_powergrid__drop__worst__net:VPWR": 0.00152275, "design_powergrid__voltage__worst__net:VGND": 0.00131456, "design_powergrid__drop__worst__net:VGND": 0.00131456, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000319, "ir__drop__worst": 0.00152, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}