<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a200t-fbg484-1</Part>
        <TopModelName>cnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5914</Best-caseLatency>
            <Average-caseLatency>5914</Average-caseLatency>
            <Worst-caseLatency>5914</Worst-caseLatency>
            <Best-caseRealTimeLatency>59.140 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>59.140 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>59.140 us</Worst-caseRealTimeLatency>
            <Interval-min>5915</Interval-min>
            <Interval-max>5915</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>384</BRAM_18K>
            <DSP>131</DSP>
            <FF>51805</FF>
            <LUT>41303</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>730</BRAM_18K>
            <DSP>740</DSP>
            <FF>269200</FF>
            <LUT>134600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_address0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_ce0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_in_q0</name>
            <Object>img_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_address0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_ce0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_we0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_d0</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_address1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_ce1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prediction_q1</name>
            <Object>prediction</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_buf_address0</name>
            <Object>weight_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_buf_ce0</name>
            <Object>weight_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weight_buf_q0</name>
            <Object>weight_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_buf_address0</name>
            <Object>biases_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_buf_ce0</name>
            <Object>biases_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_buf_q0</name>
            <Object>biases_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_buf_address1</name>
            <Object>biases_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_buf_ce1</name>
            <Object>biases_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>biases_buf_q1</name>
            <Object>biases_buf</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>cnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_369</InstName>
                    <ModuleName>cnn_Pipeline_pad_for_rows_pad_for_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>369</ID>
                    <BindInstances>add_ln16_1_fu_145_p2 add_ln16_fu_157_p2 empty_110_fu_185_p2 sub_ln33_fu_219_p2 add_ln33_fu_323_p2 add_ln33_1_fu_333_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U1 add_ln18_fu_261_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_3_fu_377</InstName>
                    <ModuleName>cnn_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>377</ID>
                    <BindInstances>empty_154_fu_118_p2 next_urem_fu_130_p2 next_mul_fu_150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_385</InstName>
                    <ModuleName>cnn_Pipeline_clone_for_rows_clone_for_cols</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>385</ID>
                    <BindInstances>add_ln146_1_fu_203_p2 add_ln146_fu_215_p2 add_ln148_fu_279_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_4_fu_397</InstName>
                    <ModuleName>cnn_Pipeline_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>397</ID>
                    <BindInstances>empty_148_fu_120_p2 next_urem45_fu_132_p2 next_mul43_fu_152_p2 tmp_fu_208_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_5_fu_404</InstName>
                    <ModuleName>cnn_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>404</ID>
                    <BindInstances>empty_142_fu_120_p2 next_urem50_fu_132_p2 next_mul48_fu_152_p2 empty_144_fu_192_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_6_fu_411</InstName>
                    <ModuleName>cnn_Pipeline_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>411</ID>
                    <BindInstances>empty_136_fu_120_p2 next_urem55_fu_132_p2 next_mul53_fu_152_p2 empty_138_fu_192_p2 tmp2_fu_212_p2 empty_140_fu_226_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_7_fu_418</InstName>
                    <ModuleName>cnn_Pipeline_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>418</ID>
                    <BindInstances>empty_130_fu_120_p2 next_urem60_fu_132_p2 next_mul58_fu_152_p2 empty_132_fu_192_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_8_fu_425</InstName>
                    <ModuleName>cnn_Pipeline_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>425</ID>
                    <BindInstances>empty_124_fu_120_p2 next_urem65_fu_132_p2 next_mul63_fu_152_p2 empty_126_fu_192_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_9_fu_432</InstName>
                    <ModuleName>cnn_Pipeline_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>432</ID>
                    <BindInstances>empty_117_fu_122_p2 next_urem70_fu_196_p2 next_mul68_fu_131_p2 empty_122_fu_233_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_Pipeline_10_fu_439</InstName>
                    <ModuleName>cnn_Pipeline_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>439</ID>
                    <BindInstances>empty_160_fu_122_p2 next_urem75_fu_134_p2 next_mul73_fu_154_p2 empty_162_fu_194_p2 tmp5_fu_214_p2 empty_164_fu_224_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dataflow_section_fu_446</InstName>
                    <ModuleName>dataflow_section</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>446</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>convolutional_layer_U0</InstName>
                            <ModuleName>convolutional_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>492</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>convolution_U0</InstName>
                                    <ModuleName>convolution</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>142</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_1_fu_469_p2 add_ln44_2_fu_475_p2 add_ln25_1_fu_362_p2 add_ln25_fu_374_p2 add_ln44_3_fu_500_p2 add_ln44_4_fu_512_p2 add_ln28_fu_540_p2 add_ln44_5_fu_553_p2 add_ln44_6_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_7_fu_669_p2 sub_ln44_1_fu_758_p2 add_ln44_9_fu_683_p2 sub_ln44_2_fu_842_p2 empty_95_fu_708_p2 add_ln44_10_fu_767_p2 add_ln44_11_fu_796_p2 add_ln44_12_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U29 add_ln44_fu_777_p2 add_ln44_13_fu_786_p2 add_ln44_14_fu_853_p2 add_ln44_15_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U29 add_ln44_8_fu_805_p2 add_ln44_16_fu_814_p2 add_ln44_17_fu_867_p2 add_ln44_18_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U30 add_ln33_fu_714_p2 add_ln31_1_fu_418_p2 add_ln28_1_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>convolution_1_U0</InstName>
                                    <ModuleName>convolution_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>154</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_14_fu_469_p2 add_ln44_15_fu_475_p2 add_ln25_7_fu_362_p2 add_ln25_fu_374_p2 add_ln44_94_fu_500_p2 add_ln44_95_fu_512_p2 add_ln28_fu_540_p2 add_ln44_96_fu_553_p2 add_ln44_97_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_98_fu_669_p2 sub_ln44_13_fu_758_p2 add_ln44_99_fu_683_p2 sub_ln44_14_fu_842_p2 empty_109_fu_708_p2 add_ln44_100_fu_767_p2 add_ln44_101_fu_796_p2 add_ln44_102_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U53 add_ln44_fu_777_p2 add_ln44_103_fu_786_p2 add_ln44_104_fu_853_p2 add_ln44_105_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U53 add_ln44_7_fu_805_p2 add_ln44_106_fu_814_p2 add_ln44_107_fu_867_p2 add_ln44_108_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U54 add_ln33_fu_714_p2 add_ln31_7_fu_418_p2 add_ln28_7_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>convolution_2_U0</InstName>
                                    <ModuleName>convolution_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>166</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_12_fu_469_p2 add_ln44_13_fu_475_p2 add_ln25_6_fu_362_p2 add_ln25_fu_374_p2 add_ln44_79_fu_500_p2 add_ln44_80_fu_512_p2 add_ln28_fu_540_p2 add_ln44_81_fu_553_p2 add_ln44_82_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_83_fu_669_p2 sub_ln44_11_fu_758_p2 add_ln44_84_fu_683_p2 sub_ln44_12_fu_842_p2 empty_107_fu_708_p2 add_ln44_85_fu_767_p2 add_ln44_86_fu_796_p2 add_ln44_87_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U74 add_ln44_fu_777_p2 add_ln44_88_fu_786_p2 add_ln44_89_fu_853_p2 add_ln44_90_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U74 add_ln44_6_fu_805_p2 add_ln44_91_fu_814_p2 add_ln44_92_fu_867_p2 add_ln44_93_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U74 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U74 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U74 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U75 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U75 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_7_full_dsp_1_U75 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_7_full_dsp_1_U75 fadd_32ns_32ns_32_7_full_dsp_1_U75 add_ln33_fu_714_p2 add_ln31_6_fu_418_p2 add_ln28_6_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>convolution_3_U0</InstName>
                                    <ModuleName>convolution_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>178</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_10_fu_469_p2 add_ln44_11_fu_475_p2 add_ln25_5_fu_362_p2 add_ln25_fu_374_p2 add_ln44_64_fu_500_p2 add_ln44_65_fu_512_p2 add_ln28_fu_540_p2 add_ln44_66_fu_553_p2 add_ln44_67_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_68_fu_669_p2 sub_ln44_9_fu_758_p2 add_ln44_69_fu_683_p2 sub_ln44_10_fu_842_p2 empty_105_fu_708_p2 add_ln44_70_fu_767_p2 add_ln44_71_fu_796_p2 add_ln44_72_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U95 add_ln44_fu_777_p2 add_ln44_73_fu_786_p2 add_ln44_74_fu_853_p2 add_ln44_75_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U95 add_ln44_5_fu_805_p2 add_ln44_76_fu_814_p2 add_ln44_77_fu_867_p2 add_ln44_78_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U95 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U95 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U95 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U98 fadd_32ns_32ns_32_7_full_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U97 fadd_32ns_32ns_32_7_full_dsp_1_U96 fadd_32ns_32ns_32_7_full_dsp_1_U96 add_ln33_fu_714_p2 add_ln31_5_fu_418_p2 add_ln28_5_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>convolution_4_U0</InstName>
                                    <ModuleName>convolution_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>190</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_8_fu_469_p2 add_ln44_9_fu_475_p2 add_ln25_4_fu_362_p2 add_ln25_fu_374_p2 add_ln44_49_fu_500_p2 add_ln44_50_fu_512_p2 add_ln28_fu_540_p2 add_ln44_51_fu_553_p2 add_ln44_52_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_53_fu_669_p2 sub_ln44_7_fu_758_p2 add_ln44_54_fu_683_p2 sub_ln44_8_fu_842_p2 empty_103_fu_708_p2 add_ln44_55_fu_767_p2 add_ln44_56_fu_796_p2 add_ln44_57_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U116 add_ln44_fu_777_p2 add_ln44_58_fu_786_p2 add_ln44_59_fu_853_p2 add_ln44_60_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U116 add_ln44_4_fu_805_p2 add_ln44_61_fu_814_p2 add_ln44_62_fu_867_p2 add_ln44_63_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U116 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U117 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U117 fmul_32ns_32ns_32_4_max_dsp_1_U119 fadd_32ns_32ns_32_7_full_dsp_1_U117 fmul_32ns_32ns_32_4_max_dsp_1_U118 fadd_32ns_32ns_32_7_full_dsp_1_U117 fadd_32ns_32ns_32_7_full_dsp_1_U117 add_ln33_fu_714_p2 add_ln31_4_fu_418_p2 add_ln28_4_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>convolution_5_U0</InstName>
                                    <ModuleName>convolution_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>202</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_6_fu_469_p2 add_ln44_7_fu_475_p2 add_ln25_3_fu_362_p2 add_ln25_fu_374_p2 add_ln44_34_fu_500_p2 add_ln44_35_fu_512_p2 add_ln28_fu_540_p2 add_ln44_36_fu_553_p2 add_ln44_37_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_38_fu_669_p2 sub_ln44_5_fu_758_p2 add_ln44_39_fu_683_p2 sub_ln44_6_fu_842_p2 empty_101_fu_708_p2 add_ln44_40_fu_767_p2 add_ln44_41_fu_796_p2 add_ln44_42_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U139 fadd_32ns_32ns_32_7_full_dsp_1_U137 add_ln44_fu_777_p2 add_ln44_43_fu_786_p2 add_ln44_44_fu_853_p2 add_ln44_45_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U140 fadd_32ns_32ns_32_7_full_dsp_1_U137 add_ln44_3_fu_805_p2 add_ln44_46_fu_814_p2 add_ln44_47_fu_867_p2 add_ln44_48_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U139 fadd_32ns_32ns_32_7_full_dsp_1_U137 fmul_32ns_32ns_32_4_max_dsp_1_U140 fadd_32ns_32ns_32_7_full_dsp_1_U137 fmul_32ns_32ns_32_4_max_dsp_1_U139 fadd_32ns_32ns_32_7_full_dsp_1_U137 fmul_32ns_32ns_32_4_max_dsp_1_U140 fadd_32ns_32ns_32_7_full_dsp_1_U138 fmul_32ns_32ns_32_4_max_dsp_1_U139 fadd_32ns_32ns_32_7_full_dsp_1_U138 fmul_32ns_32ns_32_4_max_dsp_1_U140 fadd_32ns_32ns_32_7_full_dsp_1_U138 fmul_32ns_32ns_32_4_max_dsp_1_U139 fadd_32ns_32ns_32_7_full_dsp_1_U138 fadd_32ns_32ns_32_7_full_dsp_1_U138 add_ln33_fu_714_p2 add_ln31_3_fu_418_p2 add_ln28_3_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>convolution_6_U0</InstName>
                                    <ModuleName>convolution_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>214</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_4_fu_469_p2 add_ln44_5_fu_475_p2 add_ln25_2_fu_362_p2 add_ln25_fu_374_p2 add_ln44_19_fu_500_p2 add_ln44_20_fu_512_p2 add_ln28_fu_540_p2 add_ln44_21_fu_553_p2 add_ln44_22_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_23_fu_669_p2 sub_ln44_3_fu_758_p2 add_ln44_24_fu_683_p2 sub_ln44_4_fu_842_p2 empty_99_fu_708_p2 add_ln44_25_fu_767_p2 add_ln44_26_fu_796_p2 add_ln44_27_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U160 fadd_32ns_32ns_32_7_full_dsp_1_U158 add_ln44_fu_777_p2 add_ln44_28_fu_786_p2 add_ln44_29_fu_853_p2 add_ln44_30_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U161 fadd_32ns_32ns_32_7_full_dsp_1_U158 add_ln44_2_fu_805_p2 add_ln44_31_fu_814_p2 add_ln44_32_fu_867_p2 add_ln44_33_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U160 fadd_32ns_32ns_32_7_full_dsp_1_U158 fmul_32ns_32ns_32_4_max_dsp_1_U161 fadd_32ns_32ns_32_7_full_dsp_1_U158 fmul_32ns_32ns_32_4_max_dsp_1_U160 fadd_32ns_32ns_32_7_full_dsp_1_U158 fmul_32ns_32ns_32_4_max_dsp_1_U161 fadd_32ns_32ns_32_7_full_dsp_1_U159 fmul_32ns_32ns_32_4_max_dsp_1_U160 fadd_32ns_32ns_32_7_full_dsp_1_U159 fmul_32ns_32ns_32_4_max_dsp_1_U161 fadd_32ns_32ns_32_7_full_dsp_1_U159 fmul_32ns_32ns_32_4_max_dsp_1_U160 fadd_32ns_32ns_32_7_full_dsp_1_U159 fadd_32ns_32ns_32_7_full_dsp_1_U159 add_ln33_fu_714_p2 add_ln31_2_fu_418_p2 add_ln28_2_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>convolution_7_U0</InstName>
                                    <ModuleName>convolution_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>226</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138</InstName>
                                            <ModuleName>convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>138</ID>
                                            <BindInstances>empty_fu_464_p2 add_ln44_2_fu_469_p2 add_ln44_3_fu_475_p2 add_ln25_1_fu_362_p2 add_ln25_fu_374_p2 add_ln44_4_fu_500_p2 add_ln44_5_fu_512_p2 add_ln28_fu_540_p2 add_ln44_6_fu_553_p2 add_ln44_7_fu_566_p2 add_ln31_fu_602_p2 p_mid1_fu_629_p2 sub_ln44_fu_663_p2 add_ln44_8_fu_669_p2 sub_ln44_1_fu_758_p2 add_ln44_9_fu_683_p2 sub_ln44_2_fu_842_p2 empty_97_fu_708_p2 add_ln44_10_fu_767_p2 add_ln44_11_fu_796_p2 add_ln44_12_fu_848_p2 fmul_32ns_32ns_32_4_max_dsp_1_U181 fadd_32ns_32ns_32_7_full_dsp_1_U179 add_ln44_fu_777_p2 add_ln44_13_fu_786_p2 add_ln44_14_fu_853_p2 add_ln44_15_fu_862_p2 fmul_32ns_32ns_32_4_max_dsp_1_U182 fadd_32ns_32ns_32_7_full_dsp_1_U179 add_ln44_1_fu_805_p2 add_ln44_16_fu_814_p2 add_ln44_17_fu_867_p2 add_ln44_18_fu_876_p2 fmul_32ns_32ns_32_4_max_dsp_1_U181 fadd_32ns_32ns_32_7_full_dsp_1_U179 fmul_32ns_32ns_32_4_max_dsp_1_U182 fadd_32ns_32ns_32_7_full_dsp_1_U179 fmul_32ns_32ns_32_4_max_dsp_1_U181 fadd_32ns_32ns_32_7_full_dsp_1_U179 fmul_32ns_32ns_32_4_max_dsp_1_U182 fadd_32ns_32ns_32_7_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U181 fadd_32ns_32ns_32_7_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U182 fadd_32ns_32ns_32_7_full_dsp_1_U180 fmul_32ns_32ns_32_4_max_dsp_1_U181 fadd_32ns_32ns_32_7_full_dsp_1_U180 fadd_32ns_32ns_32_7_full_dsp_1_U180 add_ln33_fu_714_p2 add_ln31_1_fu_418_p2 add_ln28_1_fu_432_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>max_pooling_layer_U0</InstName>
                            <ModuleName>max_pooling_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>552</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>max_pooling_U0</InstName>
                                    <ModuleName>max_pooling</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>max_pooling_8_U0</InstName>
                                    <ModuleName>max_pooling_8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>68</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>max_pooling_9_U0</InstName>
                                    <ModuleName>max_pooling_9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>76</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>max_pooling_10_U0</InstName>
                                    <ModuleName>max_pooling_10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>max_pooling_11_U0</InstName>
                                    <ModuleName>max_pooling_11</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>max_pooling_12_U0</InstName>
                                    <ModuleName>max_pooling_12</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>max_pooling_13_U0</InstName>
                                    <ModuleName>max_pooling_13</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>108</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>max_pooling_14_U0</InstName>
                                    <ModuleName>max_pooling_14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>116</ID>
                                    <BindInstances>add_ln15_fu_108_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>flattening_layer_U0</InstName>
                            <ModuleName>flattening_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>572</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>flattening_U0</InstName>
                                    <ModuleName>flattening</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>flattening_15_U0</InstName>
                                    <ModuleName>flattening_15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>68</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>flattening_16_U0</InstName>
                                    <ModuleName>flattening_16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>76</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>flattening_17_U0</InstName>
                                    <ModuleName>flattening_17</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>flattening_18_U0</InstName>
                                    <ModuleName>flattening_18</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>flattening_19_U0</InstName>
                                    <ModuleName>flattening_19</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>flattening_20_U0</InstName>
                                    <ModuleName>flattening_20</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>108</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>flattening_21_U0</InstName>
                                    <ModuleName>flattening_21</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>116</ID>
                                    <BindInstances>add_ln11_fu_71_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>dense_layer_U0</InstName>
                            <ModuleName>dense_layer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>592</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dense_U0</InstName>
                                    <ModuleName>dense</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>220</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_25_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_486_p2 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 fmul_32ns_32ns_32_4_max_dsp_1_U306 fadd_32ns_32ns_32_7_full_dsp_1_U305 dense_weights_72_U dense_weights_65_U dense_weights_58_U dense_weights_51_U dense_weights_44_U dense_weights_37_U dense_weights_30_U dense_weights_23_U dense_weights_16_U dense_weights_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dense_22_U0</InstName>
                                    <ModuleName>dense_22</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>248</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_22_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_22_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_58_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_22_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_22_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_488_p2 empty_56_fu_498_p2 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 fmul_32ns_32ns_32_4_max_dsp_1_U345 fadd_32ns_32ns_32_7_full_dsp_1_U344 dense_weights_73_U dense_weights_66_U dense_weights_59_U dense_weights_52_U dense_weights_45_U dense_weights_38_U dense_weights_31_U dense_weights_24_U dense_weights_17_U dense_weights_10_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_22_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_22_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dense_23_U0</InstName>
                                    <ModuleName>dense_23</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>276</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_23_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_23_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_53_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_23_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_23_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_488_p2 empty_51_fu_498_p2 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 fmul_32ns_32ns_32_4_max_dsp_1_U373 fadd_32ns_32ns_32_7_full_dsp_1_U372 dense_weights_74_U dense_weights_67_U dense_weights_60_U dense_weights_53_U dense_weights_46_U dense_weights_39_U dense_weights_32_U dense_weights_25_U dense_weights_18_U dense_weights_11_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_23_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_23_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dense_24_U0</InstName>
                                    <ModuleName>dense_24</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>304</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_24_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_24_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_48_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_24_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_24_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_488_p2 empty_46_fu_498_p2 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 fmul_32ns_32ns_32_4_max_dsp_1_U401 fadd_32ns_32ns_32_7_full_dsp_1_U400 dense_weights_75_U dense_weights_68_U dense_weights_61_U dense_weights_54_U dense_weights_47_U dense_weights_40_U dense_weights_33_U dense_weights_26_U dense_weights_19_U dense_weights_12_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_24_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_24_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dense_25_U0</InstName>
                                    <ModuleName>dense_25</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>332</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_25_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_25_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_43_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_25_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_25_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_488_p2 empty_41_fu_498_p2 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 fmul_32ns_32ns_32_4_max_dsp_1_U429 fadd_32ns_32ns_32_7_full_dsp_1_U428 dense_weights_76_U dense_weights_69_U dense_weights_62_U dense_weights_55_U dense_weights_48_U dense_weights_41_U dense_weights_34_U dense_weights_27_U dense_weights_20_U dense_weights_13_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_25_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_25_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dense_26_U0</InstName>
                                    <ModuleName>dense_26</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>360</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_26_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_26_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_38_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_26_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_26_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_488_p2 empty_36_fu_498_p2 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 fmul_32ns_32ns_32_4_max_dsp_1_U457 fadd_32ns_32ns_32_7_full_dsp_1_U456 dense_weights_77_U dense_weights_70_U dense_weights_63_U dense_weights_56_U dense_weights_49_U dense_weights_42_U dense_weights_35_U dense_weights_28_U dense_weights_21_U dense_weights_14_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_26_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_26_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dense_27_U0</InstName>
                                    <ModuleName>dense_27</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>388</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_27_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_27_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_33_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_27_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_27_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_488_p2 empty_31_fu_498_p2 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U485 fadd_32ns_32ns_32_7_full_dsp_1_U484 dense_weights_78_U dense_weights_71_U dense_weights_64_U dense_weights_57_U dense_weights_50_U dense_weights_43_U dense_weights_36_U dense_weights_29_U dense_weights_22_U dense_weights_15_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_27_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_27_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dense_28_U0</InstName>
                                    <ModuleName>dense_28</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>416</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_dense_28_Pipeline_1_fu_195</InstName>
                                            <ModuleName>dense_28_Pipeline_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>195</ID>
                                            <BindInstances>empty_28_fu_58_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_28_Pipeline_dense_for_flat_fu_201</InstName>
                                            <ModuleName>dense_28_Pipeline_dense_for_flat</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <BindInstances>add_ln49_fu_488_p2 empty_26_fu_498_p2 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U512 dense_weights_0_U dense_weights_1_U dense_weights_2_U dense_weights_3_U dense_weights_4_U dense_weights_5_U dense_weights_6_U dense_weights_7_U dense_weights_8_U dense_weights_9_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_dense_28_Pipeline_VITIS_LOOP_60_2_fu_249</InstName>
                                            <ModuleName>dense_28_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>249</ID>
                                            <BindInstances>add_ln60_fu_76_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>dense_array_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>dense_layer_soft_max_U0</InstName>
                            <ModuleName>dense_layer_soft_max</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>772</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size_fu_44</InstName>
                                    <ModuleName>dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln17_fu_185_p2 fadd_32ns_32ns_32_7_full_dsp_1_U555 fadd_32ns_32ns_32_7_full_dsp_1_U556 fadd_32ns_32ns_32_7_full_dsp_1_U555 fadd_32ns_32ns_32_7_full_dsp_1_U556 fadd_32ns_32ns_32_7_full_dsp_1_U555 fadd_32ns_32ns_32_7_full_dsp_1_U556 fadd_32ns_32ns_32_7_full_dsp_1_U555 fadd_32ns_32ns_32_7_full_dsp_1_U556 fexp_32ns_32ns_32_10_full_dsp_1_U557 fadd_32ns_32ns_32_7_full_dsp_1_U555 dense_biases_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_dense_layer_soft_max_Pipeline_dense_soft_max_for_digits_fu_69</InstName>
                                    <ModuleName>dense_layer_soft_max_Pipeline_dense_soft_max_for_digits</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>69</ID>
                                    <BindInstances>add_ln31_fu_83_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U570</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>conv_to_pool_streams_0_U conv_to_pool_streams_1_U conv_to_pool_streams_2_U conv_to_pool_streams_3_U conv_to_pool_streams_4_U conv_to_pool_streams_5_U conv_to_pool_streams_6_U conv_to_pool_streams_7_U pool_to_flat_streams_0_U pool_to_flat_streams_1_U pool_to_flat_streams_2_U pool_to_flat_streams_3_U pool_to_flat_streams_4_U pool_to_flat_streams_5_U pool_to_flat_streams_6_U pool_to_flat_streams_7_U flat_to_dense_streams_0_U flat_to_dense_streams_1_U flat_to_dense_streams_2_U flat_to_dense_streams_3_U flat_to_dense_streams_4_U flat_to_dense_streams_5_U flat_to_dense_streams_6_U flat_to_dense_streams_7_U dense_to_softmax_streams_0_U dense_to_softmax_streams_1_U dense_to_softmax_streams_2_U dense_to_softmax_streams_3_U dense_to_softmax_streams_4_U dense_to_softmax_streams_5_U dense_to_softmax_streams_6_U dense_to_softmax_streams_7_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>pad_img_U pad_img1_U pad_img2_U pad_img3_U pad_img4_U pad_img5_U pad_img6_U pad_img7_U weight_buf_0_U weight_buf_1_U weight_buf_2_U weight_buf_3_U weight_buf_4_U weight_buf_5_U weight_buf_6_U weight_buf_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cnn_Pipeline_pad_for_rows_pad_for_cols</Name>
            <Loops>
                <pad_for_rows_pad_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>920</Best-caseLatency>
                    <Average-caseLatency>920</Average-caseLatency>
                    <Worst-caseLatency>920</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>920</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pad_for_rows_pad_for_cols>
                        <Name>pad_for_rows_pad_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>900</TripCount>
                        <Latency>918</Latency>
                        <AbsoluteTimeLatency>9.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pad_for_rows_pad_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1018</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>419</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_145_p2" SOURCE="utils.cc:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_157_p2" SOURCE="utils.cc:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_185_p2" SOURCE="utils.cc:16" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_219_p2" SOURCE="utils.cc:33" URAM="0" VARIABLE="sub_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_323_p2" SOURCE="utils.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_333_p2" SOURCE="utils.cc:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="pad_for_rows_pad_for_cols" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U1" SOURCE="utils.cc:33" URAM="0" VARIABLE="conv23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pad_for_rows_pad_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_261_p2" SOURCE="utils.cc:18" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_clone_for_rows_clone_for_cols</Name>
            <Loops>
                <clone_for_rows_clone_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>903</Best-caseLatency>
                    <Average-caseLatency>903</Average-caseLatency>
                    <Worst-caseLatency>903</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>903</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <clone_for_rows_clone_for_cols>
                        <Name>clone_for_rows_clone_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>900</TripCount>
                        <Latency>901</Latency>
                        <AbsoluteTimeLatency>9.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </clone_for_rows_clone_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_1_fu_203_p2" SOURCE="cnn.cc:146" URAM="0" VARIABLE="add_ln146_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_215_p2" SOURCE="cnn.cc:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="clone_for_rows_clone_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_279_p2" SOURCE="cnn.cc:148" URAM="0" VARIABLE="add_ln148"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_118_p2" SOURCE="" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_130_p2" SOURCE="" URAM="0" VARIABLE="next_urem"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_150_p2" SOURCE="" URAM="0" VARIABLE="next_mul"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.817</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_120_p2" SOURCE="" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem45_fu_132_p2" SOURCE="" URAM="0" VARIABLE="next_urem45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul43_fu_152_p2" SOURCE="" URAM="0" VARIABLE="next_mul43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_208_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.817</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_120_p2" SOURCE="" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem50_fu_132_p2" SOURCE="" URAM="0" VARIABLE="next_urem50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul48_fu_152_p2" SOURCE="" URAM="0" VARIABLE="next_mul48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_144_fu_192_p2" SOURCE="" URAM="0" VARIABLE="empty_144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.234</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_120_p2" SOURCE="" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem55_fu_132_p2" SOURCE="" URAM="0" VARIABLE="next_urem55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul53_fu_152_p2" SOURCE="" URAM="0" VARIABLE="next_mul53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_138_fu_192_p2" SOURCE="" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_212_p2" SOURCE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_226_p2" SOURCE="" URAM="0" VARIABLE="empty_140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.817</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_120_p2" SOURCE="" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem60_fu_132_p2" SOURCE="" URAM="0" VARIABLE="next_urem60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul58_fu_152_p2" SOURCE="" URAM="0" VARIABLE="next_mul58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_132_fu_192_p2" SOURCE="" URAM="0" VARIABLE="empty_132"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.817</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_120_p2" SOURCE="" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem65_fu_132_p2" SOURCE="" URAM="0" VARIABLE="next_urem65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul63_fu_152_p2" SOURCE="" URAM="0" VARIABLE="next_mul63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_126_fu_192_p2" SOURCE="" URAM="0" VARIABLE="empty_126"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_9</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.817</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>158</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_122_p2" SOURCE="" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem70_fu_196_p2" SOURCE="" URAM="0" VARIABLE="next_urem70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul68_fu_131_p2" SOURCE="" URAM="0" VARIABLE="next_mul68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_233_p2" SOURCE="" URAM="0" VARIABLE="empty_122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_Pipeline_10</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_122_p2" SOURCE="" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem75_fu_134_p2" SOURCE="" URAM="0" VARIABLE="next_urem75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul73_fu_154_p2" SOURCE="" URAM="0" VARIABLE="next_mul73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_162_fu_194_p2" SOURCE="" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_214_p2" SOURCE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_224_p2" SOURCE="" URAM="0" VARIABLE="empty_164"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_3_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_4_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_5_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_6_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_7_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_1_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_9_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_2_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_10_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_11_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_12_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_13_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_14_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_15_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U32" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_8_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_16_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_17_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_18_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U32" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U32" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U32" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U31" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_1_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_14_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_15_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_7_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_94_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_95_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_96_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_97_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_98_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_13_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_99_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_14_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_100_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_101_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_102_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_103_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_104_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_105_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_7_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_106_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_107_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_108_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_7_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_2_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_12_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_13_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_6_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_79_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_80_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_81_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_82_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_83_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_11_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_84_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_12_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_85_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_86_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_87_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_88_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_89_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_90_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_6_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_91_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_92_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_93_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U75" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_6_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_3_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_10_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_11_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_5_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_64_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_65_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_66_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_67_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_68_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_9_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_69_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_10_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_70_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_71_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_72_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U95" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_73_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_74_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_75_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U95" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_5_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_76_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_77_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_78_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U95" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U95" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U95" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U96" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U96" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U98" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U96" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U97" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U96" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U96" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_5_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_5_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_4_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_8_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_9_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_4_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_49_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_50_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_51_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_52_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_53_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_7_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_54_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_8_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_55_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_56_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_57_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U116" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_58_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_59_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_60_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U116" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_4_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_61_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_62_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_63_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U116" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U116" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U116" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U117" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U117" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U119" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U117" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U118" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U117" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U117" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_4_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_4_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_5_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_6_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_7_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_3_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_34_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_35_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_36_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_37_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_38_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_5_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_39_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_6_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_40_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_41_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_42_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U137" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_43_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_44_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_45_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U140" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U137" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_3_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_46_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_47_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_48_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U137" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U140" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U137" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U137" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U140" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U138" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U138" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U140" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U138" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U138" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U138" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_3_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_3_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_4_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_5_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_2_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_19_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_20_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_21_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_22_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_23_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_3_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_24_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_4_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_25_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_26_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_27_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U160" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U158" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_28_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_29_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_30_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U161" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U158" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_31_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_32_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_33_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U160" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U158" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U161" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U158" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U160" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U158" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U161" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U159" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U160" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U159" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U161" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U159" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U160" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U159" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U159" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_2_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_7_Pipeline_conv_for_rows_win_for_rows_win_for_cols</Name>
            <Loops>
                <conv_for_rows_win_for_rows_win_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3997</Best-caseLatency>
                    <Average-caseLatency>3997</Average-caseLatency>
                    <Worst-caseLatency>3997</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <conv_for_rows_win_for_rows_win_for_cols>
                        <Name>conv_for_rows_win_for_rows_win_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>3995</Latency>
                        <AbsoluteTimeLatency>39.950 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </conv_for_rows_win_for_rows_win_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2572</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2243</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_464_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_469_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_3_fu_475_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_362_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_374_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_4_fu_500_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_5_fu_512_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_540_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_6_fu_553_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_7_fu_566_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_602_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_629_p2" SOURCE="conv.cc:25" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_fu_663_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_8_fu_669_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_1_fu_758_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_9_fu_683_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln44_2_fu_842_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="sub_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_708_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_10_fu_767_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_11_fu_796_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_12_fu_848_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U179" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_777_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_13_fu_786_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_14_fu_853_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_15_fu_862_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U182" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U179" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_805_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_16_fu_814_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_17_fu_867_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_18_fu_876_p2" SOURCE="conv.cc:44" URAM="0" VARIABLE="add_ln44_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U179" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U182" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U179" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U179" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U182" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U182" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U181" SOURCE="conv.cc:45" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="conv.cc:45" URAM="0" VARIABLE="w_sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U180" SOURCE="conv.cc:49" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_714_p2" SOURCE="conv.cc:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_418_p2" SOURCE="conv.cc:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="conv_for_rows_win_for_rows_win_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_432_p2" SOURCE="conv.cc:28" URAM="0" VARIABLE="add_ln28_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2869</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2342</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolutional_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>4004</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>4004</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>80</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>22961</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>18857</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>max_pooling</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_8</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_9</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_10</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_11</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_12</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_13</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_14</Name>
            <Loops>
                <pool_for_rows_pool_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>792</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <pool_for_rows_pool_for_cols>
                        <Name>pool_for_rows_pool_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>790</Latency>
                        <AbsoluteTimeLatency>7.900 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </pool_for_rows_pool_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>438</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>491</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="pool_for_rows_pool_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_108_p2" SOURCE="pool.cc:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max_pooling_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.869</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>792</Best-caseLatency>
                    <Average-caseLatency>792</Average-caseLatency>
                    <Worst-caseLatency>792</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.920 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>793</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>793</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3513</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4049</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>flattening</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_15</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_16</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_17</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_18</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_19</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_20</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_21</Name>
            <Loops>
                <flat_for_rows_flat_for_cols/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>198</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <flat_for_rows_flat_for_cols>
                        <Name>flat_for_rows_flat_for_cols</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>196</Latency>
                        <AbsoluteTimeLatency>1.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </flat_for_rows_flat_for_cols>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="flat_for_rows_flat_for_cols" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_71_p2" SOURCE="flat.cc:11" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flattening_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.125</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>198</Best-caseLatency>
                    <Average-caseLatency>198</Average-caseLatency>
                    <Worst-caseLatency>198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>199</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>199</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>353</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>825</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dense_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>758</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_486_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U306" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U305" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_72_U" SOURCE="" URAM="0" VARIABLE="dense_weights_72"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_65_U" SOURCE="" URAM="0" VARIABLE="dense_weights_65"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_58_U" SOURCE="" URAM="0" VARIABLE="dense_weights_58"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_51_U" SOURCE="" URAM="0" VARIABLE="dense_weights_51"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_44_U" SOURCE="" URAM="0" VARIABLE="dense_weights_44"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_37_U" SOURCE="" URAM="0" VARIABLE="dense_weights_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_30_U" SOURCE="" URAM="0" VARIABLE="dense_weights_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_23_U" SOURCE="" URAM="0" VARIABLE="dense_weights_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_16_U" SOURCE="" URAM="0" VARIABLE="dense_weights_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_U" SOURCE="" URAM="0" VARIABLE="dense_weights"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1175</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_22_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_22_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>774</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_488_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_498_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U345" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U344" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_73_U" SOURCE="" URAM="0" VARIABLE="dense_weights_73"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_66_U" SOURCE="" URAM="0" VARIABLE="dense_weights_66"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_59_U" SOURCE="" URAM="0" VARIABLE="dense_weights_59"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_52_U" SOURCE="" URAM="0" VARIABLE="dense_weights_52"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_45_U" SOURCE="" URAM="0" VARIABLE="dense_weights_45"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_38_U" SOURCE="" URAM="0" VARIABLE="dense_weights_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_31_U" SOURCE="" URAM="0" VARIABLE="dense_weights_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_24_U" SOURCE="" URAM="0" VARIABLE="dense_weights_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_17_U" SOURCE="" URAM="0" VARIABLE="dense_weights_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_10_U" SOURCE="" URAM="0" VARIABLE="dense_weights_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_22_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_22</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1191</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_23_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_23_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>775</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_488_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_498_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U373" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U372" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_74_U" SOURCE="" URAM="0" VARIABLE="dense_weights_74"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_67_U" SOURCE="" URAM="0" VARIABLE="dense_weights_67"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_60_U" SOURCE="" URAM="0" VARIABLE="dense_weights_60"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_53_U" SOURCE="" URAM="0" VARIABLE="dense_weights_53"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_46_U" SOURCE="" URAM="0" VARIABLE="dense_weights_46"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_39_U" SOURCE="" URAM="0" VARIABLE="dense_weights_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_32_U" SOURCE="" URAM="0" VARIABLE="dense_weights_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_25_U" SOURCE="" URAM="0" VARIABLE="dense_weights_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_18_U" SOURCE="" URAM="0" VARIABLE="dense_weights_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_11_U" SOURCE="" URAM="0" VARIABLE="dense_weights_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_23_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_23</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1192</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_24_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_24_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>775</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_488_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_498_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U401" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U400" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_75_U" SOURCE="" URAM="0" VARIABLE="dense_weights_75"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_68_U" SOURCE="" URAM="0" VARIABLE="dense_weights_68"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_61_U" SOURCE="" URAM="0" VARIABLE="dense_weights_61"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_54_U" SOURCE="" URAM="0" VARIABLE="dense_weights_54"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_47_U" SOURCE="" URAM="0" VARIABLE="dense_weights_47"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_40_U" SOURCE="" URAM="0" VARIABLE="dense_weights_40"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_33_U" SOURCE="" URAM="0" VARIABLE="dense_weights_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_26_U" SOURCE="" URAM="0" VARIABLE="dense_weights_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_19_U" SOURCE="" URAM="0" VARIABLE="dense_weights_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_12_U" SOURCE="" URAM="0" VARIABLE="dense_weights_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_24_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_24</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1192</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_25_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_25_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>774</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_488_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_498_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U429" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U428" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_76_U" SOURCE="" URAM="0" VARIABLE="dense_weights_76"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_69_U" SOURCE="" URAM="0" VARIABLE="dense_weights_69"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_62_U" SOURCE="" URAM="0" VARIABLE="dense_weights_62"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_55_U" SOURCE="" URAM="0" VARIABLE="dense_weights_55"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_48_U" SOURCE="" URAM="0" VARIABLE="dense_weights_48"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_41_U" SOURCE="" URAM="0" VARIABLE="dense_weights_41"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_34_U" SOURCE="" URAM="0" VARIABLE="dense_weights_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_27_U" SOURCE="" URAM="0" VARIABLE="dense_weights_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_20_U" SOURCE="" URAM="0" VARIABLE="dense_weights_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_13_U" SOURCE="" URAM="0" VARIABLE="dense_weights_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_25_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_25</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1191</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_26_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_26_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_488_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_498_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U457" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U456" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_77_U" SOURCE="" URAM="0" VARIABLE="dense_weights_77"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_70_U" SOURCE="" URAM="0" VARIABLE="dense_weights_70"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_63_U" SOURCE="" URAM="0" VARIABLE="dense_weights_63"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_56_U" SOURCE="" URAM="0" VARIABLE="dense_weights_56"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_49_U" SOURCE="" URAM="0" VARIABLE="dense_weights_49"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_42_U" SOURCE="" URAM="0" VARIABLE="dense_weights_42"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_35_U" SOURCE="" URAM="0" VARIABLE="dense_weights_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_28_U" SOURCE="" URAM="0" VARIABLE="dense_weights_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_21_U" SOURCE="" URAM="0" VARIABLE="dense_weights_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_14_U" SOURCE="" URAM="0" VARIABLE="dense_weights_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_26_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_26</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1193</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_27_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_27_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_488_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_498_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U485" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U484" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_78_U" SOURCE="" URAM="0" VARIABLE="dense_weights_78"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_71_U" SOURCE="" URAM="0" VARIABLE="dense_weights_71"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_64_U" SOURCE="" URAM="0" VARIABLE="dense_weights_64"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_57_U" SOURCE="" URAM="0" VARIABLE="dense_weights_57"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_50_U" SOURCE="" URAM="0" VARIABLE="dense_weights_50"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_43_U" SOURCE="" URAM="0" VARIABLE="dense_weights_43"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_36_U" SOURCE="" URAM="0" VARIABLE="dense_weights_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_29_U" SOURCE="" URAM="0" VARIABLE="dense_weights_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_22_U" SOURCE="" URAM="0" VARIABLE="dense_weights_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_15_U" SOURCE="" URAM="0" VARIABLE="dense_weights_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_27_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_27</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1193</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_28_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.592</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_28_Pipeline_dense_for_flat</Name>
            <Loops>
                <dense_for_flat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1974</Best-caseLatency>
                    <Average-caseLatency>1974</Average-caseLatency>
                    <Worst-caseLatency>1974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_for_flat>
                        <Name>dense_for_flat</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <Latency>1972</Latency>
                        <AbsoluteTimeLatency>19.720 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_for_flat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1530</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_488_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_for_flat" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_498_p2" SOURCE="dense.cc:49" URAM="0" VARIABLE="empty_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="dense_for_flat" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="dense.cc:56" URAM="0" VARIABLE="mul7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_for_flat" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="dense.cc:56" URAM="0" VARIABLE="add10_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_0_U" SOURCE="" URAM="0" VARIABLE="dense_weights_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_1_U" SOURCE="" URAM="0" VARIABLE="dense_weights_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_2_U" SOURCE="" URAM="0" VARIABLE="dense_weights_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_3_U" SOURCE="" URAM="0" VARIABLE="dense_weights_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_4_U" SOURCE="" URAM="0" VARIABLE="dense_weights_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_5_U" SOURCE="" URAM="0" VARIABLE="dense_weights_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_6_U" SOURCE="" URAM="0" VARIABLE="dense_weights_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_7_U" SOURCE="" URAM="0" VARIABLE="dense_weights_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_8_U" SOURCE="" URAM="0" VARIABLE="dense_weights_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_weights_9_U" SOURCE="" URAM="0" VARIABLE="dense_weights_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_28_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_76_p2" SOURCE="dense.cc:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_28</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1947</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1193</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dense_array_U" SOURCE="dense.cc:46" URAM="0" VARIABLE="dense_array"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.892</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2013</Best-caseLatency>
                    <Average-caseLatency>2013</Average-caseLatency>
                    <Worst-caseLatency>2013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.130 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2014</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2014</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>320</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>43</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>15584</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>9632</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dense_layer_soft_max_Pipeline_dense_soft_max_for_dense_size</Name>
            <Loops>
                <dense_soft_max_for_dense_size/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.079</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>143</Best-caseLatency>
                    <Average-caseLatency>143</Average-caseLatency>
                    <Worst-caseLatency>143</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>143</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_soft_max_for_dense_size>
                        <Name>dense_soft_max_for_dense_size</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>141</Latency>
                        <AbsoluteTimeLatency>1.410 us</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>79</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_soft_max_for_dense_size>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>11</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2184</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2027</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_soft_max_for_dense_size" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_185_p2" SOURCE="dense.cc:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U555" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U556" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U555" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U556" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U555" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U556" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U555" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U556" SOURCE="dense.cc:24" URAM="0" VARIABLE="sum_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="9" LOOP="dense_soft_max_for_dense_size" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_10_full_dsp_1_U557" SOURCE="dense.cc:27" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="dense_soft_max_for_dense_size" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U555" SOURCE="dense.cc:27" URAM="0" VARIABLE="exp_sum_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_biases_U" SOURCE="" URAM="0" VARIABLE="dense_biases"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_layer_soft_max_Pipeline_dense_soft_max_for_digits</Name>
            <Loops>
                <dense_soft_max_for_digits/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.301</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dense_soft_max_for_digits>
                        <Name>dense_soft_max_for_digits</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dense_soft_max_for_digits>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dense_soft_max_for_digits" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_83_p2" SOURCE="dense.cc:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="dense_soft_max_for_digits" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U570" SOURCE="dense.cc:33" URAM="0" VARIABLE="div"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_layer_soft_max</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.079</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>175</Best-caseLatency>
                    <Average-caseLatency>175</Average-caseLatency>
                    <Worst-caseLatency>175</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.750 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.750 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>175</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>11</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2364</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2284</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_section</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4003</Best-caseLatency>
                    <Average-caseLatency>4003</Average-caseLatency>
                    <Worst-caseLatency>4003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.030 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>4004</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>4004</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>368</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>50</UTIL_BRAM>
                    <DSP>131</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>49497</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>38413</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>28</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_0_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_1_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_2_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_3_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_4_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_5_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_6_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv_to_pool_streams_7_U" SOURCE="" URAM="0" VARIABLE="conv_to_pool_streams_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_0_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_1_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_2_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_3_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_4_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_5_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_6_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool_to_flat_streams_7_U" SOURCE="" URAM="0" VARIABLE="pool_to_flat_streams_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_0_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_1_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_2_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_3_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_4_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_5_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_6_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="flat_to_dense_streams_7_U" SOURCE="" URAM="0" VARIABLE="flat_to_dense_streams_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_0_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_1_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_2_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_3_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_4_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_5_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_6_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dense_to_softmax_streams_7_U" SOURCE="" URAM="0" VARIABLE="dense_to_softmax_streams_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5914</Best-caseLatency>
                    <Average-caseLatency>5914</Average-caseLatency>
                    <Worst-caseLatency>5914</Worst-caseLatency>
                    <Best-caseRealTimeLatency>59.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>59.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5915</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>384</BRAM_18K>
                    <AVAIL_BRAM>730</AVAIL_BRAM>
                    <UTIL_BRAM>52</UTIL_BRAM>
                    <DSP>131</DSP>
                    <AVAIL_DSP>740</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>51805</FF>
                    <AVAIL_FF>269200</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>41303</LUT>
                    <AVAIL_LUT>134600</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img_U" SOURCE="cnn.cc:106" URAM="0" VARIABLE="pad_img"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img1_U" SOURCE="cnn.cc:117" URAM="0" VARIABLE="pad_img1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img2_U" SOURCE="cnn.cc:118" URAM="0" VARIABLE="pad_img2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img3_U" SOURCE="cnn.cc:119" URAM="0" VARIABLE="pad_img3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img4_U" SOURCE="cnn.cc:120" URAM="0" VARIABLE="pad_img4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img5_U" SOURCE="cnn.cc:121" URAM="0" VARIABLE="pad_img5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img6_U" SOURCE="cnn.cc:122" URAM="0" VARIABLE="pad_img6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="pad_img7_U" SOURCE="cnn.cc:123" URAM="0" VARIABLE="pad_img7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_0_U" SOURCE="cnn.cc:125" URAM="0" VARIABLE="weight_buf_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_1_U" SOURCE="cnn.cc:126" URAM="0" VARIABLE="weight_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_2_U" SOURCE="cnn.cc:127" URAM="0" VARIABLE="weight_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_3_U" SOURCE="cnn.cc:128" URAM="0" VARIABLE="weight_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_4_U" SOURCE="cnn.cc:129" URAM="0" VARIABLE="weight_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_5_U" SOURCE="cnn.cc:130" URAM="0" VARIABLE="weight_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_6_U" SOURCE="cnn.cc:131" URAM="0" VARIABLE="weight_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buf_7_U" SOURCE="cnn.cc:132" URAM="0" VARIABLE="weight_buf_7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>conv_to_pool_streams_0_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_4_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_5_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_6_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv_to_pool_streams_7_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>784</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_0_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_4_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_5_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_6_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool_to_flat_streams_7_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_0_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_4_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_5_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_6_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>flat_to_dense_streams_7_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>196</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_0_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_1_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_2_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_3_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_4_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_5_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_6_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dense_to_softmax_streams_7_U</Name>
            <ParentInst>grp_dataflow_section_fu_446</ParentInst>
            <StaticDepth>10</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_in" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="img_in_address0" name="img_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_in_ce0" name="img_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_in_q0" name="img_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prediction" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="prediction_address0" name="prediction_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="prediction_ce0" name="prediction_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_we0" name="prediction_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_d0" name="prediction_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="prediction_address1" name="prediction_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="prediction_ce1" name="prediction_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="prediction_q1" name="prediction_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight_buf" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="weight_buf_address0" name="weight_buf_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weight_buf_ce0" name="weight_buf_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weight_buf_q0" name="weight_buf_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases_buf" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="biases_buf_address0" name="biases_buf_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="biases_buf_ce0" name="biases_buf_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="biases_buf_q0" name="biases_buf_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="biases_buf_address1" name="biases_buf_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="biases_buf_ce1" name="biases_buf_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="biases_buf_q1" name="biases_buf_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="img_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="img_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="img_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="prediction_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="prediction_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="prediction_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prediction_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="prediction_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>prediction_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight_buf_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="weight_buf_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight_buf_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight_buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weight_buf_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weight_buf_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weight_buf_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weight_buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_buf_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="biases_buf_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_buf_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="biases_buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_buf_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="biases_buf_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_buf_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="biases_buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_buf_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="biases_buf_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_buf_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="biases_buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="biases_buf_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="biases_buf_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>biases_buf_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="biases_buf"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="biases_buf_address0">3, , </column>
                    <column name="biases_buf_address1">3, , </column>
                    <column name="biases_buf_q0">32, , </column>
                    <column name="biases_buf_q1">32, , </column>
                    <column name="img_in_address0">10, , </column>
                    <column name="img_in_q0">32, , </column>
                    <column name="prediction_address0">4, , </column>
                    <column name="prediction_address1">4, , </column>
                    <column name="prediction_d0">32, , </column>
                    <column name="prediction_q1">32, , </column>
                    <column name="weight_buf_address0">7, , </column>
                    <column name="weight_buf_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_in">in, float*</column>
                    <column name="prediction">inout, float*</column>
                    <column name="weight_buf">in, float*</column>
                    <column name="biases_buf">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="img_in">img_in_address0, port, offset, </column>
                    <column name="img_in">img_in_ce0, port, , </column>
                    <column name="img_in">img_in_q0, port, , </column>
                    <column name="prediction">prediction_address0, port, offset, </column>
                    <column name="prediction">prediction_ce0, port, , </column>
                    <column name="prediction">prediction_we0, port, , </column>
                    <column name="prediction">prediction_d0, port, , </column>
                    <column name="prediction">prediction_address1, port, offset, </column>
                    <column name="prediction">prediction_ce1, port, , </column>
                    <column name="prediction">prediction_q1, port, , </column>
                    <column name="weight_buf">weight_buf_address0, port, offset, </column>
                    <column name="weight_buf">weight_buf_ce0, port, , </column>
                    <column name="weight_buf">weight_buf_q0, port, , </column>
                    <column name="biases_buf">biases_buf_address0, port, offset, </column>
                    <column name="biases_buf">biases_buf_ce0, port, , </column>
                    <column name="biases_buf">biases_buf_q0, port, , </column>
                    <column name="biases_buf">biases_buf_address1, port, offset, </column>
                    <column name="biases_buf">biases_buf_ce1, port, , </column>
                    <column name="biases_buf">biases_buf_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="Project/solution1/directives.tcl:12" status="valid" parentFunction="convolution" variable="" isDirective="1" options="II=5"/>
        <Pragma type="dataflow" location="Project/solution1/directives.tcl:8" status="valid" parentFunction="convolutional_layer" variable="" isDirective="1" options=""/>
        <Pragma type="dataflow" location="Project/solution1/directives.tcl:7" status="valid" parentFunction="dataflow_section" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="Project/solution1/directives.tcl:13" status="valid" parentFunction="dense" variable="" isDirective="1" options="II=10"/>
        <Pragma type="dataflow" location="Project/solution1/directives.tcl:11" status="valid" parentFunction="dense_layer" variable="" isDirective="1" options=""/>
        <Pragma type="dataflow" location="Project/solution1/directives.tcl:10" status="valid" parentFunction="flattening_layer" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="Project/solution1/directives.tcl:14" status="valid" parentFunction="max_pooling" variable="" isDirective="1" options="II=4"/>
        <Pragma type="dataflow" location="Project/solution1/directives.tcl:9" status="valid" parentFunction="max_pooling_layer" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

